Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec 21 16:30:55 2021
| Host         : hpcasa running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.318        0.000                      0                  366        0.174        0.000                      0                  366        4.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.318        0.000                      0                  366        0.174        0.000                      0                  366        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 3.368ns (58.837%)  route 2.356ns (41.163%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.838 r  sis_contatori/div_frequenza/tmp_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.838    sis_contatori/div_frequenza/tmp_reg[3]_i_1_n_6
    SLICE_X8Y23          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.438    14.810    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[2]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.156    sis_contatori/div_frequenza/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 3.284ns (58.224%)  route 2.356ns (41.776%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.754 r  sis_contatori/div_frequenza/tmp_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.754    sis_contatori/div_frequenza/tmp_reg[3]_i_1_n_5
    SLICE_X8Y23          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.438    14.810    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[1]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.156    sis_contatori/div_frequenza/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 3.264ns (58.075%)  route 2.356ns (41.925%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.734 r  sis_contatori/div_frequenza/tmp_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.734    sis_contatori/div_frequenza/tmp_reg[3]_i_1_n_7
    SLICE_X8Y23          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.438    14.810    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[3]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.156    sis_contatori/div_frequenza/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 3.251ns (57.978%)  route 2.356ns (42.022%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.721 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.721    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_6
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.439    14.811    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[6]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.157    sis_contatori/div_frequenza/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 3.243ns (57.918%)  route 2.356ns (42.082%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.713 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.713    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_4
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.439    14.811    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[4]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.157    sis_contatori/div_frequenza/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 3.167ns (57.339%)  route 2.356ns (42.661%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.637 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.637    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_5
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.439    14.811    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[5]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.157    sis_contatori/div_frequenza/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 3.147ns (57.184%)  route 2.356ns (42.816%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.617 r  sis_contatori/div_frequenza/tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.617    sis_contatori/div_frequenza/tmp_reg[7]_i_1_n_7
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.439    14.811    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[7]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.157    sis_contatori/div_frequenza/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.134ns (57.082%)  route 2.356ns (42.918%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.604    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_6
    SLICE_X8Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.441    14.813    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[10]/C
                         clock pessimism              0.273    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.109    15.159    sis_contatori/div_frequenza/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 3.126ns (57.020%)  route 2.356ns (42.980%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.596 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.596    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_4
    SLICE_X8Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.441    14.813    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[8]/C
                         clock pessimism              0.273    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.109    15.159    sis_contatori/div_frequenza/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 sis_contatori/div_frequenza/tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/div_frequenza/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 3.050ns (56.416%)  route 2.356ns (43.584%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.114    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.632 r  sis_contatori/div_frequenza/tmp_reg[24]/Q
                         net (fo=2, routed)           0.822     6.453    sis_contatori/div_frequenza/tmp_reg[24]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  sis_contatori/div_frequenza/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.577    sis_contatori/div_frequenza/geqOp_carry_i_3_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.127 r  sis_contatori/div_frequenza/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    sis_contatori/div_frequenza/geqOp_carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  sis_contatori/div_frequenza/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.241    sis_contatori/div_frequenza/geqOp_carry__0_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  sis_contatori/div_frequenza/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.355    sis_contatori/div_frequenza/geqOp_carry__1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.533 f  sis_contatori/div_frequenza/geqOp_carry__2/CO[1]
                         net (fo=29, routed)          1.535     9.068    sis_contatori/div_frequenza/geqOp
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.397 r  sis_contatori/div_frequenza/tmp[27]_i_5/O
                         net (fo=1, routed)           0.000     9.397    sis_contatori/div_frequenza/tmp[27]_i_5_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.930 r  sis_contatori/div_frequenza/tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    sis_contatori/div_frequenza/tmp_reg[27]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  sis_contatori/div_frequenza/tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    sis_contatori/div_frequenza/tmp_reg[23]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  sis_contatori/div_frequenza/tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    sis_contatori/div_frequenza/tmp_reg[19]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  sis_contatori/div_frequenza/tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    sis_contatori/div_frequenza/tmp_reg[15]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.520 r  sis_contatori/div_frequenza/tmp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.520    sis_contatori/div_frequenza/tmp_reg[11]_i_1_n_5
    SLICE_X8Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.441    14.813    sis_contatori/div_frequenza/clock_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  sis_contatori/div_frequenza/tmp_reg[9]/C
                         clock pessimism              0.273    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.109    15.159    sis_contatori/div_frequenza/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 g_set/output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_ore/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.331%)  route 0.094ns (33.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.497    g_set/clock_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  g_set/output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  g_set/output_reg[17]/Q
                         net (fo=1, routed)           0.094     1.733    g_set/output[17]
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.045     1.778 r  g_set/tmp[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.778    sis_contatori/cont_ore/tmp_reg[5]_1[0]
    SLICE_X3Y26          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     2.011    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092     1.603    sis_contatori/cont_ore/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 g_set/output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_secondi/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.556     1.469    g_set/clock_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  g_set/output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  g_set/output_reg[5]/Q
                         net (fo=1, routed)           0.082     1.715    sis_contatori/cont_secondi/Q[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  sis_contatori/cont_secondi/tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    sis_contatori/cont_secondi/tmp[5]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.823     1.981    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092     1.574    sis_contatori/cont_secondi/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 g_set/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.555     1.468    g_set/clock_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  g_set/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  g_set/output_reg[10]/Q
                         net (fo=1, routed)           0.083     1.715    sis_contatori/cont_minuti/Q[1]
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  sis_contatori/cont_minuti/tmp[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    sis_contatori/cont_minuti/tmp[4]_i_1__0_n_0
    SLICE_X11Y25         FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.822     1.980    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.092     1.573    sis_contatori/cont_minuti/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 deb_reset/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/cleared_button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.586     1.499    deb_reset/clock_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  deb_reset/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  deb_reset/button_state_reg/Q
                         net (fo=5, routed)           0.109     1.749    deb_reset/button_state
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  deb_reset/cleared_button_i_1/O
                         net (fo=1, routed)           0.000     1.794    deb_reset/cleared_button_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  deb_reset/cleared_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.855     2.013    deb_reset/clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  deb_reset/cleared_button_reg/C
                         clock pessimism             -0.501     1.512    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091     1.603    deb_reset/cleared_button_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sis_contatori/cont_ore/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_ore/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.902%)  route 0.119ns (39.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.498    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sis_contatori/cont_ore/tmp_reg[5]/Q
                         net (fo=6, routed)           0.119     1.759    sis_contatori/cont_ore/tmp_reg[5]_0[0]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  sis_contatori/cont_ore/tmp[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    sis_contatori/cont_ore/tmp[3]_i_1__1_n_0
    SLICE_X1Y26          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     2.011    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[3]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091     1.602    sis_contatori/cont_ore/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 g_set/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_secondi/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.556     1.469    g_set/clock_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  g_set/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  g_set/output_reg[2]/Q
                         net (fo=1, routed)           0.108     1.742    sis_contatori/cont_secondi/Q[3]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.045     1.787 r  sis_contatori/cont_secondi/tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    sis_contatori/cont_secondi/tmp[2]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.825     1.983    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092     1.576    sis_contatori/cont_secondi/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_secondi/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.546%)  route 0.155ns (45.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.556     1.469    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sis_contatori/cont_secondi/tmp_reg[6]/Q
                         net (fo=7, routed)           0.155     1.765    sis_contatori/cont_secondi/tmp_reg[6]_0[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  sis_contatori/cont_secondi/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sis_contatori/cont_secondi/tmp[4]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.823     1.981    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092     1.561    sis_contatori/cont_secondi/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 g_set/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sis_contatori/cont_minuti/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.396%)  route 0.136ns (35.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.555     1.468    g_set/clock_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  g_set/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  g_set/output_reg[9]/Q
                         net (fo=1, routed)           0.136     1.752    sis_contatori/cont_minuti/Q[2]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.098     1.850 r  sis_contatori/cont_minuti/tmp[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    sis_contatori/cont_minuti/tmp[3]_i_1__0_n_0
    SLICE_X11Y24         FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.822     1.980    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.091     1.592    sis_contatori/cont_minuti/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_set/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_set/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.555     1.468    deb_set/clock_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  deb_set/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  deb_set/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.730    deb_set/deb.count_reg_n_0_[12]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  deb_set/deb.count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    deb_set/deb.count_reg[12]_i_1__0_n_4
    SLICE_X29Y27         FDRE                                         r  deb_set/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.822     1.980    deb_set/clock_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  deb_set/deb.count_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    deb_set/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_set/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_set/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.555     1.468    deb_set/clock_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  deb_set/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  deb_set/deb.count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.730    deb_set/deb.count_reg_n_0_[16]
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  deb_set/deb.count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    deb_set/deb.count_reg[16]_i_1__0_n_4
    SLICE_X29Y28         FDRE                                         r  deb_set/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.823     1.981    deb_set/clock_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  deb_set/deb.count_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    deb_set/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20     deb_reset/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20     deb_reset/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20     deb_reset/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29    deb_set/deb.count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29    deb_set/deb.count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29    deb_set/deb.count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25    deb_set/deb.count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29    deb_set/deb.count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y30    deb_set/deb.count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    deb_set/deb.count_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    deb_set/deb.count_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    deb_set/deb.count_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    deb_set/deb.count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29     display_ss/counter_instance/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29     display_ss/counter_instance/c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y29    deb_set/deb.count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y29    deb_set/deb.count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y29    deb_set/deb.count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25    deb_set/deb.count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y29    deb_set/deb.count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30    deb_set/deb.count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    deb_set/deb.count_reg[25]/C



