// Seed: 2419589439
module module_0 (
    output logic id_0,
    input  wand  id_1
);
  logic [7:0] id_3;
  always @(1'b0) id_0 <= 1 || id_1;
  for (id_4 = 1; id_1; id_0 = 1) begin : LABEL_0
    assign id_3[1] = 1;
  end
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output tri1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5
);
  always_comb @(1 or 1 & id_3 - 1) id_1 <= 1;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  id_7(
      .id_0(!1)
  );
  supply0 id_8 = id_0;
endmodule
