<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>rstn_in_c</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BERT_TEST</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WAIT_FOR_CNT_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ADD_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>TEST_SYNCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLOCKS_ASSUME_SYNCH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SEQUENCE_LENGTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PRBS_PATTERN</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs_loopback_top.v&quot;:69:34:69:41|Unrecognized synthesis directive preserve. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs_loopback_top.v</Navigation>
            <Navigation>69</Navigation>
            <Navigation>34</Navigation>
            <Navigation>69</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Unrecognized synthesis directive preserve. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs_loopback_top.v&quot;:75:14:75:21|Unrecognized synthesis directive preserve. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs_loopback_top.v</Navigation>
            <Navigation>75</Navigation>
            <Navigation>14</Navigation>
            <Navigation>75</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Unrecognized synthesis directive preserve. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs_loopback_top.v&quot;:84:14:84:21|Unrecognized synthesis directive preserve. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs_loopback_top.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>14</Navigation>
            <Navigation>84</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Unrecognized synthesis directive preserve. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:41:4:41:15|bert_synched is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>4</Navigation>
            <Navigation>41</Navigation>
            <Navigation>15</Navigation>
            <Navigation>bert_synched is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:237:31:237:40|Unrecognized synthesis directive dont_merge. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>237</Navigation>
            <Navigation>31</Navigation>
            <Navigation>237</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Unrecognized synthesis directive dont_merge. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:250:50:250:57|Unrecognized synthesis directive preserve. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>250</Navigation>
            <Navigation>50</Navigation>
            <Navigation>250</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Unrecognized synthesis directive preserve. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:251:42:251:49|Unrecognized synthesis directive preserve. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>251</Navigation>
            <Navigation>42</Navigation>
            <Navigation>251</Navigation>
            <Navigation>49</Navigation>
            <Navigation>Unrecognized synthesis directive preserve. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS141 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_gen.v&quot;:34:32:34:41|Unrecognized synthesis directive dont_merge. Verify the correct directive name.</Dynamic>
            <Navigation>CS141</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_gen.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>32</Navigation>
            <Navigation>34</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Unrecognized synthesis directive dont_merge. Verify the correct directive name.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal prbs_rstn; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal prbs_rstn; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal encr_bit_position; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal encr_bit_position; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal efc_rstn; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal efc_rstn; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Sharing sequential element efc_rstn. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sharing sequential element efc_rstn. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal efc_en; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal efc_en; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal ec_rstn; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal ec_rstn; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal ec_en; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal ec_en; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Sharing sequential element ec_en. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sharing sequential element ec_en. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Latch generated from always block for signal bert_synched; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Latch generated from always block for signal bert_synched; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Sharing sequential element bert_synched. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sharing sequential element bert_synched. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\git\lat_bert\rtl_sources\prbs_loopback_top.v&quot;:69:5:69:19|Removing wire prbs7_x1_signal, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\git\lat_bert\rtl_sources\prbs_loopback_top.v</Navigation>
            <Navigation>69</Navigation>
            <Navigation>5</Navigation>
            <Navigation>69</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire prbs7_x1_signal, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Sequential instance prbs7x1_chk0.efc_en_0 is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sequential instance prbs7x1_chk0.efc_en_0 is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Sequential instance prbs7x1_chk0.encr_bit_position is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sequential instance prbs7x1_chk0.encr_bit_position is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Sequential instance prbs7x1_chk0.prbs_rstn_0 is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sequential instance prbs7x1_chk0.prbs_rstn_0 is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\git\lat_bert\rtl_sources\prbs7x1_chk.v&quot;:164:8:164:11|Found signal identified as System clock which controls 1 sequential elements including prbs7x1_chk0.bert_synched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\git\lat_bert\rtl_sources\prbs7x1_chk.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>8</Navigation>
            <Navigation>164</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Found signal identified as System clock which controls 1 sequential elements including prbs7x1_chk0.bert_synched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\git\lat_bert\rtl_sources\prbs7x1_gen.v&quot;:39:0:39:5|Found inferred clock prbs_loopback_top|clk_in which controls 79 sequential elements including prbs7x1_gen0.col_gen[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\git\lat_bert\rtl_sources\prbs7x1_gen.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>0</Navigation>
            <Navigation>39</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock prbs_loopback_top|clk_in which controls 79 sequential elements including prbs7x1_gen0.col_gen[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock prbs_loopback_top|clk_in with period 2.59ns. Please declare a user-defined clock on object &quot;p:clk_in&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock prbs_loopback_top|clk_in with period 2.59ns. Please declare a user-defined clock on object &quot;p:clk_in&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>