
*** Running vivado
    with args -log simd_division_my_simd_divider_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simd_division_my_simd_divider_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source simd_division_my_simd_divider_0_0.tcl -notrace
Command: synth_design -top simd_division_my_simd_divider_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 336.977 ; gain = 126.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:198]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:211]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:224]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-638] synthesizing module 'simd_division_my_simd_divider_0_0' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ip/simd_division_my_simd_divider_0_0/synth/simd_division_my_simd_divider_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_simd_divider_v1_0' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0.vhd:5' bound to instance 'U0' of component 'my_simd_divider_v1_0' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ip/simd_division_my_simd_divider_0_0/synth/simd_division_my_simd_divider_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'my_simd_divider_v1_0' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_simd_divider_v1_0_S00_AXI' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:5' bound to instance 'my_simd_divider_v1_0_S00_AXI_inst' of component 'my_simd_divider_v1_0_S00_AXI' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'my_simd_divider_v1_0_S00_AXI' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'NBitLongDivision' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:5' bound to instance 'lane0_divider' of component 'NBitLongDivision' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:194]
INFO: [Synth 8-638] synthesizing module 'NBitLongDivision' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:21]
	Parameter N bound to: 8 - type: integer 
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'REGOUT' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/REGOUT.vhd:5' bound to instance 'quotient_reg_out' of component 'REGOUT' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:121]
INFO: [Synth 8-638] synthesizing module 'REGOUT' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/REGOUT.vhd:16]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGOUT' (1#1) [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/REGOUT.vhd:16]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'REGOUT' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/REGOUT.vhd:5' bound to instance 'remainder_reg_out' of component 'REGOUT' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'NBitLongDivision' (2#1) [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:21]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'NBitLongDivision' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:5' bound to instance 'lane1_divider' of component 'NBitLongDivision' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:207]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'NBitLongDivision' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:5' bound to instance 'lane2_divider' of component 'NBitLongDivision' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:220]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'NBitLongDivision' declared at 'c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/src/NBitLongDivision.vhd:5' bound to instance 'lane3_divider' of component 'NBitLongDivision' [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:308]
INFO: [Synth 8-226] default block is never used [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:444]
WARNING: [Synth 8-614] signal 'status_vector' is read in the process but is not in the sensitivity list [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:439]
WARNING: [Synth 8-614] signal 'quotient_vector' is read in the process but is not in the sensitivity list [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:439]
INFO: [Synth 8-256] done synthesizing module 'my_simd_divider_v1_0_S00_AXI' (3#1) [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'my_simd_divider_v1_0' (4#1) [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ipshared/c7e1/hdl/my_simd_divider_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'simd_division_my_simd_divider_0_0' (5#1) [c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ip/simd_division_my_simd_divider_0_0/synth/simd_division_my_simd_divider_0_0.vhd:82]
WARNING: [Synth 8-3331] design my_simd_divider_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_simd_divider_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_simd_divider_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_simd_divider_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_simd_divider_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_simd_divider_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 372.203 ; gain = 161.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 372.203 ; gain = 161.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 684.766 ; gain = 0.184
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'NBitLongDivision'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  divide |                               01 |                               01
                complete |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'NBitLongDivision'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module REGOUT 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NBitLongDivision 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module my_simd_divider_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design simd_division_my_simd_divider_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design simd_division_my_simd_divider_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design simd_division_my_simd_divider_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design simd_division_my_simd_divider_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design simd_division_my_simd_divider_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design simd_division_my_simd_divider_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/my_simd_divider_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_simd_divider_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_simd_divider_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_simd_divider_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_simd_divider_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_simd_divider_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/lane0_divider/remainder_reg_reg[7]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[30]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[29]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[28]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[27]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[26]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[25]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[24]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[23]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[22]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[21]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[20]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[19]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[18]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[17]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[16]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[15]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[14]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[13]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[12]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[11]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[10]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[9]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[8]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[7]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[6]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[5]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[4]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[3]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[2]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg2_reg[1]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/lane1_divider/remainder_reg_reg[7]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/lane2_divider/remainder_reg_reg[7]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/remainder_reg_reg[7]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_simd_divider_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module simd_division_my_simd_divider_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     5|
|3     |LUT2   |    65|
|4     |LUT3   |    11|
|5     |LUT4   |    84|
|6     |LUT5   |    57|
|7     |LUT6   |    20|
|8     |FDCE   |   184|
|9     |FDRE   |   136|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   576|
|2     |  U0                                  |my_simd_divider_v1_0         |   576|
|3     |    my_simd_divider_v1_0_S00_AXI_inst |my_simd_divider_v1_0_S00_AXI |   576|
|4     |      lane0_divider                   |NBitLongDivision             |   112|
|5     |        quotient_reg_out              |REGOUT_5                     |    16|
|6     |      lane1_divider                   |NBitLongDivision_0           |   113|
|7     |        quotient_reg_out              |REGOUT_4                     |    16|
|8     |      lane2_divider                   |NBitLongDivision_1           |   112|
|9     |        quotient_reg_out              |REGOUT_3                     |    16|
|10    |      lane3_divider                   |NBitLongDivision_2           |   113|
|11    |        quotient_reg_out              |REGOUT                       |    16|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 684.766 ; gain = 112.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.766 ; gain = 474.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 684.766 ; gain = 424.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.runs/simd_division_my_simd_divider_0_0_synth_1/simd_division_my_simd_divider_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.srcs/sources_1/bd/simd_division/ip/simd_division_my_simd_divider_0_0/simd_division_my_simd_divider_0_0.xci
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vikram/Downloads/simd_division_zynq/simd_division_zynq/simd_division_zynq.runs/simd_division_my_simd_divider_0_0_synth_1/simd_division_my_simd_divider_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 684.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 09:21:15 2025...
