{"Source Block": ["serv/servant/servant_timer.v@19:30@HdlStmProcess", "   always @(mtimeslice) begin\n      o_wb_dat = 32'd0;\n      o_wb_dat[HIGH:0] = mtimeslice;\n   end\n\n   always @(posedge i_clk) begin\n      if (i_wb_cyc & i_wb_we)\n\tmtimecmp <= i_wb_dat[HIGH:0];\n      mtime <= mtime + 'd1;\n      o_irq <= (mtimeslice >= mtimecmp);\n   end\nendmodule\n"], "Clone Blocks": [["serv/servant/servant_timer.v@14:27", "   reg [WIDTH-1:0]   mtime;\n   reg [HIGH:0]      mtimecmp;\n\n   wire [HIGH:0]     mtimeslice = mtime[WIDTH-1:DIVIDER];\n\n   always @(mtimeslice) begin\n      o_wb_dat = 32'd0;\n      o_wb_dat[HIGH:0] = mtimeslice;\n   end\n\n   always @(posedge i_clk) begin\n      if (i_wb_cyc & i_wb_we)\n\tmtimecmp <= i_wb_dat[HIGH:0];\n      mtime <= mtime + 'd1;\n"]], "Diff Content": {"Delete": [], "Add": [[28, "      if (RESET_STRATEGY != \"NONE\")\n"], [28, "\tif (i_rst) begin\n"], [28, "\t   mtime <= 0;\n"], [28, "\t   mtimecmp <= 0;\n"], [28, "\tend\n"]]}}