<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_dmac.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__dmac_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_DMAC_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_DMAC_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define DMAC_U2223</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_DMAC                    0x100</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- DMAC_CTRL : (DMAC Offset: 0x00) (R/W 16) Control -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#a3e0543c18d80de38b6598fe9087eedcb">00060</a>         uint16_t SWRST:1;          
<a name="l00061"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#ad3c2db6f62d9bee73b7eb8bab7a5a6aa">00061</a>         uint16_t DMAENABLE:1;      
<a name="l00062"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#ad9418037c7502d39d0abef14b04a2136">00062</a>         uint16_t CRCENABLE:1;      
<a name="l00063"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#a1f2a32b72b578c112935db43a85fa70d">00063</a>         uint16_t :5;               
<a name="l00064"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#a336af32f2c541739ed69878ea8c1e01d">00064</a>         uint16_t LVLEN0:1;         
<a name="l00065"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#a7a347b9054a91c597c08d1e706f39031">00065</a>         uint16_t LVLEN1:1;         
<a name="l00066"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#a362dc59a461a7a2be57fd93dcaeddd6d">00066</a>         uint16_t LVLEN2:1;         
<a name="l00067"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#af222eba1358807c0f029a2a708dcecdc">00067</a>         uint16_t LVLEN3:1;         
<a name="l00068"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#a14d5318a21b075017266ddc7d89c3d97">00068</a>         uint16_t :4;               
<a name="l00069"></a>00069     } bit;                       
<a name="l00070"></a>00070     <span class="keyword">struct </span>{
<a name="l00071"></a>00071         uint16_t :8;               
<a name="l00072"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#afa338da1c33a9893d0b00c0738e58044">00072</a>         uint16_t LVLEN:4;          
<a name="l00073"></a>00073         uint16_t :4;               
<a name="l00074"></a>00074     } vec;                       
<a name="l00075"></a><a class="code" href="union_d_m_a_c___c_t_r_l___type.html#ad7ecb7263e89bf5bd4001646bcce4bb8">00075</a>     uint16_t <a class="code" href="union_d_m_a_c___c_t_r_l___type.html#ad7ecb7263e89bf5bd4001646bcce4bb8">reg</a>;                
<a name="l00076"></a>00076 } <a class="code" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a>;
<a name="l00077"></a>00077 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00078"></a>00078 
<a name="l00079"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga645827d59af58171089d84fbbddb7839">00079</a> <span class="preprocessor">#define DMAC_CTRL_OFFSET            0x00         </span>
<a name="l00080"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa0ef8b3b171e00651cfe40f4884ef7fc">00080</a> <span class="preprocessor">#define DMAC_CTRL_RESETVALUE        0x0000ul     </span>
<a name="l00082"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafc4408f37ef2a70d53e3e1794ab1b422">00082</a> <span class="preprocessor">#define DMAC_CTRL_SWRST_Pos         0            </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define DMAC_CTRL_SWRST             (0x1ul &lt;&lt; DMAC_CTRL_SWRST_Pos)</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga16a147fe26766c00dc2d933d0681d7ef">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_DMAENABLE_Pos     1            </span>
<a name="l00085"></a>00085 <span class="preprocessor">#define DMAC_CTRL_DMAENABLE         (0x1ul &lt;&lt; DMAC_CTRL_DMAENABLE_Pos)</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf4676b3b856c945a02c7c2406f465190">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_CRCENABLE_Pos     2            </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define DMAC_CTRL_CRCENABLE         (0x1ul &lt;&lt; DMAC_CTRL_CRCENABLE_Pos)</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa6ad12534fe857756f8d01c7059229cc">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN0_Pos        8            </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define DMAC_CTRL_LVLEN0            (1 &lt;&lt; DMAC_CTRL_LVLEN0_Pos)</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga8f2b4629fc17c934a6d0951ab0756f75">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN1_Pos        9            </span>
<a name="l00091"></a>00091 <span class="preprocessor">#define DMAC_CTRL_LVLEN1            (1 &lt;&lt; DMAC_CTRL_LVLEN1_Pos)</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga995ed9ef5115c746f5dde13a07ac5070">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN2_Pos        10           </span>
<a name="l00093"></a>00093 <span class="preprocessor">#define DMAC_CTRL_LVLEN2            (1 &lt;&lt; DMAC_CTRL_LVLEN2_Pos)</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaaafaedc709f3ce5a2005919dbdf029e3">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN3_Pos        11           </span>
<a name="l00095"></a>00095 <span class="preprocessor">#define DMAC_CTRL_LVLEN3            (1 &lt;&lt; DMAC_CTRL_LVLEN3_Pos)</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gacf6ab23402d738038e9af069952aeeb4">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN_Pos         8            </span>
<a name="l00097"></a>00097 <span class="preprocessor">#define DMAC_CTRL_LVLEN_Msk         (0xFul &lt;&lt; DMAC_CTRL_LVLEN_Pos)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN(value)      (DMAC_CTRL_LVLEN_Msk &amp; ((value) &lt;&lt; DMAC_CTRL_LVLEN_Pos))</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gad1d877edb95964f4ff5b8203fec99940">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_MASK              0x0F07ul     </span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CRCCTRL : (DMAC Offset: 0x02) (R/W 16) CRC Control -------- */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00103"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">00103</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00104"></a>00104     <span class="keyword">struct </span>{
<a name="l00105"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#a2fb9eb8e861d355adc9bddceb9961f7c">00105</a>         uint16_t CRCBEATSIZE:2;    
<a name="l00106"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#ac88bc441b93de83f6e99580895681431">00106</a>         uint16_t CRCPOLY:2;        
<a name="l00107"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#ab868ef8ade3265530c04881d0d25119c">00107</a>         uint16_t :4;               
<a name="l00108"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#a461a4b8e798cc8d25e862e12c1b6196d">00108</a>         uint16_t CRCSRC:6;         
<a name="l00109"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#a61a68853679cc1b060e6ac6d7d215023">00109</a>         uint16_t :2;               
<a name="l00110"></a>00110     } bit;                       
<a name="l00111"></a><a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#adf2f8551302a0de2618127498ea0fc75">00111</a>     uint16_t <a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html#adf2f8551302a0de2618127498ea0fc75">reg</a>;                
<a name="l00112"></a>00112 } <a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a>;
<a name="l00113"></a>00113 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00114"></a>00114 
<a name="l00115"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga0ba8bf167fc7c1dd35087cfd976477d2">00115</a> <span class="preprocessor">#define DMAC_CRCCTRL_OFFSET         0x02         </span>
<a name="l00116"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae543d44e42a68caa3678fecd8f4ce535">00116</a> <span class="preprocessor">#define DMAC_CRCCTRL_RESETVALUE     0x0000ul     </span>
<a name="l00118"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga363d4ea6d48fb9ce3a6c80e3be967852">00118</a> <span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_Pos 0            </span>
<a name="l00119"></a>00119 <span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_Msk (0x3ul &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE(value) (DMAC_CRCCTRL_CRCBEATSIZE_Msk &amp; ((value) &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos))</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafb441226141142da141437a86846bfc9">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CRCCTRL_CRCBEATSIZE_BYTE_Val 0x0ul  </span>
<a name="l00122"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae74b5936060eee5d0a25c70cbc863990">00122</a> <span class="preprocessor">#define   DMAC_CRCCTRL_CRCBEATSIZE_HWORD_Val 0x1ul  </span>
<a name="l00123"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab318a37b490376a59e0d238d90403621">00123</a> <span class="preprocessor">#define   DMAC_CRCCTRL_CRCBEATSIZE_WORD_Val 0x2ul  </span>
<a name="l00124"></a>00124 <span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_BYTE (DMAC_CRCCTRL_CRCBEATSIZE_BYTE_Val &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_HWORD (DMAC_CRCCTRL_CRCBEATSIZE_HWORD_Val &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_WORD (DMAC_CRCCTRL_CRCBEATSIZE_WORD_Val &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos)</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga97c64ee6ae79fa28bef8e734380d31ee">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_Pos    2            </span>
<a name="l00128"></a>00128 <span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_Msk    (0x3ul &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY(value) (DMAC_CRCCTRL_CRCPOLY_Msk &amp; ((value) &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos))</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab7a571f0737b3094278178b68b70b75f">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CRCCTRL_CRCPOLY_CRC16_Val  0x0ul  </span>
<a name="l00131"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga227b0d7a03589588e6f3234fba814b5a">00131</a> <span class="preprocessor">#define   DMAC_CRCCTRL_CRCPOLY_CRC32_Val  0x1ul  </span>
<a name="l00132"></a>00132 <span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_CRC16  (DMAC_CRCCTRL_CRCPOLY_CRC16_Val &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_CRC32  (DMAC_CRCCTRL_CRCPOLY_CRC32_Val &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos)</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gadc538250fa40a515d90fc7bbde4c5f83">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_Pos     8            </span>
<a name="l00135"></a>00135 <span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_Msk     (0x3Ful &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC(value)  (DMAC_CRCCTRL_CRCSRC_Msk &amp; ((value) &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos))</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabd02bb4af60ae9d0d21a167d617a37d1">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CRCCTRL_CRCSRC_NOACT_Val   0x0ul  </span>
<a name="l00138"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga27de0e68d8f9d1d90dd2e683b1b8206c">00138</a> <span class="preprocessor">#define   DMAC_CRCCTRL_CRCSRC_IO_Val      0x1ul  </span>
<a name="l00139"></a>00139 <span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_NOACT   (DMAC_CRCCTRL_CRCSRC_NOACT_Val &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos)</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_IO      (DMAC_CRCCTRL_CRCSRC_IO_Val    &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos)</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3d0e4123fdb32eb7c37e85062b3a0b61">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_MASK           0x3F0Ful     </span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CRCDATAIN : (DMAC Offset: 0x04) (R/W 32) CRC Data Input -------- */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00145"></a><a class="code" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">00145</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00146"></a>00146     <span class="keyword">struct </span>{
<a name="l00147"></a><a class="code" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html#a8afe23c7ebbbf2da812813e84894f753">00147</a>         uint32_t CRCDATAIN:32;     
<a name="l00148"></a>00148     } bit;                       
<a name="l00149"></a><a class="code" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html#ad02fb2592de86c7409dbfb4d43bb4ea4">00149</a>     uint32_t <a class="code" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html#ad02fb2592de86c7409dbfb4d43bb4ea4">reg</a>;                
<a name="l00150"></a>00150 } <a class="code" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a>;
<a name="l00151"></a>00151 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00152"></a>00152 
<a name="l00153"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac3b380f3a651a60145992fd8eb03334b">00153</a> <span class="preprocessor">#define DMAC_CRCDATAIN_OFFSET       0x04         </span>
<a name="l00154"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5534ffe7438beca32743f1f81709677f">00154</a> <span class="preprocessor">#define DMAC_CRCDATAIN_RESETVALUE   0x00000000ul </span>
<a name="l00156"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2713a15a580d2050de8cc774fdd40e3d">00156</a> <span class="preprocessor">#define DMAC_CRCDATAIN_CRCDATAIN_Pos 0            </span>
<a name="l00157"></a>00157 <span class="preprocessor">#define DMAC_CRCDATAIN_CRCDATAIN_Msk (0xFFFFFFFFul &lt;&lt; DMAC_CRCDATAIN_CRCDATAIN_Pos)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCDATAIN_CRCDATAIN(value) (DMAC_CRCDATAIN_CRCDATAIN_Msk &amp; ((value) &lt;&lt; DMAC_CRCDATAIN_CRCDATAIN_Pos))</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6900758cea6fa34414c3928274381515">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCDATAIN_MASK         0xFFFFFFFFul </span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CRCCHKSUM : (DMAC Offset: 0x08) (R/W 32) CRC Checksum -------- */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00163"></a><a class="code" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">00163</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00164"></a>00164     <span class="keyword">struct </span>{
<a name="l00165"></a><a class="code" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html#a3f1943308686b5ead58a7dab389cc1c2">00165</a>         uint32_t CRCCHKSUM:32;     
<a name="l00166"></a>00166     } bit;                       
<a name="l00167"></a><a class="code" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html#a6e189024aded3e730ea44a32e884f4b6">00167</a>     uint32_t <a class="code" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html#a6e189024aded3e730ea44a32e884f4b6">reg</a>;                
<a name="l00168"></a>00168 } <a class="code" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a>;
<a name="l00169"></a>00169 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00170"></a>00170 
<a name="l00171"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaaf28d2e2f85065902296367f85cbf653">00171</a> <span class="preprocessor">#define DMAC_CRCCHKSUM_OFFSET       0x08         </span>
<a name="l00172"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5a674aea99e5458c83f7d8c593158f57">00172</a> <span class="preprocessor">#define DMAC_CRCCHKSUM_RESETVALUE   0x00000000ul </span>
<a name="l00174"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae067bcd8b5d57e5e006ddd8d5bf1b619">00174</a> <span class="preprocessor">#define DMAC_CRCCHKSUM_CRCCHKSUM_Pos 0            </span>
<a name="l00175"></a>00175 <span class="preprocessor">#define DMAC_CRCCHKSUM_CRCCHKSUM_Msk (0xFFFFFFFFul &lt;&lt; DMAC_CRCCHKSUM_CRCCHKSUM_Pos)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCHKSUM_CRCCHKSUM(value) (DMAC_CRCCHKSUM_CRCCHKSUM_Msk &amp; ((value) &lt;&lt; DMAC_CRCCHKSUM_CRCCHKSUM_Pos))</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7c0021ba861b04234cc713fb97d18d48">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCHKSUM_MASK         0xFFFFFFFFul </span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CRCSTATUS : (DMAC Offset: 0x0C) (R/W  8) CRC Status -------- */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00181"></a><a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">00181</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00182"></a>00182     <span class="keyword">struct </span>{
<a name="l00183"></a><a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html#a4a5216e50f70acc3797e66cb86ab50fb">00183</a>         uint8_t  CRCBUSY:1;        
<a name="l00184"></a><a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html#a9e3c10bbd842368e87745939e3ffa092">00184</a>         uint8_t  CRCZERO:1;        
<a name="l00185"></a><a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html#ae4dc740a63d42027d6cd102924cf3a5d">00185</a>         uint8_t  :6;               
<a name="l00186"></a>00186     } bit;                       
<a name="l00187"></a><a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html#a3e78e7f7cd3ecab2f12df3390da03634">00187</a>     uint8_t <a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html#a3e78e7f7cd3ecab2f12df3390da03634">reg</a>;                 
<a name="l00188"></a>00188 } <a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a>;
<a name="l00189"></a>00189 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00190"></a>00190 
<a name="l00191"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab05e9410749f64351e0e0e5428cbd63e">00191</a> <span class="preprocessor">#define DMAC_CRCSTATUS_OFFSET       0x0C         </span>
<a name="l00192"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa0c9009f518f6ae4a37ebe42ffc30007">00192</a> <span class="preprocessor">#define DMAC_CRCSTATUS_RESETVALUE   0x00ul       </span>
<a name="l00194"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae6bb7fca62508d8dd9b0b0ad51ca6503">00194</a> <span class="preprocessor">#define DMAC_CRCSTATUS_CRCBUSY_Pos  0            </span>
<a name="l00195"></a>00195 <span class="preprocessor">#define DMAC_CRCSTATUS_CRCBUSY      (0x1ul &lt;&lt; DMAC_CRCSTATUS_CRCBUSY_Pos)</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga82828623d891f8488dd3afc780ec46fd">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCSTATUS_CRCZERO_Pos  1            </span>
<a name="l00197"></a>00197 <span class="preprocessor">#define DMAC_CRCSTATUS_CRCZERO      (0x1ul &lt;&lt; DMAC_CRCSTATUS_CRCZERO_Pos)</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gad4ddc72d73a4566323014d93fce2f081">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCSTATUS_MASK         0x03ul       </span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_DBGCTRL : (DMAC Offset: 0x0D) (R/W  8) Debug Control -------- */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00202"></a><a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">00202</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00203"></a>00203     <span class="keyword">struct </span>{
<a name="l00204"></a><a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html#a408a5cc66b963aa88fcb4d559ccbc1c6">00204</a>         uint8_t  DBGRUN:1;         
<a name="l00205"></a><a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html#a2801b86052ab2a5fe9029ee92ca8a59e">00205</a>         uint8_t  :7;               
<a name="l00206"></a>00206     } bit;                       
<a name="l00207"></a><a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html#ad2b7e83ac97614c51b6bef0e147bb908">00207</a>     uint8_t <a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html#ad2b7e83ac97614c51b6bef0e147bb908">reg</a>;                 
<a name="l00208"></a>00208 } <a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a>;
<a name="l00209"></a>00209 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00210"></a>00210 
<a name="l00211"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa6195ee27516b7db90e1b93d31cf9a23">00211</a> <span class="preprocessor">#define DMAC_DBGCTRL_OFFSET         0x0D         </span>
<a name="l00212"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3b59d85944712c553bac77eedc9706fa">00212</a> <span class="preprocessor">#define DMAC_DBGCTRL_RESETVALUE     0x00ul       </span>
<a name="l00214"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga8deb5cb9d4ad93002435af93a05f412d">00214</a> <span class="preprocessor">#define DMAC_DBGCTRL_DBGRUN_Pos     0            </span>
<a name="l00215"></a>00215 <span class="preprocessor">#define DMAC_DBGCTRL_DBGRUN         (0x1ul &lt;&lt; DMAC_DBGCTRL_DBGRUN_Pos)</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga568ad642de4d4fec94470304cbd0cb04">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DBGCTRL_MASK           0x01ul       </span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_QOSCTRL : (DMAC Offset: 0x0E) (R/W  8) QOS Control -------- */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00220"></a><a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">00220</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00221"></a>00221     <span class="keyword">struct </span>{
<a name="l00222"></a><a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html#a29ebd1bc2bb3c7fb1cbe1eb1ca9365c7">00222</a>         uint8_t  WRBQOS:2;         
<a name="l00223"></a><a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html#acc5decc1730bae8c737299ffea25f312">00223</a>         uint8_t  FQOS:2;           
<a name="l00224"></a><a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html#accb836b0f7e8215175ba8a2703eafd3a">00224</a>         uint8_t  DQOS:2;           
<a name="l00225"></a><a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html#a62bff4d267711010693e0a82f7f6d9cc">00225</a>         uint8_t  :2;               
<a name="l00226"></a>00226     } bit;                       
<a name="l00227"></a><a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html#afac95c64f31d5a43330e7ae4f805c6d3">00227</a>     uint8_t <a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html#afac95c64f31d5a43330e7ae4f805c6d3">reg</a>;                 
<a name="l00228"></a>00228 } <a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a>;
<a name="l00229"></a>00229 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00230"></a>00230 
<a name="l00231"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac18c99dad955fd1986543a99d97d12bc">00231</a> <span class="preprocessor">#define DMAC_QOSCTRL_OFFSET         0x0E         </span>
<a name="l00232"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga925d013254e7f1ff4df7be76a086b0b5">00232</a> <span class="preprocessor">#define DMAC_QOSCTRL_RESETVALUE     0x15ul       </span>
<a name="l00234"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6336dfe829f1e5bffeae36d4dcd9343e">00234</a> <span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_Pos     0            </span>
<a name="l00235"></a>00235 <span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_Msk     (0x3ul &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS(value)  (DMAC_QOSCTRL_WRBQOS_Msk &amp; ((value) &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos))</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6627acc0615264a3a7894d4735817475">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_DISABLE_Val 0x0ul  </span>
<a name="l00238"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaad714be0801bb6b9e8d8698e42ad064f">00238</a> <span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_LOW_Val     0x1ul  </span>
<a name="l00239"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga221c5b65c34062a8c6d31389760e0100">00239</a> <span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_MEDIUM_Val  0x2ul  </span>
<a name="l00240"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga9a599be2515138ae52e7a3f5dea6e1db">00240</a> <span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_HIGH_Val    0x3ul  </span>
<a name="l00241"></a>00241 <span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_DISABLE (DMAC_QOSCTRL_WRBQOS_DISABLE_Val &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_LOW     (DMAC_QOSCTRL_WRBQOS_LOW_Val   &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_MEDIUM  (DMAC_QOSCTRL_WRBQOS_MEDIUM_Val &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_HIGH    (DMAC_QOSCTRL_WRBQOS_HIGH_Val  &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2c15ab7a648b705f35bb1d4e57139823">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS_Pos       2            </span>
<a name="l00246"></a>00246 <span class="preprocessor">#define DMAC_QOSCTRL_FQOS_Msk       (0x3ul &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS(value)    (DMAC_QOSCTRL_FQOS_Msk &amp; ((value) &lt;&lt; DMAC_QOSCTRL_FQOS_Pos))</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga735664d8d87ef7ddaeaf7edff69445e8">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_DISABLE_Val   0x0ul  </span>
<a name="l00249"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gad0980237ae159a8be8e86b55ed957f65">00249</a> <span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_LOW_Val       0x1ul  </span>
<a name="l00250"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab9317891de427bee7fbeba3a282e2af4">00250</a> <span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_MEDIUM_Val    0x2ul  </span>
<a name="l00251"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga91a7de011575a56d4a864a1883e5d952">00251</a> <span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_HIGH_Val      0x3ul  </span>
<a name="l00252"></a>00252 <span class="preprocessor">#define DMAC_QOSCTRL_FQOS_DISABLE   (DMAC_QOSCTRL_FQOS_DISABLE_Val &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS_LOW       (DMAC_QOSCTRL_FQOS_LOW_Val     &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS_MEDIUM    (DMAC_QOSCTRL_FQOS_MEDIUM_Val  &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS_HIGH      (DMAC_QOSCTRL_FQOS_HIGH_Val    &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaef0005da69d9a454baf04da9d7ea3523">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS_Pos       4            </span>
<a name="l00257"></a>00257 <span class="preprocessor">#define DMAC_QOSCTRL_DQOS_Msk       (0x3ul &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS(value)    (DMAC_QOSCTRL_DQOS_Msk &amp; ((value) &lt;&lt; DMAC_QOSCTRL_DQOS_Pos))</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2ea8855c441b18b876bed4c5960135ea">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_DISABLE_Val   0x0ul  </span>
<a name="l00260"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga05c900ce248b7201ca2888fda8ef6545">00260</a> <span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_LOW_Val       0x1ul  </span>
<a name="l00261"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4b05adbbffd5b81bd0e519e4fb4dc579">00261</a> <span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_MEDIUM_Val    0x2ul  </span>
<a name="l00262"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga831b241f5c15578c91d7a695b375d77b">00262</a> <span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_HIGH_Val      0x3ul  </span>
<a name="l00263"></a>00263 <span class="preprocessor">#define DMAC_QOSCTRL_DQOS_DISABLE   (DMAC_QOSCTRL_DQOS_DISABLE_Val &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS_LOW       (DMAC_QOSCTRL_DQOS_LOW_Val     &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS_MEDIUM    (DMAC_QOSCTRL_DQOS_MEDIUM_Val  &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS_HIGH      (DMAC_QOSCTRL_DQOS_HIGH_Val    &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3d2d1a3149091ed30752ac2c9285796c">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_MASK           0x3Ful       </span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_SWTRIGCTRL : (DMAC Offset: 0x10) (R/W 32) Software Trigger Control -------- */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00271"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">00271</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00272"></a>00272     <span class="keyword">struct </span>{
<a name="l00273"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#afae42d8f8510d206a5294f0072d90439">00273</a>         uint32_t SWTRIG0:1;        
<a name="l00274"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#aef0cb885b983e37eb4d01766c99afd94">00274</a>         uint32_t SWTRIG1:1;        
<a name="l00275"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#ac8cd56b9e939689340010ef51a34bc94">00275</a>         uint32_t SWTRIG2:1;        
<a name="l00276"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#a2324414b949f15fe4fdc5bf1bdb2ad31">00276</a>         uint32_t SWTRIG3:1;        
<a name="l00277"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#af621de51d9125020f7e94ac9e4114ac7">00277</a>         uint32_t SWTRIG4:1;        
<a name="l00278"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#a210faedebd1728c4637d333557bb3585">00278</a>         uint32_t SWTRIG5:1;        
<a name="l00279"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#aa200b04df14d86554e2628374478d580">00279</a>         uint32_t SWTRIG6:1;        
<a name="l00280"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#aba203e1c8a03cb24c3c4fa0ae41b26f5">00280</a>         uint32_t SWTRIG7:1;        
<a name="l00281"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#af557daf8c38ae5801e063352340eeb61">00281</a>         uint32_t SWTRIG8:1;        
<a name="l00282"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#a873f4d746c12b02c410da058839d00a2">00282</a>         uint32_t SWTRIG9:1;        
<a name="l00283"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#ab4a3a71c125cefef174e846158178e77">00283</a>         uint32_t SWTRIG10:1;       
<a name="l00284"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#ae8d84c9657a025940e43a098189dc538">00284</a>         uint32_t SWTRIG11:1;       
<a name="l00285"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#a20eebc04dd04f483e2b1ee0f980b00c0">00285</a>         uint32_t :20;              
<a name="l00286"></a>00286     } bit;                       
<a name="l00287"></a>00287     <span class="keyword">struct </span>{
<a name="l00288"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#adab004c67cb205cff1d1088badada440">00288</a>         uint32_t SWTRIG:12;        
<a name="l00289"></a>00289         uint32_t :20;              
<a name="l00290"></a>00290     } vec;                       
<a name="l00291"></a><a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#a274b05c4d5f0b1d839d9c8232a715384">00291</a>     uint32_t <a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html#a274b05c4d5f0b1d839d9c8232a715384">reg</a>;                
<a name="l00292"></a>00292 } <a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a>;
<a name="l00293"></a>00293 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00294"></a>00294 
<a name="l00295"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gace5988da0a3f697805e2a9205d3963e0">00295</a> <span class="preprocessor">#define DMAC_SWTRIGCTRL_OFFSET      0x10         </span>
<a name="l00296"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab52b851262eb3597523333ee2b75b163">00296</a> <span class="preprocessor">#define DMAC_SWTRIGCTRL_RESETVALUE  0x00000000ul </span>
<a name="l00298"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac692afd8f8afd92c9d7c8f0ff694e442">00298</a> <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG0_Pos 0            </span>
<a name="l00299"></a>00299 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG0     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG0_Pos)</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaef347c4c8af907245a83b5d099339e30">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG1_Pos 1            </span>
<a name="l00301"></a>00301 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG1     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG1_Pos)</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga1913259e7e96e88875374e1662761850">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG2_Pos 2            </span>
<a name="l00303"></a>00303 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG2     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG2_Pos)</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga116d94d4f4ed98c7f47fb91ee911ca1e">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG3_Pos 3            </span>
<a name="l00305"></a>00305 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG3     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG3_Pos)</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga012eb24abb291ce4471d9efb00a50f00">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG4_Pos 4            </span>
<a name="l00307"></a>00307 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG4     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG4_Pos)</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6d1bfd2314018c1e448892ddc579bb0f">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG5_Pos 5            </span>
<a name="l00309"></a>00309 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG5     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG5_Pos)</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga141efe2f93312e6265efd668ebb2da10">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG6_Pos 6            </span>
<a name="l00311"></a>00311 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG6     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG6_Pos)</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae6013d5233071b7ca12b65bc868eae19">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG7_Pos 7            </span>
<a name="l00313"></a>00313 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG7     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG7_Pos)</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga87e5acebf240a2ecb15907625e50a301">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG8_Pos 8            </span>
<a name="l00315"></a>00315 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG8     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG8_Pos)</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa72c18b3d4d2b1db023c1813e5ea0ac2">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG9_Pos 9            </span>
<a name="l00317"></a>00317 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG9     (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG9_Pos)</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gad43087169a9eb87627d66b7b787d38a8">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG10_Pos 10           </span>
<a name="l00319"></a>00319 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG10    (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG10_Pos)</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gada09cd414a3038f1a8066b9f31145ed1">00320</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG11_Pos 11           </span>
<a name="l00321"></a>00321 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG11    (1 &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG11_Pos)</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae62c65fde3a4d537e14c13d119192d8b">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG_Pos  0            </span>
<a name="l00323"></a>00323 <span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG_Msk  (0xFFFul &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG_Pos)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG(value) (DMAC_SWTRIGCTRL_SWTRIG_Msk &amp; ((value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG_Pos))</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga0675eed53ab2c7d9f70d7d35b1bfb19a">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SWTRIGCTRL_MASK        0x00000FFFul </span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_PRICTRL0 : (DMAC Offset: 0x14) (R/W 32) Priority Control 0 -------- */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00329"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">00329</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00330"></a>00330     <span class="keyword">struct </span>{
<a name="l00331"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a9a7fd0fa28637ad395c4d2922bed75a7">00331</a>         uint32_t LVLPRI0:4;        
<a name="l00332"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a2aa05842973ee82cfdae6ee9caa4de8c">00332</a>         uint32_t :3;               
<a name="l00333"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a8253036b6c627aa49f449d8c3bdd0068">00333</a>         uint32_t RRLVLEN0:1;       
<a name="l00334"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#aa463935feae688e4bc5d861d49e1db3a">00334</a>         uint32_t LVLPRI1:4;        
<a name="l00335"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a539ce80d138b9d917887817c286282c6">00335</a>         uint32_t :3;               
<a name="l00336"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a16ed9e5cce9cc03727c4a55e3b4e655e">00336</a>         uint32_t RRLVLEN1:1;       
<a name="l00337"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a8133704316e058dffb2769ea6b316966">00337</a>         uint32_t LVLPRI2:4;        
<a name="l00338"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a112d28160774c0cc1d8ce0fdeec57ba5">00338</a>         uint32_t :3;               
<a name="l00339"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#af128527557fd399d223539ebb8d888ea">00339</a>         uint32_t RRLVLEN2:1;       
<a name="l00340"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a0e7c516f2c933c7699c8e04fcd9ab3c7">00340</a>         uint32_t LVLPRI3:4;        
<a name="l00341"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a26a88abfd30260115b01a6f2e3244e76">00341</a>         uint32_t :3;               
<a name="l00342"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#aea6804a3407b67168fc5c5ce60e5f0a8">00342</a>         uint32_t RRLVLEN3:1;       
<a name="l00343"></a>00343     } bit;                       
<a name="l00344"></a><a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a427e85daa098f337f1ff0fad5b8dd908">00344</a>     uint32_t <a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a427e85daa098f337f1ff0fad5b8dd908">reg</a>;                
<a name="l00345"></a>00345 } <a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a>;
<a name="l00346"></a>00346 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00347"></a>00347 
<a name="l00348"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7b9c6a7d9f5a2a9ec77fa49304d48e89">00348</a> <span class="preprocessor">#define DMAC_PRICTRL0_OFFSET        0x14         </span>
<a name="l00349"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3bb10cceee21f0a475133f8479b3ec81">00349</a> <span class="preprocessor">#define DMAC_PRICTRL0_RESETVALUE    0x00000000ul </span>
<a name="l00351"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa0eb3b5f2adbdf3f6268cfbd65dee2ff">00351</a> <span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0_Pos   0            </span>
<a name="l00352"></a>00352 <span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0_Msk   (0xFul &lt;&lt; DMAC_PRICTRL0_LVLPRI0_Pos)</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0(value) (DMAC_PRICTRL0_LVLPRI0_Msk &amp; ((value) &lt;&lt; DMAC_PRICTRL0_LVLPRI0_Pos))</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa401d582ea85002f03463ef96888d0f8">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0_Pos  7            </span>
<a name="l00355"></a>00355 <span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0      (0x1ul &lt;&lt; DMAC_PRICTRL0_RRLVLEN0_Pos)</span>
<a name="l00356"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaef400b994eb6155718b5ee3404bdec85">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1_Pos   8            </span>
<a name="l00357"></a>00357 <span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1_Msk   (0xFul &lt;&lt; DMAC_PRICTRL0_LVLPRI1_Pos)</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1(value) (DMAC_PRICTRL0_LVLPRI1_Msk &amp; ((value) &lt;&lt; DMAC_PRICTRL0_LVLPRI1_Pos))</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga10e207b27ae6d334c3edc83fae43ef2b">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN1_Pos  15           </span>
<a name="l00360"></a>00360 <span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN1      (0x1ul &lt;&lt; DMAC_PRICTRL0_RRLVLEN1_Pos)</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga75982e37aa713a100ebd69c26d3c4512">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2_Pos   16           </span>
<a name="l00362"></a>00362 <span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2_Msk   (0xFul &lt;&lt; DMAC_PRICTRL0_LVLPRI2_Pos)</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2(value) (DMAC_PRICTRL0_LVLPRI2_Msk &amp; ((value) &lt;&lt; DMAC_PRICTRL0_LVLPRI2_Pos))</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa2632285eb37ca8a14813717926e30af">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN2_Pos  23           </span>
<a name="l00365"></a>00365 <span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN2      (0x1ul &lt;&lt; DMAC_PRICTRL0_RRLVLEN2_Pos)</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga99a75f02e3365f3c161eb56cf1bc0393">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI3_Pos   24           </span>
<a name="l00367"></a>00367 <span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI3_Msk   (0xFul &lt;&lt; DMAC_PRICTRL0_LVLPRI3_Pos)</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI3(value) (DMAC_PRICTRL0_LVLPRI3_Msk &amp; ((value) &lt;&lt; DMAC_PRICTRL0_LVLPRI3_Pos))</span>
<a name="l00369"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf3ada4bf03e701bedbec0f9ea0b26548">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN3_Pos  31           </span>
<a name="l00370"></a>00370 <span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN3      (0x1ul &lt;&lt; DMAC_PRICTRL0_RRLVLEN3_Pos)</span>
<a name="l00371"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga41dd468fc48dfb17c9cce32007da8b4c">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_MASK          0x8F8F8F8Ful </span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_INTPEND : (DMAC Offset: 0x20) (R/W 16) Interrupt Pending -------- */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00375"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">00375</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00376"></a>00376     <span class="keyword">struct </span>{
<a name="l00377"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#ad1ab023859a9dd6e50f2debc79e11321">00377</a>         uint16_t ID:4;             
<a name="l00378"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#a22c8dcd33eb285e82c4f9685d7a9a966">00378</a>         uint16_t :4;               
<a name="l00379"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#aae8f41f1c9333677531fabe8fed498c6">00379</a>         uint16_t TERR:1;           
<a name="l00380"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#aa20e71df8c1141d38f83a4a0c0988496">00380</a>         uint16_t TCMPL:1;          
<a name="l00381"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#a74da951f32ea07472c92df8350ea34fa">00381</a>         uint16_t SUSP:1;           
<a name="l00382"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#a571ff81cdffd800b636d774b8b9fe915">00382</a>         uint16_t :2;               
<a name="l00383"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#a3a93580c2d1309d94b7cc61ef6324a09">00383</a>         uint16_t FERR:1;           
<a name="l00384"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#ab62093fa5f4d5c01a895c335414e736f">00384</a>         uint16_t BUSY:1;           
<a name="l00385"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#af61bca47d6cda1c82a20415379c75489">00385</a>         uint16_t PEND:1;           
<a name="l00386"></a>00386     } bit;                       
<a name="l00387"></a><a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#af0e45a64f55802b32f87a7a794739d70">00387</a>     uint16_t <a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html#af0e45a64f55802b32f87a7a794739d70">reg</a>;                
<a name="l00388"></a>00388 } <a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a>;
<a name="l00389"></a>00389 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00390"></a>00390 
<a name="l00391"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6a086878ea099fa86d50f9af7274fc15">00391</a> <span class="preprocessor">#define DMAC_INTPEND_OFFSET         0x20         </span>
<a name="l00392"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gadf4518105b2b9f4ee022dcc22dd0296f">00392</a> <span class="preprocessor">#define DMAC_INTPEND_RESETVALUE     0x0000ul     </span>
<a name="l00394"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga725ca18c42f6b625eec02028ff6f7f3a">00394</a> <span class="preprocessor">#define DMAC_INTPEND_ID_Pos         0            </span>
<a name="l00395"></a>00395 <span class="preprocessor">#define DMAC_INTPEND_ID_Msk         (0xFul &lt;&lt; DMAC_INTPEND_ID_Pos)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_ID(value)      (DMAC_INTPEND_ID_Msk &amp; ((value) &lt;&lt; DMAC_INTPEND_ID_Pos))</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf7afd635eb1395716090b10818b9d27c">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_TERR_Pos       8            </span>
<a name="l00398"></a>00398 <span class="preprocessor">#define DMAC_INTPEND_TERR           (0x1ul &lt;&lt; DMAC_INTPEND_TERR_Pos)</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa75fce9c10a99dc8a6c25521c5e4596d">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_TCMPL_Pos      9            </span>
<a name="l00400"></a>00400 <span class="preprocessor">#define DMAC_INTPEND_TCMPL          (0x1ul &lt;&lt; DMAC_INTPEND_TCMPL_Pos)</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga67bf2a8b574745862b97b720b8e58c80">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_SUSP_Pos       10           </span>
<a name="l00402"></a>00402 <span class="preprocessor">#define DMAC_INTPEND_SUSP           (0x1ul &lt;&lt; DMAC_INTPEND_SUSP_Pos)</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5f26465154bafce0bc200b342e2a7ac3">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_FERR_Pos       13           </span>
<a name="l00404"></a>00404 <span class="preprocessor">#define DMAC_INTPEND_FERR           (0x1ul &lt;&lt; DMAC_INTPEND_FERR_Pos)</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga23c0fb4c2c4f6ba876ece35fdb20db8b">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_BUSY_Pos       14           </span>
<a name="l00406"></a>00406 <span class="preprocessor">#define DMAC_INTPEND_BUSY           (0x1ul &lt;&lt; DMAC_INTPEND_BUSY_Pos)</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac3d6faad2db70aa17d0fe5ef6129cbe0">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_PEND_Pos       15           </span>
<a name="l00408"></a>00408 <span class="preprocessor">#define DMAC_INTPEND_PEND           (0x1ul &lt;&lt; DMAC_INTPEND_PEND_Pos)</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaee3984e5ea7704a57c5ef7ffd0745d04">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_MASK           0xE70Ful     </span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_INTSTATUS : (DMAC Offset: 0x24) (R/  32) Interrupt Status -------- */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00413"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">00413</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00414"></a>00414     <span class="keyword">struct </span>{
<a name="l00415"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#a7f12f79bec5a1ba323a9980f2c5cb610">00415</a>         uint32_t CHINT0:1;         
<a name="l00416"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ab9dce01e9b448bf4c1bbb9b8a65381ee">00416</a>         uint32_t CHINT1:1;         
<a name="l00417"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ae97995fd36a4de7afc39ae0ee559d2c7">00417</a>         uint32_t CHINT2:1;         
<a name="l00418"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#a2a354e94e225d01d1aed8eefc1d7d8de">00418</a>         uint32_t CHINT3:1;         
<a name="l00419"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#acf0ad0cb118a80559dabf51bb8b8b344">00419</a>         uint32_t CHINT4:1;         
<a name="l00420"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#abf8a58b9b935b884ab77756380ddae86">00420</a>         uint32_t CHINT5:1;         
<a name="l00421"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ad36d1b9a2ef7ce6ce8a02820b052c4df">00421</a>         uint32_t CHINT6:1;         
<a name="l00422"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ae125f1cf0eb24c4ab184088cb883a4ec">00422</a>         uint32_t CHINT7:1;         
<a name="l00423"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#a23de3e8295b939e0fd4dad7315487604">00423</a>         uint32_t CHINT8:1;         
<a name="l00424"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#a0c0010f73c63fb635f56b888a9291867">00424</a>         uint32_t CHINT9:1;         
<a name="l00425"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ae8fb3d1e5e416b3c63397c5b1d1865a0">00425</a>         uint32_t CHINT10:1;        
<a name="l00426"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ae1f38aa266afdfae3cc79188f6d66e5d">00426</a>         uint32_t CHINT11:1;        
<a name="l00427"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ad8e08f646383d3a734ac91ff196f9e2d">00427</a>         uint32_t :20;              
<a name="l00428"></a>00428     } bit;                       
<a name="l00429"></a>00429     <span class="keyword">struct </span>{
<a name="l00430"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#ab65873a9811fafd7e2e030299d4dcad2">00430</a>         uint32_t CHINT:12;         
<a name="l00431"></a>00431         uint32_t :20;              
<a name="l00432"></a>00432     } vec;                       
<a name="l00433"></a><a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#a88cbb9fc445a068496f5c10ebe1cefc1">00433</a>     uint32_t <a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html#a88cbb9fc445a068496f5c10ebe1cefc1">reg</a>;                
<a name="l00434"></a>00434 } <a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a>;
<a name="l00435"></a>00435 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00436"></a>00436 
<a name="l00437"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab5e60b5131f13474e46568eae4474ddb">00437</a> <span class="preprocessor">#define DMAC_INTSTATUS_OFFSET       0x24         </span>
<a name="l00438"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5a99d189f9132d4979a561949b4c17a9">00438</a> <span class="preprocessor">#define DMAC_INTSTATUS_RESETVALUE   0x00000000ul </span>
<a name="l00440"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae6a58d465f72f61fc16e0bc070654986">00440</a> <span class="preprocessor">#define DMAC_INTSTATUS_CHINT0_Pos   0            </span>
<a name="l00441"></a>00441 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT0       (1 &lt;&lt; DMAC_INTSTATUS_CHINT0_Pos)</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6eb85bab65c6a5be69880151236dcb0a">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT1_Pos   1            </span>
<a name="l00443"></a>00443 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT1       (1 &lt;&lt; DMAC_INTSTATUS_CHINT1_Pos)</span>
<a name="l00444"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6ab2f539c518339e75ad66c6438a8a45">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT2_Pos   2            </span>
<a name="l00445"></a>00445 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT2       (1 &lt;&lt; DMAC_INTSTATUS_CHINT2_Pos)</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga38b7f44011acd56ecefb915f5d579f05">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT3_Pos   3            </span>
<a name="l00447"></a>00447 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT3       (1 &lt;&lt; DMAC_INTSTATUS_CHINT3_Pos)</span>
<a name="l00448"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab84ae6a55d10faf8560b28ec9bb2ad5e">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT4_Pos   4            </span>
<a name="l00449"></a>00449 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT4       (1 &lt;&lt; DMAC_INTSTATUS_CHINT4_Pos)</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5f858121c4a8fe901bdd768dcdc3e09d">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT5_Pos   5            </span>
<a name="l00451"></a>00451 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT5       (1 &lt;&lt; DMAC_INTSTATUS_CHINT5_Pos)</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga57134650948080127ba00dc467522770">00452</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT6_Pos   6            </span>
<a name="l00453"></a>00453 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT6       (1 &lt;&lt; DMAC_INTSTATUS_CHINT6_Pos)</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga434933267e89e51d56307c9a32334894">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT7_Pos   7            </span>
<a name="l00455"></a>00455 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT7       (1 &lt;&lt; DMAC_INTSTATUS_CHINT7_Pos)</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf29c31af7c0c5823b9ffe1da68514f2a">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT8_Pos   8            </span>
<a name="l00457"></a>00457 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT8       (1 &lt;&lt; DMAC_INTSTATUS_CHINT8_Pos)</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga563cdad67b58e0d443f12f10c5dc3d29">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT9_Pos   9            </span>
<a name="l00459"></a>00459 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT9       (1 &lt;&lt; DMAC_INTSTATUS_CHINT9_Pos)</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga11180a096aa7c0fd160c9764ae6d4527">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT10_Pos  10           </span>
<a name="l00461"></a>00461 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT10      (1 &lt;&lt; DMAC_INTSTATUS_CHINT10_Pos)</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga48621d34d3b11007dd010bfcc2bd0d70">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT11_Pos  11           </span>
<a name="l00463"></a>00463 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT11      (1 &lt;&lt; DMAC_INTSTATUS_CHINT11_Pos)</span>
<a name="l00464"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4678c849bd83e0f1ce8ec41f24617753">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT_Pos    0            </span>
<a name="l00465"></a>00465 <span class="preprocessor">#define DMAC_INTSTATUS_CHINT_Msk    (0xFFFul &lt;&lt; DMAC_INTSTATUS_CHINT_Pos)</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_CHINT(value) (DMAC_INTSTATUS_CHINT_Msk &amp; ((value) &lt;&lt; DMAC_INTSTATUS_CHINT_Pos))</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga329daa841c098764e9eb20797c80463d">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTSTATUS_MASK         0x00000FFFul </span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_BUSYCH : (DMAC Offset: 0x28) (R/  32) Busy Channels -------- */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00471"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html">00471</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00472"></a>00472     <span class="keyword">struct </span>{
<a name="l00473"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a5505da5583d09e6fc1e38853f1c2d2aa">00473</a>         uint32_t BUSYCH0:1;        
<a name="l00474"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a040ab7b941279c5cead16fdacf4cd190">00474</a>         uint32_t BUSYCH1:1;        
<a name="l00475"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a55a52d388571f344c49933eb79422d87">00475</a>         uint32_t BUSYCH2:1;        
<a name="l00476"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#aaad2f50ed593d64cd50f3d1cf37551a6">00476</a>         uint32_t BUSYCH3:1;        
<a name="l00477"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#ab67f00c1e5bfbef37c21184a969a4b18">00477</a>         uint32_t BUSYCH4:1;        
<a name="l00478"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#aa92dacba2ea941fc2473fd00b5902600">00478</a>         uint32_t BUSYCH5:1;        
<a name="l00479"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a7b54c114c1a0358002ca1299c0a39993">00479</a>         uint32_t BUSYCH6:1;        
<a name="l00480"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#ac694e273e5bc5c568eb4d2c40692100a">00480</a>         uint32_t BUSYCH7:1;        
<a name="l00481"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#acdaac83d90f2c4286796319cc012aed2">00481</a>         uint32_t BUSYCH8:1;        
<a name="l00482"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#aaf7804ffc36f220944f5b23934883d20">00482</a>         uint32_t BUSYCH9:1;        
<a name="l00483"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a6b70226af688ca0e04768bac7253725b">00483</a>         uint32_t BUSYCH10:1;       
<a name="l00484"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#ae1e51c344029fc8b3a682148e3c11bb1">00484</a>         uint32_t BUSYCH11:1;       
<a name="l00485"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#ad374f3967faa1faafb0ebe4559b288fe">00485</a>         uint32_t :20;              
<a name="l00486"></a>00486     } bit;                       
<a name="l00487"></a>00487     <span class="keyword">struct </span>{
<a name="l00488"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#ada264efd31b268eecc14944195d4e29f">00488</a>         uint32_t BUSYCH:12;        
<a name="l00489"></a>00489         uint32_t :20;              
<a name="l00490"></a>00490     } vec;                       
<a name="l00491"></a><a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a7ba98f28116d8b9f656e6991bbd92461">00491</a>     uint32_t <a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html#a7ba98f28116d8b9f656e6991bbd92461">reg</a>;                
<a name="l00492"></a>00492 } <a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a>;
<a name="l00493"></a>00493 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00494"></a>00494 
<a name="l00495"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaaaf1fa557a15267ebf58381be60811e4">00495</a> <span class="preprocessor">#define DMAC_BUSYCH_OFFSET          0x28         </span>
<a name="l00496"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2914b5ff6fe368b480727f50b1241137">00496</a> <span class="preprocessor">#define DMAC_BUSYCH_RESETVALUE      0x00000000ul </span>
<a name="l00498"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga090dc760b2f015efd88a6a06804670a5">00498</a> <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH0_Pos     0            </span>
<a name="l00499"></a>00499 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH0         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH0_Pos)</span>
<a name="l00500"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga039058659d9c492c44fa895f9ef9f5cf">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH1_Pos     1            </span>
<a name="l00501"></a>00501 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH1         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH1_Pos)</span>
<a name="l00502"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga522fc3723f937ce4f5fa8643a266ace1">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH2_Pos     2            </span>
<a name="l00503"></a>00503 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH2         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH2_Pos)</span>
<a name="l00504"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga9e477848fd14fa9c76720ad3efc9c368">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH3_Pos     3            </span>
<a name="l00505"></a>00505 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH3         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH3_Pos)</span>
<a name="l00506"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga21683f6b8e7523f9b7234438cac5e01f">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH4_Pos     4            </span>
<a name="l00507"></a>00507 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH4         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH4_Pos)</span>
<a name="l00508"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga1a406090b79f6b060ac17400735d2f13">00508</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH5_Pos     5            </span>
<a name="l00509"></a>00509 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH5         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH5_Pos)</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga88a78645158efa3e3019cbd15bde8e86">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH6_Pos     6            </span>
<a name="l00511"></a>00511 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH6         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH6_Pos)</span>
<a name="l00512"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2132afbe7bd19ce963c029ace062297b">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH7_Pos     7            </span>
<a name="l00513"></a>00513 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH7         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH7_Pos)</span>
<a name="l00514"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4721f748c024ab2e5810bd3ddcf22c59">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH8_Pos     8            </span>
<a name="l00515"></a>00515 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH8         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH8_Pos)</span>
<a name="l00516"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafa62bfb0cc965c62f93a0bcdea902d82">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH9_Pos     9            </span>
<a name="l00517"></a>00517 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH9         (1 &lt;&lt; DMAC_BUSYCH_BUSYCH9_Pos)</span>
<a name="l00518"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gadf1410389758eedbf9aa209f271500ea">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH10_Pos    10           </span>
<a name="l00519"></a>00519 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH10        (1 &lt;&lt; DMAC_BUSYCH_BUSYCH10_Pos)</span>
<a name="l00520"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7186588bc0dfff4f08a967174415c472">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH11_Pos    11           </span>
<a name="l00521"></a>00521 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH11        (1 &lt;&lt; DMAC_BUSYCH_BUSYCH11_Pos)</span>
<a name="l00522"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac73b04883faa8828412b8131b075f14a">00522</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH_Pos      0            </span>
<a name="l00523"></a>00523 <span class="preprocessor">#define DMAC_BUSYCH_BUSYCH_Msk      (0xFFFul &lt;&lt; DMAC_BUSYCH_BUSYCH_Pos)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_BUSYCH(value)   (DMAC_BUSYCH_BUSYCH_Msk &amp; ((value) &lt;&lt; DMAC_BUSYCH_BUSYCH_Pos))</span>
<a name="l00525"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac6b1f692e5a02cf8171350cc32242600">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BUSYCH_MASK            0x00000FFFul </span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_PENDCH : (DMAC Offset: 0x2C) (R/  32) Pending Channels -------- */</span>
<a name="l00528"></a>00528 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00529"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html">00529</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00530"></a>00530     <span class="keyword">struct </span>{
<a name="l00531"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a4b3de9941f25a4c59e85f1b1769fbc7a">00531</a>         uint32_t PENDCH0:1;        
<a name="l00532"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#acf9c032541d477820e96222a2a51f478">00532</a>         uint32_t PENDCH1:1;        
<a name="l00533"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a638bc0b36d7ad09b40465d3bd93e1fab">00533</a>         uint32_t PENDCH2:1;        
<a name="l00534"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a66cdc4bc2d49712789da81bdf4cf634d">00534</a>         uint32_t PENDCH3:1;        
<a name="l00535"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#aa27ecb742f6c83e5ee87d9f1fef762ae">00535</a>         uint32_t PENDCH4:1;        
<a name="l00536"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#ac572f041bb6c01e052803fc96cb70baa">00536</a>         uint32_t PENDCH5:1;        
<a name="l00537"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a72f7183419727a2a700eec48abc74e12">00537</a>         uint32_t PENDCH6:1;        
<a name="l00538"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a45bac77887082c1ec3ed150fc19045a3">00538</a>         uint32_t PENDCH7:1;        
<a name="l00539"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a8d397dce06f8187a9c95d0d9918816a9">00539</a>         uint32_t PENDCH8:1;        
<a name="l00540"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a13327792065d0af71cbf00b7d0c9e3b2">00540</a>         uint32_t PENDCH9:1;        
<a name="l00541"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a735329c4035cd343dd95e98a07db52a5">00541</a>         uint32_t PENDCH10:1;       
<a name="l00542"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#add9bc319cc4e4e9cb3fd46c88c32b230">00542</a>         uint32_t PENDCH11:1;       
<a name="l00543"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#ac0dfc555c6104637181bf82a2075972f">00543</a>         uint32_t :20;              
<a name="l00544"></a>00544     } bit;                       
<a name="l00545"></a>00545     <span class="keyword">struct </span>{
<a name="l00546"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#a7368f821cfd93dedcd6c03c769145c1b">00546</a>         uint32_t PENDCH:12;        
<a name="l00547"></a>00547         uint32_t :20;              
<a name="l00548"></a>00548     } vec;                       
<a name="l00549"></a><a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#ad0759d582bdf701c8b8ee8059ad6f6e1">00549</a>     uint32_t <a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html#ad0759d582bdf701c8b8ee8059ad6f6e1">reg</a>;                
<a name="l00550"></a>00550 } <a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a>;
<a name="l00551"></a>00551 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00552"></a>00552 
<a name="l00553"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf10bb5b0d5410a9184bd04850a8f51e6">00553</a> <span class="preprocessor">#define DMAC_PENDCH_OFFSET          0x2C         </span>
<a name="l00554"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaae3a182523d1867015bc960f41f6be79">00554</a> <span class="preprocessor">#define DMAC_PENDCH_RESETVALUE      0x00000000ul </span>
<a name="l00556"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4a07a15006fe1595920ed025b62a2101">00556</a> <span class="preprocessor">#define DMAC_PENDCH_PENDCH0_Pos     0            </span>
<a name="l00557"></a>00557 <span class="preprocessor">#define DMAC_PENDCH_PENDCH0         (1 &lt;&lt; DMAC_PENDCH_PENDCH0_Pos)</span>
<a name="l00558"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gad39b7a6253d67e4533c031d56bcf80b0">00558</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH1_Pos     1            </span>
<a name="l00559"></a>00559 <span class="preprocessor">#define DMAC_PENDCH_PENDCH1         (1 &lt;&lt; DMAC_PENDCH_PENDCH1_Pos)</span>
<a name="l00560"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga67157f108f942dcda1112a71add5e63e">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH2_Pos     2            </span>
<a name="l00561"></a>00561 <span class="preprocessor">#define DMAC_PENDCH_PENDCH2         (1 &lt;&lt; DMAC_PENDCH_PENDCH2_Pos)</span>
<a name="l00562"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaab6a540d960e9ebf33586e193f6eb3fe">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH3_Pos     3            </span>
<a name="l00563"></a>00563 <span class="preprocessor">#define DMAC_PENDCH_PENDCH3         (1 &lt;&lt; DMAC_PENDCH_PENDCH3_Pos)</span>
<a name="l00564"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa94dffd07747dd354da6950c442ddb7c">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH4_Pos     4            </span>
<a name="l00565"></a>00565 <span class="preprocessor">#define DMAC_PENDCH_PENDCH4         (1 &lt;&lt; DMAC_PENDCH_PENDCH4_Pos)</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae2c9f572251f601c26e61dbaf9f37c7a">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH5_Pos     5            </span>
<a name="l00567"></a>00567 <span class="preprocessor">#define DMAC_PENDCH_PENDCH5         (1 &lt;&lt; DMAC_PENDCH_PENDCH5_Pos)</span>
<a name="l00568"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac3de4830918d0bf57e86c410ca90196c">00568</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH6_Pos     6            </span>
<a name="l00569"></a>00569 <span class="preprocessor">#define DMAC_PENDCH_PENDCH6         (1 &lt;&lt; DMAC_PENDCH_PENDCH6_Pos)</span>
<a name="l00570"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4e2438bf80fb8dc8d57ed90da53723a5">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH7_Pos     7            </span>
<a name="l00571"></a>00571 <span class="preprocessor">#define DMAC_PENDCH_PENDCH7         (1 &lt;&lt; DMAC_PENDCH_PENDCH7_Pos)</span>
<a name="l00572"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga907776d2406a117c2e64b3520493d30c">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH8_Pos     8            </span>
<a name="l00573"></a>00573 <span class="preprocessor">#define DMAC_PENDCH_PENDCH8         (1 &lt;&lt; DMAC_PENDCH_PENDCH8_Pos)</span>
<a name="l00574"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5de621ea46f932622f8b77ee5c82db41">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH9_Pos     9            </span>
<a name="l00575"></a>00575 <span class="preprocessor">#define DMAC_PENDCH_PENDCH9         (1 &lt;&lt; DMAC_PENDCH_PENDCH9_Pos)</span>
<a name="l00576"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6814eb4f939c25360f1423fc33d273b7">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH10_Pos    10           </span>
<a name="l00577"></a>00577 <span class="preprocessor">#define DMAC_PENDCH_PENDCH10        (1 &lt;&lt; DMAC_PENDCH_PENDCH10_Pos)</span>
<a name="l00578"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabd8e958ed451c4deac350423d663342a">00578</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH11_Pos    11           </span>
<a name="l00579"></a>00579 <span class="preprocessor">#define DMAC_PENDCH_PENDCH11        (1 &lt;&lt; DMAC_PENDCH_PENDCH11_Pos)</span>
<a name="l00580"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga149b3b56d6ec1a11b668b5380f5a800b">00580</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH_Pos      0            </span>
<a name="l00581"></a>00581 <span class="preprocessor">#define DMAC_PENDCH_PENDCH_Msk      (0xFFFul &lt;&lt; DMAC_PENDCH_PENDCH_Pos)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_PENDCH(value)   (DMAC_PENDCH_PENDCH_Msk &amp; ((value) &lt;&lt; DMAC_PENDCH_PENDCH_Pos))</span>
<a name="l00583"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga8c3dbf6e225ad223cbc54b60b5fbf5b3">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_PENDCH_MASK            0x00000FFFul </span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_ACTIVE : (DMAC Offset: 0x30) (R/  32) Active Channel and Levels -------- */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00587"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html">00587</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00588"></a>00588     <span class="keyword">struct </span>{
<a name="l00589"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#aa1a55ae30a5691d1793ab5c021e132bf">00589</a>         uint32_t LVLEX0:1;         
<a name="l00590"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a188ab489f03011527a8152464827dd7c">00590</a>         uint32_t LVLEX1:1;         
<a name="l00591"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#aec693efd23e7aafda1939104225fe587">00591</a>         uint32_t LVLEX2:1;         
<a name="l00592"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a35b491cddaeefbe5ac2e119f984b4341">00592</a>         uint32_t LVLEX3:1;         
<a name="l00593"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#aaf6b7b33219248a527632f1d517ffd77">00593</a>         uint32_t :4;               
<a name="l00594"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a1ec4b03483d4ac2d65e5be510173cdd9">00594</a>         uint32_t ID:5;             
<a name="l00595"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a53f5942e65c8bf332a2134a242c5ddb7">00595</a>         uint32_t :2;               
<a name="l00596"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a16e9a9d1ef443ec4f92e583b26379629">00596</a>         uint32_t ABUSY:1;          
<a name="l00597"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a968029dc74ba03baae059b8cb9a32944">00597</a>         uint32_t BTCNT:16;         
<a name="l00598"></a>00598     } bit;                       
<a name="l00599"></a>00599     <span class="keyword">struct </span>{
<a name="l00600"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#aaa903aec0bf13ec973f480a72194080c">00600</a>         uint32_t LVLEX:4;          
<a name="l00601"></a>00601         uint32_t :28;              
<a name="l00602"></a>00602     } vec;                       
<a name="l00603"></a><a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a63141ce9f8d07d787d33f7b69bb9aa5b">00603</a>     uint32_t <a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html#a63141ce9f8d07d787d33f7b69bb9aa5b">reg</a>;                
<a name="l00604"></a>00604 } <a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a>;
<a name="l00605"></a>00605 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00606"></a>00606 
<a name="l00607"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5f977e85f651efb68d3fec5fcf2c5877">00607</a> <span class="preprocessor">#define DMAC_ACTIVE_OFFSET          0x30         </span>
<a name="l00608"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafe8aed5d737179d2eadb6bf00646f19f">00608</a> <span class="preprocessor">#define DMAC_ACTIVE_RESETVALUE      0x00000000ul </span>
<a name="l00610"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga512df6502dddde8c29c8154e57a5d4b8">00610</a> <span class="preprocessor">#define DMAC_ACTIVE_LVLEX0_Pos      0            </span>
<a name="l00611"></a>00611 <span class="preprocessor">#define DMAC_ACTIVE_LVLEX0          (1 &lt;&lt; DMAC_ACTIVE_LVLEX0_Pos)</span>
<a name="l00612"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga1afc3d2455776ef792e84b52f296256c">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX1_Pos      1            </span>
<a name="l00613"></a>00613 <span class="preprocessor">#define DMAC_ACTIVE_LVLEX1          (1 &lt;&lt; DMAC_ACTIVE_LVLEX1_Pos)</span>
<a name="l00614"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae9d306951ab4862119c4016a7d722c17">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX2_Pos      2            </span>
<a name="l00615"></a>00615 <span class="preprocessor">#define DMAC_ACTIVE_LVLEX2          (1 &lt;&lt; DMAC_ACTIVE_LVLEX2_Pos)</span>
<a name="l00616"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae26f46dc2736d41954454a101227df9a">00616</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX3_Pos      3            </span>
<a name="l00617"></a>00617 <span class="preprocessor">#define DMAC_ACTIVE_LVLEX3          (1 &lt;&lt; DMAC_ACTIVE_LVLEX3_Pos)</span>
<a name="l00618"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac5780abfdb6bb43d0c84efa5f2bce1f8">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX_Pos       0            </span>
<a name="l00619"></a>00619 <span class="preprocessor">#define DMAC_ACTIVE_LVLEX_Msk       (0xFul &lt;&lt; DMAC_ACTIVE_LVLEX_Pos)</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX(value)    (DMAC_ACTIVE_LVLEX_Msk &amp; ((value) &lt;&lt; DMAC_ACTIVE_LVLEX_Pos))</span>
<a name="l00621"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4d1a17504745f9621931fd0d0938ba4f">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_ID_Pos          8            </span>
<a name="l00622"></a>00622 <span class="preprocessor">#define DMAC_ACTIVE_ID_Msk          (0x1Ful &lt;&lt; DMAC_ACTIVE_ID_Pos)</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_ID(value)       (DMAC_ACTIVE_ID_Msk &amp; ((value) &lt;&lt; DMAC_ACTIVE_ID_Pos))</span>
<a name="l00624"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gacba9c3ae57a373db30cb2a23da32afc2">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_ABUSY_Pos       15           </span>
<a name="l00625"></a>00625 <span class="preprocessor">#define DMAC_ACTIVE_ABUSY           (0x1ul &lt;&lt; DMAC_ACTIVE_ABUSY_Pos)</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga56eec24c6439c5c97c6647fefce53b2c">00626</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_BTCNT_Pos       16           </span>
<a name="l00627"></a>00627 <span class="preprocessor">#define DMAC_ACTIVE_BTCNT_Msk       (0xFFFFul &lt;&lt; DMAC_ACTIVE_BTCNT_Pos)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_BTCNT(value)    (DMAC_ACTIVE_BTCNT_Msk &amp; ((value) &lt;&lt; DMAC_ACTIVE_BTCNT_Pos))</span>
<a name="l00629"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7a4f22b2de6c00f878ac18c9240525e3">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_MASK            0xFFFF9F0Ful </span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_BASEADDR : (DMAC Offset: 0x34) (R/W 32) Descriptor Memory Section Base Address -------- */</span>
<a name="l00632"></a>00632 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00633"></a><a class="code" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">00633</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00634"></a>00634     <span class="keyword">struct </span>{
<a name="l00635"></a><a class="code" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html#a5d917c555c71e6db0c897dc649e0415f">00635</a>         uint32_t BASEADDR:32;      
<a name="l00636"></a>00636     } bit;                       
<a name="l00637"></a><a class="code" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html#a4cd08f0f69262bb885c6ddbe5e01b790">00637</a>     uint32_t <a class="code" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html#a4cd08f0f69262bb885c6ddbe5e01b790">reg</a>;                
<a name="l00638"></a>00638 } <a class="code" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a>;
<a name="l00639"></a>00639 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00640"></a>00640 
<a name="l00641"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2b0800a455e31dbff5d2427c8838f016">00641</a> <span class="preprocessor">#define DMAC_BASEADDR_OFFSET        0x34         </span>
<a name="l00642"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa7adfed5ff6555d1383e197e38eb3391">00642</a> <span class="preprocessor">#define DMAC_BASEADDR_RESETVALUE    0x00000000ul </span>
<a name="l00644"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga0374f88f6164b4a8f3a1cb907ca86245">00644</a> <span class="preprocessor">#define DMAC_BASEADDR_BASEADDR_Pos  0            </span>
<a name="l00645"></a>00645 <span class="preprocessor">#define DMAC_BASEADDR_BASEADDR_Msk  (0xFFFFFFFFul &lt;&lt; DMAC_BASEADDR_BASEADDR_Pos)</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BASEADDR_BASEADDR(value) (DMAC_BASEADDR_BASEADDR_Msk &amp; ((value) &lt;&lt; DMAC_BASEADDR_BASEADDR_Pos))</span>
<a name="l00647"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga127ef226f77026d0823b747ee67bae23">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BASEADDR_MASK          0xFFFFFFFFul </span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_WRBADDR : (DMAC Offset: 0x38) (R/W 32) Write-Back Memory Section Base Address -------- */</span>
<a name="l00650"></a>00650 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00651"></a><a class="code" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">00651</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00652"></a>00652     <span class="keyword">struct </span>{
<a name="l00653"></a><a class="code" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html#a66f3638cf987a2efd733a03dd2b894c4">00653</a>         uint32_t WRBADDR:32;       
<a name="l00654"></a>00654     } bit;                       
<a name="l00655"></a><a class="code" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html#a27f87c2f3431ca0b8fc4ba6f5da74d48">00655</a>     uint32_t <a class="code" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html#a27f87c2f3431ca0b8fc4ba6f5da74d48">reg</a>;                
<a name="l00656"></a>00656 } <a class="code" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a>;
<a name="l00657"></a>00657 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00658"></a>00658 
<a name="l00659"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5b6aaec44da69cd41c7d06d89f0efe09">00659</a> <span class="preprocessor">#define DMAC_WRBADDR_OFFSET         0x38         </span>
<a name="l00660"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga189f4aeb04740867b54f1aa1e6f1ddb8">00660</a> <span class="preprocessor">#define DMAC_WRBADDR_RESETVALUE     0x00000000ul </span>
<a name="l00662"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2521a42f3dbcfca0ef2f94888d5f035f">00662</a> <span class="preprocessor">#define DMAC_WRBADDR_WRBADDR_Pos    0            </span>
<a name="l00663"></a>00663 <span class="preprocessor">#define DMAC_WRBADDR_WRBADDR_Msk    (0xFFFFFFFFul &lt;&lt; DMAC_WRBADDR_WRBADDR_Pos)</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_WRBADDR_WRBADDR(value) (DMAC_WRBADDR_WRBADDR_Msk &amp; ((value) &lt;&lt; DMAC_WRBADDR_WRBADDR_Pos))</span>
<a name="l00665"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga71d8874eef4222a9ac8a6e9bdfb68095">00665</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_WRBADDR_MASK           0xFFFFFFFFul </span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHID : (DMAC Offset: 0x3F) (R/W  8) Channel ID -------- */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00669"></a><a class="code" href="union_d_m_a_c___c_h_i_d___type.html">00669</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00670"></a>00670     <span class="keyword">struct </span>{
<a name="l00671"></a><a class="code" href="union_d_m_a_c___c_h_i_d___type.html#af0f71b7a0f8f4898f2169d3b35788bee">00671</a>         uint8_t  ID:4;             
<a name="l00672"></a><a class="code" href="union_d_m_a_c___c_h_i_d___type.html#a7f7ea14d932b5b1dfcfc2fe6ad671a3c">00672</a>         uint8_t  :4;               
<a name="l00673"></a>00673     } bit;                       
<a name="l00674"></a><a class="code" href="union_d_m_a_c___c_h_i_d___type.html#aefa8486b7a2ee7b7f7831ec14c276835">00674</a>     uint8_t <a class="code" href="union_d_m_a_c___c_h_i_d___type.html#aefa8486b7a2ee7b7f7831ec14c276835">reg</a>;                 
<a name="l00675"></a>00675 } <a class="code" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a>;
<a name="l00676"></a>00676 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00677"></a>00677 
<a name="l00678"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac2d75cd66a0e511ab0cd4e14894aa1c6">00678</a> <span class="preprocessor">#define DMAC_CHID_OFFSET            0x3F         </span>
<a name="l00679"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga50d71c48a7b89b8331d0a8bda33a3f87">00679</a> <span class="preprocessor">#define DMAC_CHID_RESETVALUE        0x00ul       </span>
<a name="l00681"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gadd98c1694377b5bb1a53b33057d6460b">00681</a> <span class="preprocessor">#define DMAC_CHID_ID_Pos            0            </span>
<a name="l00682"></a>00682 <span class="preprocessor">#define DMAC_CHID_ID_Msk            (0xFul &lt;&lt; DMAC_CHID_ID_Pos)</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHID_ID(value)         (DMAC_CHID_ID_Msk &amp; ((value) &lt;&lt; DMAC_CHID_ID_Pos))</span>
<a name="l00684"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga831d21426d638b1c0f402d6db4ceddf5">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHID_MASK              0x0Ful       </span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHCTRLA : (DMAC Offset: 0x40) (R/W  8) Channel Control A -------- */</span>
<a name="l00687"></a>00687 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00688"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">00688</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00689"></a>00689     <span class="keyword">struct </span>{
<a name="l00690"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html#a5ad5aa57452f39367fbfcdacea8f8610">00690</a>         uint8_t  SWRST:1;          
<a name="l00691"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html#a9816df41d8863d31e6588ab5d9f01e1d">00691</a>         uint8_t  ENABLE:1;         
<a name="l00692"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html#af829bd7e63fa381338e473bfc23cd789">00692</a>         uint8_t  :6;               
<a name="l00693"></a>00693     } bit;                       
<a name="l00694"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html#a40047747cbfb7066c63b80be13e2a2c6">00694</a>     uint8_t <a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html#a40047747cbfb7066c63b80be13e2a2c6">reg</a>;                 
<a name="l00695"></a>00695 } <a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a>;
<a name="l00696"></a>00696 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00697"></a>00697 
<a name="l00698"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga85ef70390b4b949c408381f31817adde">00698</a> <span class="preprocessor">#define DMAC_CHCTRLA_OFFSET         0x40         </span>
<a name="l00699"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga28d42b2361a2edaff8d5ddb89e5f8be5">00699</a> <span class="preprocessor">#define DMAC_CHCTRLA_RESETVALUE     0x00ul       </span>
<a name="l00701"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gad3c2eb1111a28a2450f5264d0e66d415">00701</a> <span class="preprocessor">#define DMAC_CHCTRLA_SWRST_Pos      0            </span>
<a name="l00702"></a>00702 <span class="preprocessor">#define DMAC_CHCTRLA_SWRST          (0x1ul &lt;&lt; DMAC_CHCTRLA_SWRST_Pos)</span>
<a name="l00703"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabb1481a4309fd1a6c2456c48db79f393">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLA_ENABLE_Pos     1            </span>
<a name="l00704"></a>00704 <span class="preprocessor">#define DMAC_CHCTRLA_ENABLE         (0x1ul &lt;&lt; DMAC_CHCTRLA_ENABLE_Pos)</span>
<a name="l00705"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga51c70ebbb65a92c54c4cf17fdc5bfe4c">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLA_MASK           0x03ul       </span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHCTRLB : (DMAC Offset: 0x44) (R/W 32) Channel Control B -------- */</span>
<a name="l00708"></a>00708 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00709"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">00709</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00710"></a>00710     <span class="keyword">struct </span>{
<a name="l00711"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a7366c4e044cb71654fe2db5584f5f185">00711</a>         uint32_t EVACT:3;          
<a name="l00712"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#ac8f54d1e0fb44c7c5041fc49c6ec0bc5">00712</a>         uint32_t EVIE:1;           
<a name="l00713"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a10386d5abc3f44788f17733a7b87d292">00713</a>         uint32_t EVOE:1;           
<a name="l00714"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a0d65c5115c78d4dbda917c000a7c98f0">00714</a>         uint32_t LVL:2;            
<a name="l00715"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a55279af21d6b94d802ab8876b66e46ae">00715</a>         uint32_t :1;               
<a name="l00716"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a373ea535b49e4fd884b6a7906dbd67b2">00716</a>         uint32_t TRIGSRC:6;        
<a name="l00717"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#ace3b95696fd0f222df6d9848f082697d">00717</a>         uint32_t :8;               
<a name="l00718"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#aa8ca3c676d72e4ef5dc9ccb241b90197">00718</a>         uint32_t TRIGACT:2;        
<a name="l00719"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a1be72c1a638cc6b44f847f000804dd78">00719</a>         uint32_t CMD:2;            
<a name="l00720"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#a894e00cc381360f8e2d925677701cd5d">00720</a>         uint32_t :6;               
<a name="l00721"></a>00721     } bit;                       
<a name="l00722"></a><a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#af5111a44c7cde946ef9dfa4639cffd97">00722</a>     uint32_t <a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html#af5111a44c7cde946ef9dfa4639cffd97">reg</a>;                
<a name="l00723"></a>00723 } <a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a>;
<a name="l00724"></a>00724 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00725"></a>00725 
<a name="l00726"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2e5586eda8c80583dfeab044201ecc14">00726</a> <span class="preprocessor">#define DMAC_CHCTRLB_OFFSET         0x44         </span>
<a name="l00727"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf06e5882e27840def52cff8c15867a60">00727</a> <span class="preprocessor">#define DMAC_CHCTRLB_RESETVALUE     0x00000000ul </span>
<a name="l00729"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5d582eee4f8e2bfd97709b103da6830e">00729</a> <span class="preprocessor">#define DMAC_CHCTRLB_EVACT_Pos      0            </span>
<a name="l00730"></a>00730 <span class="preprocessor">#define DMAC_CHCTRLB_EVACT_Msk      (0x7ul &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT(value)   (DMAC_CHCTRLB_EVACT_Msk &amp; ((value) &lt;&lt; DMAC_CHCTRLB_EVACT_Pos))</span>
<a name="l00732"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga0a82857cf374c8eb7754e671c886dcac">00732</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_NOACT_Val    0x0ul  </span>
<a name="l00733"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga069ed2b2546fdd8706fe1eedcb1674d2">00733</a> <span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_TRIG_Val     0x1ul  </span>
<a name="l00734"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4cf090f0ab1ac7d1231fb79627925227">00734</a> <span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_CTRIG_Val    0x2ul  </span>
<a name="l00735"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga87b04d4f4a880d5fab6638ae0281a535">00735</a> <span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_CBLOCK_Val   0x3ul  </span>
<a name="l00736"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gacb1322d1f22aee0ec2daecb1c51dbbc4">00736</a> <span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_SUSPEND_Val  0x4ul  </span>
<a name="l00737"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7356b082779dc3467dd5003f8ed8c01b">00737</a> <span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_RESUME_Val   0x5ul  </span>
<a name="l00738"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga30fe7c169fb72d0ba2f073769858069a">00738</a> <span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_SSKIP_Val    0x6ul  </span>
<a name="l00739"></a>00739 <span class="preprocessor">#define DMAC_CHCTRLB_EVACT_NOACT    (DMAC_CHCTRLB_EVACT_NOACT_Val  &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_TRIG     (DMAC_CHCTRLB_EVACT_TRIG_Val   &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_CTRIG    (DMAC_CHCTRLB_EVACT_CTRIG_Val  &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_CBLOCK   (DMAC_CHCTRLB_EVACT_CBLOCK_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_SUSPEND  (DMAC_CHCTRLB_EVACT_SUSPEND_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_RESUME   (DMAC_CHCTRLB_EVACT_RESUME_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_SSKIP    (DMAC_CHCTRLB_EVACT_SSKIP_Val  &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)</span>
<a name="l00746"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga770e9e8df9e5ffa4dbfcbe1bf0e1aca1">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVIE_Pos       3            </span>
<a name="l00747"></a>00747 <span class="preprocessor">#define DMAC_CHCTRLB_EVIE           (0x1ul &lt;&lt; DMAC_CHCTRLB_EVIE_Pos)</span>
<a name="l00748"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae44638b8cd2719d74b47ac7d6466574a">00748</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVOE_Pos       4            </span>
<a name="l00749"></a>00749 <span class="preprocessor">#define DMAC_CHCTRLB_EVOE           (0x1ul &lt;&lt; DMAC_CHCTRLB_EVOE_Pos)</span>
<a name="l00750"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4074cd8284b192e5d6fabcd787ced731">00750</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL_Pos        5            </span>
<a name="l00751"></a>00751 <span class="preprocessor">#define DMAC_CHCTRLB_LVL_Msk        (0x3ul &lt;&lt; DMAC_CHCTRLB_LVL_Pos)</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL(value)     (DMAC_CHCTRLB_LVL_Msk &amp; ((value) &lt;&lt; DMAC_CHCTRLB_LVL_Pos))</span>
<a name="l00753"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3bc4b38c45bb9fa91c9980302df45446">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL0_Val       0x0ul  </span>
<a name="l00754"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga24029501de374acf6f0679fc3fb3f26f">00754</a> <span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL1_Val       0x1ul  </span>
<a name="l00755"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5aef7cc54cd30d7458f38ec2b0266258">00755</a> <span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL2_Val       0x2ul  </span>
<a name="l00756"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafb2e0c0a0911d582e1c1e8461d2d3758">00756</a> <span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL3_Val       0x3ul  </span>
<a name="l00757"></a>00757 <span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL0       (DMAC_CHCTRLB_LVL_LVL0_Val     &lt;&lt; DMAC_CHCTRLB_LVL_Pos)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL1       (DMAC_CHCTRLB_LVL_LVL1_Val     &lt;&lt; DMAC_CHCTRLB_LVL_Pos)</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL2       (DMAC_CHCTRLB_LVL_LVL2_Val     &lt;&lt; DMAC_CHCTRLB_LVL_Pos)</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL3       (DMAC_CHCTRLB_LVL_LVL3_Val     &lt;&lt; DMAC_CHCTRLB_LVL_Pos)</span>
<a name="l00761"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4716e5db96b3eb256a9f899457c3375c">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_Pos    8            </span>
<a name="l00762"></a>00762 <span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_Msk    (0x3Ful &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos)</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC(value) (DMAC_CHCTRLB_TRIGSRC_Msk &amp; ((value) &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos))</span>
<a name="l00764"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga855c3e6786f7b074a870d31d85888a87">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_DISABLE_Val 0x0ul  </span>
<a name="l00765"></a>00765 <span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_DISABLE (DMAC_CHCTRLB_TRIGSRC_DISABLE_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos)</span>
<a name="l00766"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaada77814aa3858a4b49aabef88429c31">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_Pos    22           </span>
<a name="l00767"></a>00767 <span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_Msk    (0x3ul &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos)</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT(value) (DMAC_CHCTRLB_TRIGACT_Msk &amp; ((value) &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos))</span>
<a name="l00769"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa54bf830756309b4ec082836357fc93f">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CHCTRLB_TRIGACT_BLOCK_Val  0x0ul  </span>
<a name="l00770"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5ef24f993615ff0560e51bb28f2b630f">00770</a> <span class="preprocessor">#define   DMAC_CHCTRLB_TRIGACT_BEAT_Val   0x2ul  </span>
<a name="l00771"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab0c773cec6c091dc3bb20e4ccf5699c6">00771</a> <span class="preprocessor">#define   DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val 0x3ul  </span>
<a name="l00772"></a>00772 <span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_BLOCK  (DMAC_CHCTRLB_TRIGACT_BLOCK_Val &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos)</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_BEAT   (DMAC_CHCTRLB_TRIGACT_BEAT_Val &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos)</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_TRANSACTION (DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos)</span>
<a name="l00775"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7a6624b9ffc32912d6db81c95a81be97">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_CMD_Pos        24           </span>
<a name="l00776"></a>00776 <span class="preprocessor">#define DMAC_CHCTRLB_CMD_Msk        (0x3ul &lt;&lt; DMAC_CHCTRLB_CMD_Pos)</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_CMD(value)     (DMAC_CHCTRLB_CMD_Msk &amp; ((value) &lt;&lt; DMAC_CHCTRLB_CMD_Pos))</span>
<a name="l00778"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7b3affd4205334c28e3965856ba441e7">00778</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_CHCTRLB_CMD_NOACT_Val      0x0ul  </span>
<a name="l00779"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga069593b96a8e72c906bffbce9b077b4a">00779</a> <span class="preprocessor">#define   DMAC_CHCTRLB_CMD_SUSPEND_Val    0x1ul  </span>
<a name="l00780"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae6fef8dd26d28de1cb7d870aa5d2b253">00780</a> <span class="preprocessor">#define   DMAC_CHCTRLB_CMD_RESUME_Val     0x2ul  </span>
<a name="l00781"></a>00781 <span class="preprocessor">#define DMAC_CHCTRLB_CMD_NOACT      (DMAC_CHCTRLB_CMD_NOACT_Val    &lt;&lt; DMAC_CHCTRLB_CMD_Pos)</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_CMD_SUSPEND    (DMAC_CHCTRLB_CMD_SUSPEND_Val  &lt;&lt; DMAC_CHCTRLB_CMD_Pos)</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_CMD_RESUME     (DMAC_CHCTRLB_CMD_RESUME_Val   &lt;&lt; DMAC_CHCTRLB_CMD_Pos)</span>
<a name="l00784"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf5f6415e0cfb9acbeb58874888edcbe9">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_MASK           0x03C03F7Ful </span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHINTENCLR : (DMAC Offset: 0x4C) (R/W  8) Channel Interrupt Enable Clear -------- */</span>
<a name="l00787"></a>00787 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00788"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">00788</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00789"></a>00789     <span class="keyword">struct </span>{
<a name="l00790"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html#a6b0be4d554087d984941b5813d5de294">00790</a>         uint8_t  TERR:1;           
<a name="l00791"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html#a90ebd4c0021765c34b343695627e535f">00791</a>         uint8_t  TCMPL:1;          
<a name="l00792"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html#a219fb0ac5cb82b70ba0c6467a05344d0">00792</a>         uint8_t  SUSP:1;           
<a name="l00793"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html#a67c6af94274d4c6625e47a9df3b515a8">00793</a>         uint8_t  :5;               
<a name="l00794"></a>00794     } bit;                       
<a name="l00795"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html#aae9517421f51de50d6d7ab042310ffc7">00795</a>     uint8_t <a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html#aae9517421f51de50d6d7ab042310ffc7">reg</a>;                 
<a name="l00796"></a>00796 } <a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a>;
<a name="l00797"></a>00797 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00798"></a>00798 
<a name="l00799"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gacdf58e67992136562ea21ed243cfd4be">00799</a> <span class="preprocessor">#define DMAC_CHINTENCLR_OFFSET      0x4C         </span>
<a name="l00800"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga605cb951c3e2debb4b5800d015862810">00800</a> <span class="preprocessor">#define DMAC_CHINTENCLR_RESETVALUE  0x00ul       </span>
<a name="l00802"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7896201350f25ec31ca8231659c0faee">00802</a> <span class="preprocessor">#define DMAC_CHINTENCLR_TERR_Pos    0            </span>
<a name="l00803"></a>00803 <span class="preprocessor">#define DMAC_CHINTENCLR_TERR        (0x1ul &lt;&lt; DMAC_CHINTENCLR_TERR_Pos)</span>
<a name="l00804"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab02512335095b2ff57b466ad814d7ebd">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTENCLR_TCMPL_Pos   1            </span>
<a name="l00805"></a>00805 <span class="preprocessor">#define DMAC_CHINTENCLR_TCMPL       (0x1ul &lt;&lt; DMAC_CHINTENCLR_TCMPL_Pos)</span>
<a name="l00806"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab587797c908dc5496635204dbcef19db">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTENCLR_SUSP_Pos    2            </span>
<a name="l00807"></a>00807 <span class="preprocessor">#define DMAC_CHINTENCLR_SUSP        (0x1ul &lt;&lt; DMAC_CHINTENCLR_SUSP_Pos)</span>
<a name="l00808"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae9833cc4e1206d0cd3c19e358f20a466">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTENCLR_MASK        0x07ul       </span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHINTENSET : (DMAC Offset: 0x4D) (R/W  8) Channel Interrupt Enable Set -------- */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00812"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">00812</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00813"></a>00813     <span class="keyword">struct </span>{
<a name="l00814"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html#ab4297be55f075c4b4531fe2f8f70a0de">00814</a>         uint8_t  TERR:1;           
<a name="l00815"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html#a3304d1cf436a7e3a10cad7619b27cc44">00815</a>         uint8_t  TCMPL:1;          
<a name="l00816"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html#a8ba2fc55ce4618c52ce66edf6a348aa6">00816</a>         uint8_t  SUSP:1;           
<a name="l00817"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html#a36314b45cfbfcc5a6f0b1bece72eede5">00817</a>         uint8_t  :5;               
<a name="l00818"></a>00818     } bit;                       
<a name="l00819"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html#af537b36b588b065c0f14b94039adc592">00819</a>     uint8_t <a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html#af537b36b588b065c0f14b94039adc592">reg</a>;                 
<a name="l00820"></a>00820 } <a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a>;
<a name="l00821"></a>00821 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00822"></a>00822 
<a name="l00823"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafbd220229d3795fb078897b234f8e027">00823</a> <span class="preprocessor">#define DMAC_CHINTENSET_OFFSET      0x4D         </span>
<a name="l00824"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaba46207ae255c748092249821a830cd2">00824</a> <span class="preprocessor">#define DMAC_CHINTENSET_RESETVALUE  0x00ul       </span>
<a name="l00826"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gadf63ae04334a6a887c211353e7291987">00826</a> <span class="preprocessor">#define DMAC_CHINTENSET_TERR_Pos    0            </span>
<a name="l00827"></a>00827 <span class="preprocessor">#define DMAC_CHINTENSET_TERR        (0x1ul &lt;&lt; DMAC_CHINTENSET_TERR_Pos)</span>
<a name="l00828"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabab06df7bdd28459af4ec4d99a10ab43">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTENSET_TCMPL_Pos   1            </span>
<a name="l00829"></a>00829 <span class="preprocessor">#define DMAC_CHINTENSET_TCMPL       (0x1ul &lt;&lt; DMAC_CHINTENSET_TCMPL_Pos)</span>
<a name="l00830"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf0c8dc48c13c97b310bd2ab02ad8525a">00830</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTENSET_SUSP_Pos    2            </span>
<a name="l00831"></a>00831 <span class="preprocessor">#define DMAC_CHINTENSET_SUSP        (0x1ul &lt;&lt; DMAC_CHINTENSET_SUSP_Pos)</span>
<a name="l00832"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gada2a3a81b05257960bf2abe4b337339e">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTENSET_MASK        0x07ul       </span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHINTFLAG : (DMAC Offset: 0x4E) (R/W  8) Channel Interrupt Flag Status and Clear -------- */</span>
<a name="l00835"></a>00835 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00836"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">00836</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span>
<a name="l00837"></a>00837     <span class="keyword">struct </span>{
<a name="l00838"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html#a02493be61283a778ce75baab16692aed">00838</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  TERR:1;           
<a name="l00839"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html#a3ae481f9bb61232ce959eea6b43d19d0">00839</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  TCMPL:1;          
<a name="l00840"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html#a778f5be959aafc1d42812b2aee47b5f7">00840</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  SUSP:1;           
<a name="l00841"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html#aed4be9f1329aa597755280a56ad6def9">00841</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  :5;               
<a name="l00842"></a>00842     } bit;                       
<a name="l00843"></a><a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html#a3b8645a6f5f99c1374a465f41ef2fbe9">00843</a>     uint8_t <a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html#a3b8645a6f5f99c1374a465f41ef2fbe9">reg</a>;                 
<a name="l00844"></a>00844 } <a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a>;
<a name="l00845"></a>00845 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00846"></a>00846 
<a name="l00847"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga214f8ef629a5407cb641fc29c432f501">00847</a> <span class="preprocessor">#define DMAC_CHINTFLAG_OFFSET       0x4E         </span>
<a name="l00848"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga97ae1c21a5e11bf0b4a4fb681054909d">00848</a> <span class="preprocessor">#define DMAC_CHINTFLAG_RESETVALUE   0x00ul       </span>
<a name="l00850"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5e720f036a844fb378db12da1e85f658">00850</a> <span class="preprocessor">#define DMAC_CHINTFLAG_TERR_Pos     0            </span>
<a name="l00851"></a>00851 <span class="preprocessor">#define DMAC_CHINTFLAG_TERR         (0x1ul &lt;&lt; DMAC_CHINTFLAG_TERR_Pos)</span>
<a name="l00852"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa5cff060abf458e84ad9df6aae3321cb">00852</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTFLAG_TCMPL_Pos    1            </span>
<a name="l00853"></a>00853 <span class="preprocessor">#define DMAC_CHINTFLAG_TCMPL        (0x1ul &lt;&lt; DMAC_CHINTFLAG_TCMPL_Pos)</span>
<a name="l00854"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabe5118389e9e2d3b469d6904cf19e3ce">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTFLAG_SUSP_Pos     2            </span>
<a name="l00855"></a>00855 <span class="preprocessor">#define DMAC_CHINTFLAG_SUSP         (0x1ul &lt;&lt; DMAC_CHINTFLAG_SUSP_Pos)</span>
<a name="l00856"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3e4ed8ac63e8c507d988be35b86628fc">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHINTFLAG_MASK         0x07ul       </span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHSTATUS : (DMAC Offset: 0x4F) (R/   8) Channel Status -------- */</span>
<a name="l00859"></a>00859 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00860"></a><a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">00860</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00861"></a>00861     <span class="keyword">struct </span>{
<a name="l00862"></a><a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html#aa382530d2ade5d6b44b5cfb3f4531d57">00862</a>         uint8_t  PEND:1;           
<a name="l00863"></a><a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html#a9926f6e34520a62168ac7346edad66d4">00863</a>         uint8_t  BUSY:1;           
<a name="l00864"></a><a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html#a819a9c2e2e356a9a24663d84b391bf87">00864</a>         uint8_t  FERR:1;           
<a name="l00865"></a><a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html#abc616420f85b662da6b5ea12d4823682">00865</a>         uint8_t  :5;               
<a name="l00866"></a>00866     } bit;                       
<a name="l00867"></a><a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html#a6601932b436ebde415c5eafd00423293">00867</a>     uint8_t <a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html#a6601932b436ebde415c5eafd00423293">reg</a>;                 
<a name="l00868"></a>00868 } <a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a>;
<a name="l00869"></a>00869 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00870"></a>00870 
<a name="l00871"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabe54ae70458b70c71055302e6ade7254">00871</a> <span class="preprocessor">#define DMAC_CHSTATUS_OFFSET        0x4F         </span>
<a name="l00872"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga5a6f9ee2bfaa056b04257dd388cdf25a">00872</a> <span class="preprocessor">#define DMAC_CHSTATUS_RESETVALUE    0x00ul       </span>
<a name="l00874"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga75fed352937bb04158598ff9a898eb27">00874</a> <span class="preprocessor">#define DMAC_CHSTATUS_PEND_Pos      0            </span>
<a name="l00875"></a>00875 <span class="preprocessor">#define DMAC_CHSTATUS_PEND          (0x1ul &lt;&lt; DMAC_CHSTATUS_PEND_Pos)</span>
<a name="l00876"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gab4da5ea102a833a9525221616de22850">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSTATUS_BUSY_Pos      1            </span>
<a name="l00877"></a>00877 <span class="preprocessor">#define DMAC_CHSTATUS_BUSY          (0x1ul &lt;&lt; DMAC_CHSTATUS_BUSY_Pos)</span>
<a name="l00878"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa4f8c2395f4ea053b20afd513fd4cd3f">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSTATUS_FERR_Pos      2            </span>
<a name="l00879"></a>00879 <span class="preprocessor">#define DMAC_CHSTATUS_FERR          (0x1ul &lt;&lt; DMAC_CHSTATUS_FERR_Pos)</span>
<a name="l00880"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafb5dd45a23313443434478b289e0313b">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSTATUS_MASK          0x07ul       </span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_BTCTRL : (DMAC Offset: 0x00) (R/W 16) Block Transfer Control -------- */</span>
<a name="l00883"></a>00883 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00884"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html">00884</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00885"></a>00885     <span class="keyword">struct </span>{
<a name="l00886"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#aa3f782b7106adc0232f91b10a08054ac">00886</a>         uint16_t VALID:1;          
<a name="l00887"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#ac7800c454ff19bf321939a60ed6c428d">00887</a>         uint16_t EVOSEL:2;         
<a name="l00888"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#a71acbd221b94be0d48aa570c7668700f">00888</a>         uint16_t BLOCKACT:2;       
<a name="l00889"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#a813fa48be3b93aac864c38152c6df069">00889</a>         uint16_t :3;               
<a name="l00890"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#a315218e5f55d8d31ba444ea1b083175d">00890</a>         uint16_t BEATSIZE:2;       
<a name="l00891"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#ad2872935fdeacb81005d347fc20bff5e">00891</a>         uint16_t SRCINC:1;         
<a name="l00892"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#abd2b8e38dce1df183c6185a42c0c4e6e">00892</a>         uint16_t DSTINC:1;         
<a name="l00893"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#af9ebe83717bd43fe2dcc855ba5464f8d">00893</a>         uint16_t STEPSEL:1;        
<a name="l00894"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#ac68e36d0dc7569b63f8e7d1e7b184e7c">00894</a>         uint16_t STEPSIZE:3;       
<a name="l00895"></a>00895     } bit;                       
<a name="l00896"></a><a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#a16aa08a26bbbb50e4f972f830a2d7a56">00896</a>     uint16_t <a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html#a16aa08a26bbbb50e4f972f830a2d7a56">reg</a>;                
<a name="l00897"></a>00897 } <a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html">DMAC_BTCTRL_Type</a>;
<a name="l00898"></a>00898 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00899"></a>00899 
<a name="l00900"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga7ae70add09374db15503eba80799017b">00900</a> <span class="preprocessor">#define DMAC_BTCTRL_OFFSET          0x00         </span>
<a name="l00901"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga972a7cc0c2f21e04d4b6123a45339876">00901</a> <span class="preprocessor">#define DMAC_BTCTRL_RESETVALUE      0x0000ul     </span>
<a name="l00903"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga33cf66814fec850c4033159ae948b74c">00903</a> <span class="preprocessor">#define DMAC_BTCTRL_VALID_Pos       0            </span>
<a name="l00904"></a>00904 <span class="preprocessor">#define DMAC_BTCTRL_VALID           (0x1ul &lt;&lt; DMAC_BTCTRL_VALID_Pos)</span>
<a name="l00905"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga1f5b7dc4dab8086525a4bcb012d380b6">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_Pos      1            </span>
<a name="l00906"></a>00906 <span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_Msk      (0x3ul &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos)</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_EVOSEL(value)   (DMAC_BTCTRL_EVOSEL_Msk &amp; ((value) &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos))</span>
<a name="l00908"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga3edd13f0e4d5f2626d4465cc0b3c35c1">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_BTCTRL_EVOSEL_DISABLE_Val  0x0ul  </span>
<a name="l00909"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaff2ef572cd408dffc9b02f553e35031f">00909</a> <span class="preprocessor">#define   DMAC_BTCTRL_EVOSEL_BLOCK_Val    0x1ul  </span>
<a name="l00910"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4b99d2ad5c89d62800f6f6d0c5fa0c3a">00910</a> <span class="preprocessor">#define   DMAC_BTCTRL_EVOSEL_BEAT_Val     0x3ul  </span>
<a name="l00911"></a>00911 <span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_DISABLE  (DMAC_BTCTRL_EVOSEL_DISABLE_Val &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_BLOCK    (DMAC_BTCTRL_EVOSEL_BLOCK_Val  &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos)</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_BEAT     (DMAC_BTCTRL_EVOSEL_BEAT_Val   &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos)</span>
<a name="l00914"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga65ebce978928207ff9f7ae48e8a1c602">00914</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_Pos    3            </span>
<a name="l00915"></a>00915 <span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_Msk    (0x3ul &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT(value) (DMAC_BTCTRL_BLOCKACT_Msk &amp; ((value) &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos))</span>
<a name="l00917"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gae3898b14fd517579b8b018b2ba176c4d">00917</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_NOACT_Val  0x0ul  </span>
<a name="l00918"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga8605dcd06a16a3950e7181cd5a231bfc">00918</a> <span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_INT_Val    0x1ul  </span>
<a name="l00919"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6a02db6a41d6c6df8b95fae49b817100">00919</a> <span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_SUSPEND_Val 0x2ul  </span>
<a name="l00920"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaff1916c577aec155dc2978b341daace2">00920</a> <span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_BOTH_Val   0x3ul  </span>
<a name="l00921"></a>00921 <span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_NOACT  (DMAC_BTCTRL_BLOCKACT_NOACT_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_INT    (DMAC_BTCTRL_BLOCKACT_INT_Val  &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_SUSPEND (DMAC_BTCTRL_BLOCKACT_SUSPEND_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_BOTH   (DMAC_BTCTRL_BLOCKACT_BOTH_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)</span>
<a name="l00925"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4961493aedfe85b741e91f8370b9586c">00925</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_Pos    8            </span>
<a name="l00926"></a>00926 <span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_Msk    (0x3ul &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos)</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE(value) (DMAC_BTCTRL_BEATSIZE_Msk &amp; ((value) &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos))</span>
<a name="l00928"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf6172f239bfecdded8cc118f3a5ac687">00928</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_BTCTRL_BEATSIZE_BYTE_Val   0x0ul  </span>
<a name="l00929"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2f763ae7b69389c853910c3486543e84">00929</a> <span class="preprocessor">#define   DMAC_BTCTRL_BEATSIZE_HWORD_Val  0x1ul  </span>
<a name="l00930"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga17adb4e5668571563f3f60743b7d0d4e">00930</a> <span class="preprocessor">#define   DMAC_BTCTRL_BEATSIZE_WORD_Val   0x2ul  </span>
<a name="l00931"></a>00931 <span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_BYTE   (DMAC_BTCTRL_BEATSIZE_BYTE_Val &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos)</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_HWORD  (DMAC_BTCTRL_BEATSIZE_HWORD_Val &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_WORD   (DMAC_BTCTRL_BEATSIZE_WORD_Val &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos)</span>
<a name="l00934"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga1e924a184ddf21b6fb87782fe16fc635">00934</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_SRCINC_Pos      10           </span>
<a name="l00935"></a>00935 <span class="preprocessor">#define DMAC_BTCTRL_SRCINC          (0x1ul &lt;&lt; DMAC_BTCTRL_SRCINC_Pos)</span>
<a name="l00936"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga52908c074e637ddcc2b56d9ea08de372">00936</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_DSTINC_Pos      11           </span>
<a name="l00937"></a>00937 <span class="preprocessor">#define DMAC_BTCTRL_DSTINC          (0x1ul &lt;&lt; DMAC_BTCTRL_DSTINC_Pos)</span>
<a name="l00938"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2ccb7639cc6f4d7e9446f5eb9ef92bb3">00938</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_Pos     12           </span>
<a name="l00939"></a>00939 <span class="preprocessor">#define DMAC_BTCTRL_STEPSEL         (0x1ul &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos)</span>
<a name="l00940"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa8bca72306ade35c2c8c0b06b1afe80d">00940</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_BTCTRL_STEPSEL_DST_Val     0x0ul  </span>
<a name="l00941"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4bbc579e64b22419578173c2d2d42bc0">00941</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSEL_SRC_Val     0x1ul  </span>
<a name="l00942"></a>00942 <span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_DST     (DMAC_BTCTRL_STEPSEL_DST_Val   &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos)</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_SRC     (DMAC_BTCTRL_STEPSEL_SRC_Val   &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos)</span>
<a name="l00944"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gacf7558693207543fbd9048f7f76fa238">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_Pos    13           </span>
<a name="l00945"></a>00945 <span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_Msk    (0x7ul &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE(value) (DMAC_BTCTRL_STEPSIZE_Msk &amp; ((value) &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos))</span>
<a name="l00947"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaa089586d04726d1fe2a2b572764d51e3">00947</a> <span class="preprocessor"></span><span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X1_Val     0x0ul  </span>
<a name="l00948"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga80329ffceb6b9a1a59101ebf1311e4df">00948</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X2_Val     0x1ul  </span>
<a name="l00949"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga0ec2b4b8e13fa2dcc7076d99e5b0ce36">00949</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X4_Val     0x2ul  </span>
<a name="l00950"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga426419179c0a52bd86e40764396e365d">00950</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X8_Val     0x3ul  </span>
<a name="l00951"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga6be80c72116b230cffb8afd5874cae02">00951</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X16_Val    0x4ul  </span>
<a name="l00952"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gabc372a6f4800c89ffc625b791a95a710">00952</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X32_Val    0x5ul  </span>
<a name="l00953"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga4c940b8055fe3e170f6d069523d1dc5a">00953</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X64_Val    0x6ul  </span>
<a name="l00954"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac60f6c18ae8ba088c4b1c09764074bb5">00954</a> <span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X128_Val   0x7ul  </span>
<a name="l00955"></a>00955 <span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X1     (DMAC_BTCTRL_STEPSIZE_X1_Val   &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X2     (DMAC_BTCTRL_STEPSIZE_X2_Val   &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X4     (DMAC_BTCTRL_STEPSIZE_X4_Val   &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X8     (DMAC_BTCTRL_STEPSIZE_X8_Val   &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X16    (DMAC_BTCTRL_STEPSIZE_X16_Val  &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X32    (DMAC_BTCTRL_STEPSIZE_X32_Val  &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X64    (DMAC_BTCTRL_STEPSIZE_X64_Val  &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X128   (DMAC_BTCTRL_STEPSIZE_X128_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)</span>
<a name="l00963"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga0d1512d97a8147c95f766bd6b04070e1">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCTRL_MASK            0xFF1Ful     </span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_BTCNT : (DMAC Offset: 0x02) (R/W 16) Block Transfer Count -------- */</span>
<a name="l00966"></a>00966 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00967"></a><a class="code" href="union_d_m_a_c___b_t_c_n_t___type.html">00967</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00968"></a>00968     <span class="keyword">struct </span>{
<a name="l00969"></a><a class="code" href="union_d_m_a_c___b_t_c_n_t___type.html#acc77f3742865277ccec9b7fdf8ea2c60">00969</a>         uint16_t BTCNT:16;         
<a name="l00970"></a>00970     } bit;                       
<a name="l00971"></a><a class="code" href="union_d_m_a_c___b_t_c_n_t___type.html#a997795e0881a101fbddfaab034117794">00971</a>     uint16_t <a class="code" href="union_d_m_a_c___b_t_c_n_t___type.html#a997795e0881a101fbddfaab034117794">reg</a>;                
<a name="l00972"></a>00972 } <a class="code" href="union_d_m_a_c___b_t_c_n_t___type.html">DMAC_BTCNT_Type</a>;
<a name="l00973"></a>00973 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00974"></a>00974 
<a name="l00975"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gaf1d993ae92feed10a243994e9832ee27">00975</a> <span class="preprocessor">#define DMAC_BTCNT_OFFSET           0x02         </span>
<a name="l00977"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gafce48654ec425cf0d3c01e6b8d766945">00977</a> <span class="preprocessor">#define DMAC_BTCNT_BTCNT_Pos        0            </span>
<a name="l00978"></a>00978 <span class="preprocessor">#define DMAC_BTCNT_BTCNT_Msk        (0xFFFFul &lt;&lt; DMAC_BTCNT_BTCNT_Pos)</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCNT_BTCNT(value)     (DMAC_BTCNT_BTCNT_Msk &amp; ((value) &lt;&lt; DMAC_BTCNT_BTCNT_Pos))</span>
<a name="l00980"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga9c5d07cc2ca359ffa199b12aeea23b3b">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_BTCNT_MASK             0xFFFFul     </span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_SRCADDR : (DMAC Offset: 0x04) (R/W 32) Block Transfer Source Address -------- */</span>
<a name="l00983"></a>00983 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00984"></a><a class="code" href="union_d_m_a_c___s_r_c_a_d_d_r___type.html">00984</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00985"></a>00985     <span class="keyword">struct </span>{
<a name="l00986"></a><a class="code" href="union_d_m_a_c___s_r_c_a_d_d_r___type.html#adaab976bbca1ed4896d2d814458c01ba">00986</a>         uint32_t SRCADDR:32;       
<a name="l00987"></a>00987     } bit;                       
<a name="l00988"></a><a class="code" href="union_d_m_a_c___s_r_c_a_d_d_r___type.html#ad6c6e9b8fb4824912d7878503004f067">00988</a>     uint32_t <a class="code" href="union_d_m_a_c___s_r_c_a_d_d_r___type.html#ad6c6e9b8fb4824912d7878503004f067">reg</a>;                
<a name="l00989"></a>00989 } <a class="code" href="union_d_m_a_c___s_r_c_a_d_d_r___type.html">DMAC_SRCADDR_Type</a>;
<a name="l00990"></a>00990 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00991"></a>00991 
<a name="l00992"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac308361c580cadcfc204a8e4cc2f1be5">00992</a> <span class="preprocessor">#define DMAC_SRCADDR_OFFSET         0x04         </span>
<a name="l00994"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga40290c37ec5b811fa4ba560014840680">00994</a> <span class="preprocessor">#define DMAC_SRCADDR_SRCADDR_Pos    0            </span>
<a name="l00995"></a>00995 <span class="preprocessor">#define DMAC_SRCADDR_SRCADDR_Msk    (0xFFFFFFFFul &lt;&lt; DMAC_SRCADDR_SRCADDR_Pos)</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SRCADDR_SRCADDR(value) (DMAC_SRCADDR_SRCADDR_Msk &amp; ((value) &lt;&lt; DMAC_SRCADDR_SRCADDR_Pos))</span>
<a name="l00997"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga9ac8c4e53c5e259f55f800f4825d969c">00997</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SRCADDR_MASK           0xFFFFFFFFul </span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_DSTADDR : (DMAC Offset: 0x08) (R/W 32) Block Transfer Destination Address -------- */</span>
<a name="l01000"></a>01000 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01001"></a><a class="code" href="union_d_m_a_c___d_s_t_a_d_d_r___type.html">01001</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01002"></a>01002     <span class="keyword">struct </span>{
<a name="l01003"></a><a class="code" href="union_d_m_a_c___d_s_t_a_d_d_r___type.html#ad251490bb029a1b58d3825ef354cb6fd">01003</a>         uint32_t DSTADDR:32;       
<a name="l01004"></a>01004     } bit;                       
<a name="l01005"></a><a class="code" href="union_d_m_a_c___d_s_t_a_d_d_r___type.html#a4f3693f1944cf6df7d71af74d573102f">01005</a>     uint32_t <a class="code" href="union_d_m_a_c___d_s_t_a_d_d_r___type.html#a4f3693f1944cf6df7d71af74d573102f">reg</a>;                
<a name="l01006"></a>01006 } <a class="code" href="union_d_m_a_c___d_s_t_a_d_d_r___type.html">DMAC_DSTADDR_Type</a>;
<a name="l01007"></a>01007 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01008"></a>01008 
<a name="l01009"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2a50508d7f408649cc4548f287d03997">01009</a> <span class="preprocessor">#define DMAC_DSTADDR_OFFSET         0x08         </span>
<a name="l01011"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga987e326ffd8f63aea885b7f6ed74cb17">01011</a> <span class="preprocessor">#define DMAC_DSTADDR_DSTADDR_Pos    0            </span>
<a name="l01012"></a>01012 <span class="preprocessor">#define DMAC_DSTADDR_DSTADDR_Msk    (0xFFFFFFFFul &lt;&lt; DMAC_DSTADDR_DSTADDR_Pos)</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DSTADDR_DSTADDR(value) (DMAC_DSTADDR_DSTADDR_Msk &amp; ((value) &lt;&lt; DMAC_DSTADDR_DSTADDR_Pos))</span>
<a name="l01014"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga774a0eed386076ad7e52c56d11bcb467">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DSTADDR_MASK           0xFFFFFFFFul </span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_DESCADDR : (DMAC Offset: 0x0C) (R/W 32) Next Descriptor Address -------- */</span>
<a name="l01017"></a>01017 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01018"></a><a class="code" href="union_d_m_a_c___d_e_s_c_a_d_d_r___type.html">01018</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01019"></a>01019     <span class="keyword">struct </span>{
<a name="l01020"></a><a class="code" href="union_d_m_a_c___d_e_s_c_a_d_d_r___type.html#a571a9d4c4ff9b4c3fb537387a18e1763">01020</a>         uint32_t DESCADDR:32;      
<a name="l01021"></a>01021     } bit;                       
<a name="l01022"></a><a class="code" href="union_d_m_a_c___d_e_s_c_a_d_d_r___type.html#a62741389e0104ad13316e37449d12325">01022</a>     uint32_t <a class="code" href="union_d_m_a_c___d_e_s_c_a_d_d_r___type.html#a62741389e0104ad13316e37449d12325">reg</a>;                
<a name="l01023"></a>01023 } <a class="code" href="union_d_m_a_c___d_e_s_c_a_d_d_r___type.html">DMAC_DESCADDR_Type</a>;
<a name="l01024"></a>01024 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01025"></a>01025 
<a name="l01026"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gac8d037cbab1cc4bac9e23bbb54f73998">01026</a> <span class="preprocessor">#define DMAC_DESCADDR_OFFSET        0x0C         </span>
<a name="l01028"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#gadc677fbace02e86b543495c36920e405">01028</a> <span class="preprocessor">#define DMAC_DESCADDR_DESCADDR_Pos  0            </span>
<a name="l01029"></a>01029 <span class="preprocessor">#define DMAC_DESCADDR_DESCADDR_Msk  (0xFFFFFFFFul &lt;&lt; DMAC_DESCADDR_DESCADDR_Pos)</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DESCADDR_DESCADDR(value) (DMAC_DESCADDR_DESCADDR_Msk &amp; ((value) &lt;&lt; DMAC_DESCADDR_DESCADDR_Pos))</span>
<a name="l01031"></a><a class="code" href="group___s_a_m_r21___d_m_a_c.html#ga2aef9cdfe20f976054c42acd853ddc8e">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DESCADDR_MASK          0xFFFFFFFFul </span>
<a name="l01034"></a>01034 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01035"></a><a class="code" href="struct_dmac.html">01035</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01036"></a><a class="code" href="struct_dmac.html#a30a5958da3426b2fa78c55aca13d1cc4">01036</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a>            <a class="code" href="struct_dmac.html#a30a5958da3426b2fa78c55aca13d1cc4" title="Offset: 0x00 (R/W 16) Control.">CTRL</a>;        
<a name="l01037"></a><a class="code" href="struct_dmac.html#a12414ace3ca825d274fa41bc8453578b">01037</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a>         <a class="code" href="struct_dmac.html#a12414ace3ca825d274fa41bc8453578b" title="Offset: 0x02 (R/W 16) CRC Control.">CRCCTRL</a>;     
<a name="l01038"></a><a class="code" href="struct_dmac.html#ad3a090166a092799acfbc1ee5d4e2754">01038</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a>       <a class="code" href="struct_dmac.html#ad3a090166a092799acfbc1ee5d4e2754" title="Offset: 0x04 (R/W 32) CRC Data Input.">CRCDATAIN</a>;   
<a name="l01039"></a><a class="code" href="struct_dmac.html#a707e8e96b25fa7bb7b1495253e727e79">01039</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a>       <a class="code" href="struct_dmac.html#a707e8e96b25fa7bb7b1495253e727e79" title="Offset: 0x08 (R/W 32) CRC Checksum.">CRCCHKSUM</a>;   
<a name="l01040"></a><a class="code" href="struct_dmac.html#a71ddfa13f7a06dafff0134b78932d36f">01040</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a>       <a class="code" href="struct_dmac.html#a71ddfa13f7a06dafff0134b78932d36f" title="Offset: 0x0C (R/W 8) CRC Status.">CRCSTATUS</a>;   
<a name="l01041"></a><a class="code" href="struct_dmac.html#a66acc4d744ae23e8209bcb3295d9b435">01041</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a>         <a class="code" href="struct_dmac.html#a66acc4d744ae23e8209bcb3295d9b435" title="Offset: 0x0D (R/W 8) Debug Control.">DBGCTRL</a>;     
<a name="l01042"></a><a class="code" href="struct_dmac.html#af7e71997c07f52cad819bf6ec2726259">01042</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a>         <a class="code" href="struct_dmac.html#af7e71997c07f52cad819bf6ec2726259" title="Offset: 0x0E (R/W 8) QOS Control.">QOSCTRL</a>;     
<a name="l01043"></a>01043     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];
<a name="l01044"></a><a class="code" href="struct_dmac.html#a4a9d3fbf0dd93c589a2648fa97f4af50">01044</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a>      <a class="code" href="struct_dmac.html#a4a9d3fbf0dd93c589a2648fa97f4af50" title="Offset: 0x10 (R/W 32) Software Trigger Control.">SWTRIGCTRL</a>;  
<a name="l01045"></a><a class="code" href="struct_dmac.html#a1888f8c42460b446512edf5f966a19d5">01045</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a>        <a class="code" href="struct_dmac.html#a1888f8c42460b446512edf5f966a19d5" title="Offset: 0x14 (R/W 32) Priority Control 0.">PRICTRL0</a>;    
<a name="l01046"></a>01046     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x8];
<a name="l01047"></a><a class="code" href="struct_dmac.html#a00e7d5ff6840fe92744e11307a67063f">01047</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a>         <a class="code" href="struct_dmac.html#a00e7d5ff6840fe92744e11307a67063f" title="Offset: 0x20 (R/W 16) Interrupt Pending.">INTPEND</a>;     
<a name="l01048"></a>01048     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x2];
<a name="l01049"></a><a class="code" href="struct_dmac.html#a41c5697f64b65f76f5345f84404e3c95">01049</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a>       <a class="code" href="struct_dmac.html#a41c5697f64b65f76f5345f84404e3c95" title="Offset: 0x24 (R/ 32) Interrupt Status.">INTSTATUS</a>;   
<a name="l01050"></a><a class="code" href="struct_dmac.html#a7c3dad33e385bb1d14e714e1f9da9b27">01050</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a>          <a class="code" href="struct_dmac.html#a7c3dad33e385bb1d14e714e1f9da9b27" title="Offset: 0x28 (R/ 32) Busy Channels.">BUSYCH</a>;      
<a name="l01051"></a><a class="code" href="struct_dmac.html#a4e149b70af1677ccd055ea4d2d9abfe6">01051</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a>          <a class="code" href="struct_dmac.html#a4e149b70af1677ccd055ea4d2d9abfe6" title="Offset: 0x2C (R/ 32) Pending Channels.">PENDCH</a>;      
<a name="l01052"></a><a class="code" href="struct_dmac.html#aa42ca9bfcb0e8347ea9a825d6a6867a6">01052</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a>          <a class="code" href="struct_dmac.html#aa42ca9bfcb0e8347ea9a825d6a6867a6" title="Offset: 0x30 (R/ 32) Active Channel and Levels.">ACTIVE</a>;      
<a name="l01053"></a><a class="code" href="struct_dmac.html#acf439afa10bb921d80deed2bc2c9aaef">01053</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a>        <a class="code" href="struct_dmac.html#acf439afa10bb921d80deed2bc2c9aaef" title="Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address.">BASEADDR</a>;    
<a name="l01054"></a><a class="code" href="struct_dmac.html#a08d749c7922d2792f766ae26a4c5d0a4">01054</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a>         <a class="code" href="struct_dmac.html#a08d749c7922d2792f766ae26a4c5d0a4" title="Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address.">WRBADDR</a>;     
<a name="l01055"></a>01055     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x3];
<a name="l01056"></a><a class="code" href="struct_dmac.html#a36bada5969f1e2c4ac363332035db258">01056</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a>            <a class="code" href="struct_dmac.html#a36bada5969f1e2c4ac363332035db258" title="Offset: 0x3F (R/W 8) Channel ID.">CHID</a>;        
<a name="l01057"></a><a class="code" href="struct_dmac.html#a10b1128ed5beff3314e67f2beaaa2085">01057</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a>         <a class="code" href="struct_dmac.html#a10b1128ed5beff3314e67f2beaaa2085" title="Offset: 0x40 (R/W 8) Channel Control A.">CHCTRLA</a>;     
<a name="l01058"></a>01058     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x3];
<a name="l01059"></a><a class="code" href="struct_dmac.html#a163082e1fc92574b33e509946ba6b3c8">01059</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a>         <a class="code" href="struct_dmac.html#a163082e1fc92574b33e509946ba6b3c8" title="Offset: 0x44 (R/W 32) Channel Control B.">CHCTRLB</a>;     
<a name="l01060"></a>01060     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved6[0x4];
<a name="l01061"></a><a class="code" href="struct_dmac.html#a7be0acb8b2f2a290c6426412140340f0">01061</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a>      <a class="code" href="struct_dmac.html#a7be0acb8b2f2a290c6426412140340f0" title="Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear.">CHINTENCLR</a>;  
<a name="l01062"></a><a class="code" href="struct_dmac.html#aa920382c89549937f329651778faa59d">01062</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a>      <a class="code" href="struct_dmac.html#aa920382c89549937f329651778faa59d" title="Offset: 0x4D (R/W 8) Channel Interrupt Enable Set.">CHINTENSET</a>;  
<a name="l01063"></a><a class="code" href="struct_dmac.html#af689ffd91afc0a1e8bfdfcdeceec42ad">01063</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a>       <a class="code" href="struct_dmac.html#af689ffd91afc0a1e8bfdfcdeceec42ad" title="Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear.">CHINTFLAG</a>;   
<a name="l01064"></a><a class="code" href="struct_dmac.html#af717fb62f8a516633b762b183abfd99a">01064</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a>        <a class="code" href="struct_dmac.html#af717fb62f8a516633b762b183abfd99a" title="Offset: 0x4F (R/ 8) Channel Status.">CHSTATUS</a>;    
<a name="l01065"></a>01065 } <a class="code" href="struct_dmac.html" title="DMAC APB hardware registers.">Dmac</a>;
<a name="l01066"></a>01066 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01067"></a>01067 
<a name="l01069"></a>01069 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01070"></a><a class="code" href="struct_dmac_descriptor.html">01070</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01071"></a><a class="code" href="struct_dmac_descriptor.html#aca9f4ae141c62ca7afd5d2d37d40cf97">01071</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___b_t_c_t_r_l___type.html">DMAC_BTCTRL_Type</a>          <a class="code" href="struct_dmac_descriptor.html#aca9f4ae141c62ca7afd5d2d37d40cf97" title="Offset: 0x00 (R/W 16) Block Transfer Control.">BTCTRL</a>;      
<a name="l01072"></a><a class="code" href="struct_dmac_descriptor.html#a0780167b50b7fdad01385ac59d932fe0">01072</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___b_t_c_n_t___type.html">DMAC_BTCNT_Type</a>           <a class="code" href="struct_dmac_descriptor.html#a0780167b50b7fdad01385ac59d932fe0" title="Offset: 0x02 (R/W 16) Block Transfer Count.">BTCNT</a>;       
<a name="l01073"></a><a class="code" href="struct_dmac_descriptor.html#a559459039dd1742d2b017cfee0aa42c6">01073</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___s_r_c_a_d_d_r___type.html">DMAC_SRCADDR_Type</a>         <a class="code" href="struct_dmac_descriptor.html#a559459039dd1742d2b017cfee0aa42c6" title="Offset: 0x04 (R/W 32) Block Transfer Source Address.">SRCADDR</a>;     
<a name="l01074"></a><a class="code" href="struct_dmac_descriptor.html#a2d8c99d8e4c69a7034e16332f47331de">01074</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___d_s_t_a_d_d_r___type.html">DMAC_DSTADDR_Type</a>         <a class="code" href="struct_dmac_descriptor.html#a2d8c99d8e4c69a7034e16332f47331de" title="Offset: 0x08 (R/W 32) Block Transfer Destination Address.">DSTADDR</a>;     
<a name="l01075"></a><a class="code" href="struct_dmac_descriptor.html#a9eaae816f207483de696dce90bfdb585">01075</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_m_a_c___d_e_s_c_a_d_d_r___type.html">DMAC_DESCADDR_Type</a>        <a class="code" href="struct_dmac_descriptor.html#a9eaae816f207483de696dce90bfdb585" title="Offset: 0x0C (R/W 32) Next Descriptor Address.">DESCADDR</a>;    
<a name="l01076"></a>01076 } <a class="code" href="struct_dmac_descriptor.html" title="DMAC Descriptor SRAM registers.">DmacDescriptor</a>
<a name="l01077"></a>01077 <span class="preprocessor">#ifdef __GNUC__</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span>__attribute__ ((aligned (8)))
<a name="l01079"></a>01079 <span class="preprocessor">#endif</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span>;
<a name="l01081"></a>01081 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01082"></a>01082 <span class="preprocessor">#define SECTION_DMAC_DESCRIPTOR</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span>
<a name="l01086"></a>01086 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_DMAC_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
