
AVRASM ver. 2.1.9  SMT160.asm Tue Apr 08 17:33:03 2008

SMT160.asm(989): Including file 'SMT160.vec'
SMT160.asm(990): Including file 'SMT160.inc'
SMT160.inc(2): warning: Register r4 already defined by the .DEF directive
SMT160.asm(990): 'SMT160.inc' included form here
SMT160.inc(3): warning: Register r6 already defined by the .DEF directive
SMT160.asm(990): 'SMT160.inc' included form here
SMT160.inc(4): warning: Register r9 already defined by the .DEF directive
SMT160.asm(990): 'SMT160.inc' included form here
SMT160.inc(9): warning: Register r8 already defined by the .DEF directive
SMT160.asm(990): 'SMT160.inc' included form here
SMT160.inc(10): warning: Register r11 already defined by the .DEF directive
SMT160.asm(990): 'SMT160.inc' included form here
SMT160.inc(11): warning: Register r10 already defined by the .DEF directive
SMT160.asm(990): 'SMT160.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.9 Professional
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : No
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "SMT160.vec"
                 
                 ;INTERRUPT VECTORS
000000 c040      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 c06d      	RJMP _ext_int1_isr
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 c089      	RJMP _timer1_capt_isr
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 	.INCLUDE "SMT160.inc"
                 
                 	.DEF _full=R4
                 	.DEF _half=R6
                 	.DEF _edge=R9
                 _3:
SMT160.inc(6): warning: .cseg .db misalignment - padding zero byte
SMT160.asm(990): 'SMT160.inc' included form here
000013 0001      	.DB  0x1
                 _15:
000014 c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R8
                 	.DEF __lcd_y=R11
                 	.DEF __lcd_maxx=R10
                 __fround_G3:
000015 0000
000016 3f00
000017 cccd
000018 3d4c      	.DB  0x0,0x0,0x0,0x3F,0xCD,0xCC,0x4C,0x3D
000019 d70a
00001a 3ba3
00001b 126f
00001c 3a03      	.DB  0xA,0xD7,0xA3,0x3B,0x6F,0x12,0x3,0x3A
00001d b717
00001e 3851
00001f c5ac
000020 36a7      	.DB  0x17,0xB7,0x51,0x38,0xAC,0xC5,0xA7,0x36
000021 37bd
000022 3506      	.DB  0xBD,0x37,0x6,0x35
                 _tbl10_G4:
000023 2710
000024 03e8
000025 0064
000026 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000027 0001      	.DB  0x1,0x0
                 _tbl16_G4:
000028 1000
000029 0100
00002a 0010
00002b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 _223:
00002c 0000      	.DW  0x00
                 _0:
00002d 6554
00002e 706d
00002f 0a3a
000030 4400      	.DB  0x54,0x65,0x6D,0x70,0x3A,0xA,0x0,0x44
000031 432e
000032 3a2e
000033 2000
000034 0043      	.DB  0x2E,0x43,0x2E,0x3A,0x0,0x20,0x43,0x0
000035 2520
SMT160.inc(27): warning: .cseg .db misalignment - padding zero byte
SMT160.asm(990): 'SMT160.inc' included form here
000036 0000      	.DB  0x20,0x25,0x0
                 
                 __GLOBAL_INI_TBL:
000037 0001      	.DW  0x01
000038 0009      	.DW  0x09
000039 0026      	.DW  _3*2
                 
00003a 0002      	.DW  0x02
00003b 018a      	.DW  __base_y_G2
00003c 0028      	.DW  _15*2
                 
00003d 0002      	.DW  0x02
00003e 018e      	.DW  _p_S65
00003f 0058      	.DW  _223*2
                 
000040 0000      	.DW  0
                 _0xE7:
                 
                 __RESET:
000041 94f8      	CLI
000042 27ee      	CLR  R30
000043 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000044 e0f1      	LDI  R31,1
000045 bffb      	OUT  GICR,R31
000046 bfeb      	OUT  GICR,R30
000047 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000048 e1f8      	LDI  R31,0x18
000049 bdf1      	OUT  WDTCR,R31
00004a bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00004b e08d      	LDI  R24,13
00004c e0a2      	LDI  R26,2
00004d 27bb      	CLR  R27
                 __CLEAR_REG:
00004e 93ed      	ST   X+,R30
00004f 958a      	DEC  R24
000050 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000051 e080      	LDI  R24,LOW(0x400)
000052 e094      	LDI  R25,HIGH(0x400)
000053 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000054 93ed      	ST   X+,R30
000055 9701      	SBIW R24,1
000056 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000057 e6ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000058 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000059 9185      	LPM  R24,Z+
00005a 9195      	LPM  R25,Z+
00005b 9700      	SBIW R24,0
00005c f061      	BREQ __GLOBAL_INI_END
00005d 91a5      	LPM  R26,Z+
00005e 91b5      	LPM  R27,Z+
00005f 9005      	LPM  R0,Z+
000060 9015      	LPM  R1,Z+
000061 01bf      	MOVW R22,R30
000062 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000063 9005      	LPM  R0,Z+
000064 920d      	ST   X+,R0
000065 9701      	SBIW R24,1
000066 f7e1      	BRNE __GLOBAL_INI_LOOP
000067 01fb      	MOVW R30,R22
000068 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000069 e5ef      	LDI  R30,LOW(0x45F)
00006a bfed      	OUT  SPL,R30
00006b e0e4      	LDI  R30,HIGH(0x45F)
00006c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00006d e6c0      	LDI  R28,LOW(0x160)
00006e e0d1      	LDI  R29,HIGH(0x160)
                 
00006f c020      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 ;       1 /*********************************************
                 ;       2 Chip type           : ATmega8
                 ;       3 Program type        : Application
                 ;       4 Clock frequency     : 8.000000 MHz
                 ;       5 Memory model        : Small
                 ;       6 External SRAM size  : 0
                 ;       7 Data Stack size     : 256
                 ;       8 *********************************************/
                 ;       9 
                 ;      10 #include <mega8.h>
                 ;      11 	#ifndef __SLEEP_DEFINED__
                 	#ifndef __SLEEP_DEFINED__
                 ;      12 	#define __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 ;      13 	.EQU __se_bit=0x80
                 	.EQU __se_bit=0x80
                 ;      14 	.EQU __sm_mask=0x70
                 	.EQU __sm_mask=0x70
                 ;      15 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powerdown=0x20
                 ;      16 	.EQU __sm_powersave=0x30
                 	.EQU __sm_powersave=0x30
                 ;      17 	.EQU __sm_standby=0x60
                 	.EQU __sm_standby=0x60
                 ;      18 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_ext_standby=0x70
                 ;      19 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_adc_noise_red=0x10
                 ;      20 	.SET power_ctrl_reg=mcucr
                 	.SET power_ctrl_reg=mcucr
                 ;      21 	#endif
                 	#endif
                 ;      22 
                 ;      23 #asm
                 ;      24    .equ __lcd_port=0x12 ;PORTb
                    .equ __lcd_port=0x12 ;PORTb
                 ;      25 #endasm
                 ;      26 #include <lcd.h>
                 ;      27 #include <stdlib.h>
                 ;      28 #include <stdio.h>
                 ;      29 #include <delay.h>
                 ;      30 
                 ;      31 unsigned int full,half;
                 ;      32 unsigned char edge=1;
                 ;      33 char dutycycle_str[10],temprature_str[10],mm[10];
                 _dutycycle_str:
000160           	.BYTE 0xA
                 _temprature_str:
00016a           	.BYTE 0xA
                 _mm:
000174           	.BYTE 0xA
                 ;      34 float dutycycle,temprature,temp_buf;
                 _dutycycle:
00017e           	.BYTE 0x4
                 _temprature:
000182           	.BYTE 0x4
                 _temp_buf:
000186           	.BYTE 0x4
                 ;      35 
                 ;      36 // External Interrupt 1 service routine
                 ;      37 interrupt [EXT_INT1] void ext_int1_isr(void)
                 ;      38 {
                 
                 	.CSEG
                 _ext_int1_isr:
000070 93ea      	ST   -Y,R30
000071 93fa      	ST   -Y,R31
000072 b7ef      	IN   R30,SREG
000073 93ea      	ST   -Y,R30
                 ;      39 TCCR1B=0x00;
000074 e0e0      	LDI  R30,LOW(0)
000075 bdee      	OUT  0x2E,R30
                 ;      40 if(edge>0)
000076 15e9      	CP   R30,R9
000077 f430      	BRSH _0x4
                 ;      41     {//10
                 ;      42     full=TCNT1;
000078 b44c
000079 b45d      	__INWR 4,5,44
                 ;      43     MCUCR =0x08;            // Set interrupt on falling edge
00007a e0e8      	LDI  R30,LOW(8)
00007b bfe5      	OUT  0x35,R30
                 ;      44     edge=0;
00007c 2499      	CLR  R9
                 ;      45     }
                 ;      46 else
00007d c006      	RJMP _0x5
                 _0x4:
                 ;      47     {
                 ;      48     half=TCNT1;
00007e b46c
00007f b47d      	__INWR 6,7,44
                 ;      49     MCUCR =0x0c;            // Set interrupt on rising edge
000080 e0ec      	LDI  R30,LOW(12)
000081 bfe5      	OUT  0x35,R30
                 ;      50     edge=1;
000082 e0e1      	LDI  R30,LOW(1)
000083 2e9e      	MOV  R9,R30
                 ;      51     }
                 _0x5:
                 ;      52 TCNT1=0;
000084 e0e0      	LDI  R30,LOW(0)
000085 e0f0      	LDI  R31,HIGH(0)
000086 bdfd      	OUT  0x2C+1,R31
000087 bdec      	OUT  0x2C,R30
                 ;      53 TCCR1B=0x01;
000088 e0e1      	LDI  R30,LOW(1)
000089 bdee      	OUT  0x2E,R30
                 ;      54 }
00008a 91e9      	LD   R30,Y+
00008b bfef      	OUT  SREG,R30
00008c 91f9      	LD   R31,Y+
00008d 91e9      	LD   R30,Y+
00008e 9518      	RETI
                 ;      55 
                 ;      56 interrupt [TIM1_CAPT] void timer1_capt_isr(void)
                 ;      57 {
                 _timer1_capt_isr:
                 ;      58 /*static unsigned char state=0;
                 ;      59 TCCR1B&=~0x01;
                 ;      60 switch(state){
                 ;      61 case 0:
                 ;      62 	TCCR1B&=~0x40;
                 ;      63 	state=1;
                 ;      64 	full=TCNT1;
                 ;      65 	break;
                 ;      66 case 1:
                 ;      67 	TCCR1B|=0x40;
                 ;      68 	state=0;
                 ;      69 	half=TCNT1;
                 ;      70 	break;
                 ;      71 	}
                 ;      72 TCNT1=0;
                 ;      73 TCCR1B|=0x01;*/
                 ;      74 }
00008f 9518      	RETI
                 ;      75 
                 ;      76 void main(void)
                 ;      77 {
                 _main:
                 ;      78 char i;
                 ;      79 DDRD=0XF7;
                 ;	i -> R17
000090 efe7      	LDI  R30,LOW(247)
000091 bbe1      	OUT  0x11,R30
                 ;      80 DDRC.0=1;
000092 9aa0      	SBI  0x14,0
                 ;      81 // Timer/Counter 1 initialization
                 ;      82 // Clock source: System Clock
                 ;      83 // Clock value: 8000.000 kHz
                 ;      84 // Mode: Normal top=FFFFh
                 ;      85 // OC1A output: Discon.
                 ;      86 // OC1B output: Discon.
                 ;      87 // Noise Canceler: Off
                 ;      88 // Input Capture on Falling Edge
                 ;      89 // Timer 1 Overflow Interrupt: Off
                 ;      90 // Input Capture Interrupt: Off
                 ;      91 // Compare A Match Interrupt: Off
                 ;      92 // Compare B Match Interrupt: Off
                 ;      93 TCCR1A=0x00;
000093 e0e0      	LDI  R30,LOW(0)
000094 bdef      	OUT  0x2F,R30
                 ;      94 TCCR1B=0x41;
000095 e4e1      	LDI  R30,LOW(65)
000096 bdee      	OUT  0x2E,R30
                 ;      95 TCNT1H=0x00;
000097 e0e0      	LDI  R30,LOW(0)
000098 bded      	OUT  0x2D,R30
                 ;      96 TCNT1L=0x00;
000099 bdec      	OUT  0x2C,R30
                 ;      97 ICR1H=0x00;
00009a bde7      	OUT  0x27,R30
                 ;      98 ICR1L=0x00;
00009b bde6      	OUT  0x26,R30
                 ;      99 OCR1AH=0x00;
00009c bdeb      	OUT  0x2B,R30
                 ;     100 OCR1AL=0x00;
00009d bdea      	OUT  0x2A,R30
                 ;     101 OCR1BH=0x00;
00009e bde9      	OUT  0x29,R30
                 ;     102 OCR1BL=0x00;
00009f bde8      	OUT  0x28,R30
                 ;     103 
                 ;     104 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     105 TIMSK=0x20;
0000a0 e2e0      	LDI  R30,LOW(32)
0000a1 bfe9      	OUT  0x39,R30
                 ;     106 
                 ;     107 // External Interrupt(s) initialization
                 ;     108 // INT0: Off
                 ;     109 // INT1: On
                 ;     110 // INT1 Mode: Rising Edge
                 ;     111 GICR|=0x80;
0000a2 b7eb      	IN   R30,0x3B
0000a3 68e0      	ORI  R30,0x80
0000a4 bfeb      	OUT  0x3B,R30
                 ;     112 MCUCR=0x0C;
0000a5 e0ec      	LDI  R30,LOW(12)
0000a6 bfe5      	OUT  0x35,R30
                 ;     113 GIFR=0x80;
0000a7 e8e0      	LDI  R30,LOW(128)
0000a8 bfea      	OUT  0x3A,R30
                 ;     114 
                 ;     115 // Analog Comparator initialization
                 ;     116 // Analog Comparator: Off
                 ;     117 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     118 // Analog Comparator Output: Off
                 ;     119 ACSR=0x80;
0000a9 b9e8      	OUT  0x8,R30
                 ;     120 SFIOR=0x00;
0000aa e0e0      	LDI  R30,LOW(0)
0000ab bfe0      	OUT  0x30,R30
                 ;     121 
                 ;     122 //OSCCAL=255;
                 ;     123 
                 ;     124 lcd_init(16);
0000ac e1e0      	LDI  R30,LOW(16)
0000ad 93ea      	ST   -Y,R30
0000ae d12b      	RCALL _lcd_init
                 ;     125 lcd_putsf("Temp:\n");
0000af e5ea
0000b0 e0f0      	__POINTW1FN _0,0
0000b1 d1ce      	RCALL SUBOPT_0x0
                 ;     126 lcd_putsf("D.C.:");
0000b2 e6e1
0000b3 e0f0      	__POINTW1FN _0,7
0000b4 d1cb      	RCALL SUBOPT_0x0
                 ;     127 #asm("sei")
0000b5 9478      	sei
                 ;     128 //delay_ms(1000);
                 ;     129 while (1){
                 _0x8:
                 ;     130     /*
                 ;     131     frequency of the output signal of the sensor lies between 1 and 4 kHz.
                 ;     132 
                 ;     133     D.C. = 0.320+0.00470*t      D.C.= duty cycle
                 ;     134                                 t = Temperature in °C
                 ;     135     or
                 ;     136     duty cycle (d.c.)= 0.31924 + (0.00472 * Temperature(oC))
                 ;     137     */
                 ;     138   temp_buf=0;
0000b6 e0e0
0000b7 e0f0
0000b8 e060
0000b9 e070      	__GETD1N 0x0
0000ba d1c8      	RCALL SUBOPT_0x1
                 ;     139   for(i=0;i<10;i++){
0000bb e010      	LDI  R17,LOW(0)
                 _0xC:
0000bc 301a      	CPI  R17,10
0000bd f00c      	BRLT PC+2
0000be c03d      	RJMP _0xD
                 ;     140 	#asm("cli");
0000bf 94f8      	cli
                 ;     141 	dutycycle=(float)half/(float)(full+half);
0000c0 01f3      	MOVW R30,R6
0000c1 2766      	CLR  R22
0000c2 2777      	CLR  R23
0000c3 d2fe      	RCALL __CDF1
0000c4 01df      	MOVW R26,R30
0000c5 01cb      	MOVW R24,R22
0000c6 01f3      	MOVW R30,R6
0000c7 0de4      	ADD  R30,R4
0000c8 1df5      	ADC  R31,R5
0000c9 2766      	CLR  R22
0000ca 2777      	CLR  R23
0000cb d2f6      	RCALL __CDF1
0000cc d3cb      	RCALL __DIVF21
0000cd 93e0 017e 	STS  _dutycycle,R30
0000cf 93f0 017f 	STS  _dutycycle+1,R31
0000d1 9360 0180 	STS  _dutycycle+2,R22
0000d3 9370 0181 	STS  _dutycycle+3,R23
                 ;     142 	#asm("sei");
0000d5 9478      	sei
                 ;     143 	temprature= dutycycle;
0000d6 91e0 017e 	LDS  R30,_dutycycle
0000d8 91f0 017f 	LDS  R31,_dutycycle+1
0000da 9160 0180 	LDS  R22,_dutycycle+2
0000dc 9170 0181 	LDS  R23,_dutycycle+3
0000de d1ad      	RCALL SUBOPT_0x2
                 ;     144 	temprature-=0.31924;
0000df e6ed
0000e0 e7f3
0000e1 ea63
0000e2 e37e      	__GETD1N 0x3EA3736D
0000e3 d265      	RCALL __SWAPD12
0000e4 d310      	RCALL __SUBF12
0000e5 d1a6      	RCALL SUBOPT_0x2
                 ;     145 	temprature/=0.00472;
0000e6 e3eb
0000e7 eafa
0000e8 e96a
0000e9 e37b      	__GETD1N 0x3B9AAA3B
0000ea d3ad      	RCALL __DIVF21
0000eb 93e0 0182 	STS  _temprature,R30
0000ed 93f0 0183 	STS  _temprature+1,R31
0000ef 9360 0184 	STS  _temprature+2,R22
0000f1 9370 0185 	STS  _temprature+3,R23
                 ;     146 	temp_buf+=temprature;
0000f3 d1a9      	RCALL SUBOPT_0x3
0000f4 d307      	RCALL __ADDF12
0000f5 d18d      	RCALL SUBOPT_0x1
                 ;     147 	delay_ms(100);
0000f6 e6e4      	LDI  R30,LOW(100)
0000f7 e0f0      	LDI  R31,HIGH(100)
0000f8 d1ad      	RCALL SUBOPT_0x4
0000f9 d1ee      	RCALL _delay_ms
                 ;     148 	}
0000fa 5f1f      	SUBI R17,-1
0000fb cfc0      	RJMP _0xC
                 _0xD:
                 ;     149 	temp_buf/=10;
0000fc d1a0      	RCALL SUBOPT_0x3
0000fd d1ab      	RCALL SUBOPT_0x5
0000fe d399      	RCALL __DIVF21
0000ff d183      	RCALL SUBOPT_0x1
                 ;     150 	ftoa(temp_buf,1,temprature_str);
000100 91e0 0186 	LDS  R30,_temp_buf
000102 91f0 0187 	LDS  R31,_temp_buf+1
000104 9160 0188 	LDS  R22,_temp_buf+2
000106 9170 0189 	LDS  R23,_temp_buf+3
000108 d23b      	RCALL __PUTPARD1
000109 d1a4      	RCALL SUBOPT_0x6
00010a e6ea      	LDI  R30,LOW(_temprature_str)
00010b e0f1      	LDI  R31,HIGH(_temprature_str)
00010c d199      	RCALL SUBOPT_0x4
00010d d0f8      	RCALL _ftoa
                 ;     151 	ftoa(dutycycle*100 ,1,dutycycle_str);
00010e 91a0 017e 	LDS  R26,_dutycycle
000110 91b0 017f 	LDS  R27,_dutycycle+1
000112 9180 0180 	LDS  R24,_dutycycle+2
000114 9190 0181 	LDS  R25,_dutycycle+3
000116 e0e0
000117 e0f0
000118 ec68
000119 e472      	__GETD1N 0x42C80000
00011a d32f      	RCALL __MULF12
00011b d228      	RCALL __PUTPARD1
00011c d191      	RCALL SUBOPT_0x6
00011d e6e0      	LDI  R30,LOW(_dutycycle_str)
00011e e0f1      	LDI  R31,HIGH(_dutycycle_str)
00011f d186      	RCALL SUBOPT_0x4
000120 d0e5      	RCALL _ftoa
                 ;     152     lcd_gotoxy(7,0);
000121 e0e7      	LDI  R30,LOW(7)
000122 93ea      	ST   -Y,R30
000123 e0e0      	LDI  R30,LOW(0)
000124 93ea      	ST   -Y,R30
000125 d04e      	RCALL _lcd_gotoxy
                 ;     153 	lcd_puts(temprature_str);
000126 e6ea      	LDI  R30,LOW(_temprature_str)
000127 e0f1      	LDI  R31,HIGH(_temprature_str)
000128 d17d      	RCALL SUBOPT_0x4
000129 d081      	RCALL _lcd_puts
                 ;     154 	lcd_putsf(" C");
00012a e6e7
00012b e0f0      	__POINTW1FN _0,13
00012c d153      	RCALL SUBOPT_0x0
                 ;     155     lcd_gotoxy(7,1);
00012d e0e7      	LDI  R30,LOW(7)
00012e 93ea      	ST   -Y,R30
00012f d17e      	RCALL SUBOPT_0x6
000130 d043      	RCALL _lcd_gotoxy
                 ;     156 	lcd_puts(dutycycle_str);
000131 e6e0      	LDI  R30,LOW(_dutycycle_str)
000132 e0f1      	LDI  R31,HIGH(_dutycycle_str)
000133 d172      	RCALL SUBOPT_0x4
000134 d076      	RCALL _lcd_puts
                 ;     157 	lcd_putsf(" %");
000135 e6ea
000136 e0f0      	__POINTW1FN _0,16
000137 d148      	RCALL SUBOPT_0x0
                 ;     158 	/*ftoa(full ,1,mm);
                 ;     159 	lcd_gotoxy(0,0);
                 ;     160 	lcd_puts(mm);
                 ;     161 	ftoa(half ,1,mm);
                 ;     162 	lcd_gotoxy(0,1);
                 ;     163 	lcd_puts(mm);*/
                 ;     164 	//delay_ms(500);
                 ;     165 	 }
000138 cf7d      	RJMP _0x8
                 ;     166 }
                 _0xE:
000139 cfff      	RJMP _0xE
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
00018a           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
00013a e0ff          ldi   r31,15
                 __lcd_delay0:
00013b 95fa          dec   r31
00013c f7f1          brne  __lcd_delay0
00013d 9508      	RET
                 __lcd_ready:
00013e b3a1          in    r26,__lcd_direction
00013f 70af          andi  r26,0xf                 ;set as input
000140 bba1          out   __lcd_direction,r26
000141 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
000142 9890          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000143 dff6      	RCALL __lcd_delay_G2
000144 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
000145 dff4      	RCALL __lcd_delay_G2
000146 b3a0          in    r26,__lcd_pin
000147 9892          cbi   __lcd_port,__lcd_enable ;EN=0
000148 dff1      	RCALL __lcd_delay_G2
000149 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
00014a dfef      	RCALL __lcd_delay_G2
00014b 9892          cbi   __lcd_port,__lcd_enable ;EN=0
00014c fda7          sbrc  r26,__lcd_busy_flag
00014d cff5          rjmp  __lcd_busy
00014e 9508      	RET
                 __lcd_write_nibble_G2:
00014f 7fa0          andi  r26,0xf0
000150 2bab          or    r26,r27
000151 bba2          out   __lcd_port,r26          ;write
000152 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
000153 dfe6      	RCALL __lcd_delay_G2
000154 9892          cbi   __lcd_port,__lcd_enable ;EN=0
000155 dfe4      	RCALL __lcd_delay_G2
000156 9508      	RET
                 __lcd_write_data:
000157 9891          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000158 b3a1          in    r26,__lcd_direction
000159 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
00015a bba1          out   __lcd_direction,r26
00015b b3b2          in    r27,__lcd_port
00015c 70bf          andi  r27,0xf
00015d 81a8          ld    r26,y
00015e dff0      	RCALL __lcd_write_nibble_G2
00015f 81a8          ld    r26,y
000160 95a2          swap  r26
000161 dfed      	RCALL __lcd_write_nibble_G2
000162 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
000163 9621      	ADIW R28,1
000164 9508      	RET
                 __lcd_read_nibble_G2:
000165 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
000166 dfd3      	RCALL __lcd_delay_G2
000167 b3e0          in    r30,__lcd_pin           ;read
000168 9892          cbi   __lcd_port,__lcd_enable ;EN=0
000169 dfd0      	RCALL __lcd_delay_G2
00016a 7fe0          andi  r30,0xf0
00016b 9508      	RET
                 _lcd_read_byte0_G2:
00016c dfcd      	RCALL __lcd_delay_G2
00016d dff7      	RCALL __lcd_read_nibble_G2
00016e 2fae          mov   r26,r30
00016f dff5      	RCALL __lcd_read_nibble_G2
000170 9891          cbi   __lcd_port,__lcd_rd     ;RD=0
000171 95e2          swap  r30
000172 2bea          or    r30,r26
000173 9508      	RET
                 _lcd_gotoxy:
000174 dfc9      	RCALL __lcd_ready
000175 81e8      	LD   R30,Y
000176 d13a      	RCALL SUBOPT_0x7
000177 57e6      	SUBI R30,LOW(-__base_y_G2)
000178 4ffe      	SBCI R31,HIGH(-__base_y_G2)
000179 81e0      	LD   R30,Z
00017a 2fae      	MOV  R26,R30
00017b 81e9      	LDD  R30,Y+1
00017c d134      	RCALL SUBOPT_0x7
00017d e0b0      	LDI  R27,0
00017e 0fea      	ADD  R30,R26
00017f 1ffb      	ADC  R31,R27
000180 d132      	RCALL SUBOPT_0x8
000181 8089      	LDD  R8,Y+1
000182 80b8      	LDD  R11,Y+0
000183 9622      	ADIW R28,2
000184 9508      	RET
                 _lcd_clear:
000185 dfb8      	RCALL __lcd_ready
000186 e0e2      	LDI  R30,LOW(2)
000187 d12b      	RCALL SUBOPT_0x8
000188 dfb5      	RCALL __lcd_ready
000189 e0ec      	LDI  R30,LOW(12)
00018a d128      	RCALL SUBOPT_0x8
00018b dfb2      	RCALL __lcd_ready
00018c d121      	RCALL SUBOPT_0x6
00018d dfc9      	RCALL __lcd_write_data
00018e e0e0      	LDI  R30,LOW(0)
00018f 2ebe      	MOV  R11,R30
000190 2e8e      	MOV  R8,R30
000191 9508      	RET
                 _lcd_putchar:
000192 93ef          push r30
000193 93ff          push r31
000194 81a8          ld   r26,y
000195 9468          set
000196 30aa          cpi  r26,10
000197 f021          breq __lcd_putchar1
000198 94e8          clt
000199 9483      	INC  R8
00019a 14a8      	CP   R10,R8
00019b f430      	BRSH _0x10
                 	__lcd_putchar1:
00019c 94b3      	INC  R11
00019d e0e0      	LDI  R30,LOW(0)
00019e 93ea      	ST   -Y,R30
00019f 92ba      	ST   -Y,R11
0001a0 dfd3      	RCALL _lcd_gotoxy
0001a1 f02e      	brts __lcd_putchar0
                 _0x10:
0001a2 df9b          rcall __lcd_ready
0001a3 9a90          sbi  __lcd_port,__lcd_rs ;RS=1
0001a4 81a8          ld   r26,y
0001a5 93aa          st   -y,r26
0001a6 dfb0          rcall __lcd_write_data
                 __lcd_putchar0:
0001a7 91ff          pop  r31
0001a8 91ef          pop  r30
0001a9 9621      	ADIW R28,1
0001aa 9508      	RET
                 _lcd_puts:
0001ab 931a      	ST   -Y,R17
                 _0x11:
0001ac 81a9      	LDD  R26,Y+1
0001ad 81ba      	LDD  R27,Y+1+1
0001ae 91ed      	LD   R30,X+
0001af 83a9      	STD  Y+1,R26
0001b0 83ba      	STD  Y+1+1,R27
0001b1 2f1e      	MOV  R17,R30
0001b2 30e0      	CPI  R30,0
0001b3 f019      	BREQ _0x13
0001b4 931a      	ST   -Y,R17
0001b5 dfdc      	RCALL _lcd_putchar
0001b6 cff5      	RJMP _0x11
                 _0x13:
0001b7 8118      	LDD  R17,Y+0
0001b8 c00f      	RJMP _0xE6
                 _lcd_putsf:
0001b9 931a      	ST   -Y,R17
                 _0x14:
0001ba 81e9      	LDD  R30,Y+1
0001bb 81fa      	LDD  R31,Y+1+1
0001bc 9631      	ADIW R30,1
0001bd 83e9      	STD  Y+1,R30
0001be 83fa      	STD  Y+1+1,R31
0001bf 9731      	SBIW R30,1
0001c0 91e4      	LPM  R30,Z
0001c1 2f1e      	MOV  R17,R30
0001c2 30e0      	CPI  R30,0
0001c3 f019      	BREQ _0x16
0001c4 931a      	ST   -Y,R17
0001c5 dfcc      	RCALL _lcd_putchar
0001c6 cff3      	RJMP _0x14
                 _0x16:
0001c7 8118      	LDD  R17,Y+0
                 _0xE6:
0001c8 9623      	ADIW R28,3
0001c9 9508      	RET
                 __long_delay_G2:
0001ca 27aa          clr   r26
0001cb 27bb          clr   r27
                 __long_delay0:
0001cc 9711          sbiw  r26,1         ;2 cycles
0001cd f7f1          brne  __long_delay0 ;2 cycles
0001ce 9508      	RET
                 __lcd_init_write_G2:
0001cf 9891          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0001d0 b3a1          in    r26,__lcd_direction
0001d1 6fa7          ori   r26,0xf7                ;set as output
0001d2 bba1          out   __lcd_direction,r26
0001d3 b3b2          in    r27,__lcd_port
0001d4 70bf          andi  r27,0xf
0001d5 81a8          ld    r26,y
0001d6 df78      	RCALL __lcd_write_nibble_G2
0001d7 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
0001d8 9621      	ADIW R28,1
0001d9 9508      	RET
                 _lcd_init:
0001da 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0001db 9890          cbi   __lcd_port,__lcd_rs     ;RS=0
0001dc 80a8      	LDD  R10,Y+0
0001dd 81e8      	LD   R30,Y
0001de 58e0      	SUBI R30,-LOW(128)
0001df 93e0 018c 	__PUTB1MN __base_y_G2,2
0001e1 81e8      	LD   R30,Y
0001e2 54e0      	SUBI R30,-LOW(192)
0001e3 93e0 018d 	__PUTB1MN __base_y_G2,3
0001e5 d0cf      	RCALL SUBOPT_0x9
0001e6 d0ce      	RCALL SUBOPT_0x9
0001e7 d0cd      	RCALL SUBOPT_0x9
0001e8 dfe1      	RCALL __long_delay_G2
0001e9 e2e0      	LDI  R30,LOW(32)
0001ea 93ea      	ST   -Y,R30
0001eb dfe3      	RCALL __lcd_init_write_G2
0001ec dfdd      	RCALL __long_delay_G2
0001ed e2e8      	LDI  R30,LOW(40)
0001ee d0c4      	RCALL SUBOPT_0x8
0001ef dfda      	RCALL __long_delay_G2
0001f0 e0e4      	LDI  R30,LOW(4)
0001f1 d0c1      	RCALL SUBOPT_0x8
0001f2 dfd7      	RCALL __long_delay_G2
0001f3 e8e5      	LDI  R30,LOW(133)
0001f4 d0be      	RCALL SUBOPT_0x8
0001f5 dfd4      	RCALL __long_delay_G2
0001f6 b3a1          in    r26,__lcd_direction
0001f7 70af          andi  r26,0xf                 ;set as input
0001f8 bba1          out   __lcd_direction,r26
0001f9 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
0001fa df71      	RCALL _lcd_read_byte0_G2
0001fb 30e5      	CPI  R30,LOW(0x5)
0001fc f011      	BREQ _0x17
0001fd e0e0      	LDI  R30,LOW(0)
0001fe c005      	RJMP _0xE5
                 _0x17:
0001ff df3e      	RCALL __lcd_ready
000200 e0e6      	LDI  R30,LOW(6)
000201 d0b1      	RCALL SUBOPT_0x8
000202 df82      	RCALL _lcd_clear
000203 e0e1      	LDI  R30,LOW(1)
                 _0xE5:
000204 9621      	ADIW R28,1
000205 9508      	RET
                 _ftoa:
000206 9724      	SBIW R28,4
000207 d2fd      	RCALL __SAVELOCR2
000208 d0b0      	RCALL SUBOPT_0xA
000209 d2f3      	RCALL __CPD20
00020a f434      	BRGE _0x18
00020b d0b2      	RCALL SUBOPT_0xB
00020c d149      	RCALL __ANEGF1
00020d d0b5      	RCALL SUBOPT_0xC
00020e d0b9      	RCALL SUBOPT_0xD
00020f e2ed      	LDI  R30,LOW(45)
000210 93ec      	ST   X,R30
                 _0x18:
000211 85a8      	LDD  R26,Y+8
000212 30a7      	CPI  R26,LOW(0x7)
000213 f010      	BRLO _0x19
000214 e0e6      	LDI  R30,LOW(6)
000215 87e8      	STD  Y+8,R30
                 _0x19:
000216 85e8      	LDD  R30,Y+8
000217 d099      	RCALL SUBOPT_0x7
000218 e2aa      	LDI  R26,LOW(__fround_G3*2)
000219 e0b0      	LDI  R27,HIGH(__fround_G3*2)
00021a d119      	RCALL __LSLW2
00021b 0fea      	ADD  R30,R26
00021c 1ffb      	ADC  R31,R27
00021d d120      	RCALL __GETD1PF
00021e d09a      	RCALL SUBOPT_0xA
00021f d1dc      	RCALL __ADDF12
000220 d0a2      	RCALL SUBOPT_0xC
000221 e010      	LDI  R17,LOW(0)
000222 e0e0
000223 e0f0
000224 e860
000225 e37f      	__GETD1N 0x3F800000
000226 d0a8      	RCALL SUBOPT_0xE
                 _0x1A:
000227 d0ac      	RCALL SUBOPT_0xF
000228 d2b4      	RCALL __CMPF12
000229 f028      	BRLO _0x1C
00022a d0ae      	RCALL SUBOPT_0x10
00022b d21e      	RCALL __MULF12
00022c d0a2      	RCALL SUBOPT_0xE
00022d 5f1f      	SUBI R17,-LOW(1)
00022e cff8      	RJMP _0x1A
                 _0x1C:
00022f 3010      	CPI  R17,0
000230 f421      	BRNE _0x1D
000231 d096      	RCALL SUBOPT_0xD
000232 e3e0      	LDI  R30,LOW(48)
000233 93ec      	ST   X,R30
000234 c020      	RJMP _0x1E
                 _0x1D:
                 _0x1F:
000235 2fe1      	MOV  R30,R17
000236 5011      	SUBI R17,1
000237 30e0      	CPI  R30,0
000238 f0e1      	BREQ _0x21
000239 d09f      	RCALL SUBOPT_0x10
00023a d25d      	RCALL __DIVF21
00023b e0a0
00023c e0b0
00023d e080
00023e e39f      	__GETD2N 0x3F000000
00023f d1bc      	RCALL __ADDF12
000240 d103      	RCALL __PUTPARD1
000241 d0e1      	RCALL _floor
000242 d08c      	RCALL SUBOPT_0xE
000243 d090      	RCALL SUBOPT_0xF
000244 d253      	RCALL __DIVF21
000245 d145      	RCALL __CFD1
000246 2f0e      	MOV  R16,R30
000247 d080      	RCALL SUBOPT_0xD
000248 d095      	RCALL SUBOPT_0x11
000249 81aa
00024a 81bb
00024b 818c
00024c 819d      	__GETD2S 2
00024d d0eb      	RCALL __CWD1
00024e d173      	RCALL __CDF1
00024f d1fa      	RCALL __MULF12
000250 d068      	RCALL SUBOPT_0xA
000251 d0f7      	RCALL __SWAPD12
000252 d1a2      	RCALL __SUBF12
000253 d06f      	RCALL SUBOPT_0xC
000254 cfe0      	RJMP _0x1F
                 _0x21:
                 _0x1E:
000255 85e8      	LDD  R30,Y+8
000256 30e0      	CPI  R30,0
000257 f411      	BRNE _0x22
000258 d08a      	RCALL SUBOPT_0x12
000259 c019      	RJMP _0xE4
                 _0x22:
00025a d06d      	RCALL SUBOPT_0xD
00025b e2ee      	LDI  R30,LOW(46)
00025c 93ec      	ST   X,R30
                 _0x23:
00025d 85e8      	LDD  R30,Y+8
00025e 50e1      	SUBI R30,LOW(1)
00025f 87e8      	STD  Y+8,R30
000260 5fef      	SUBI R30,-LOW(1)
000261 f081      	BREQ _0x25
000262 d056      	RCALL SUBOPT_0xA
000263 d045      	RCALL SUBOPT_0x5
000264 d1e5      	RCALL __MULF12
000265 d05d      	RCALL SUBOPT_0xC
000266 d057      	RCALL SUBOPT_0xB
000267 d121      	RCALL __CFD1U
000268 2f0e      	MOV  R16,R30
000269 d05e      	RCALL SUBOPT_0xD
00026a d073      	RCALL SUBOPT_0x11
00026b d04d      	RCALL SUBOPT_0xA
00026c d0cc      	RCALL __CWD1
00026d d154      	RCALL __CDF1
00026e d0da      	RCALL __SWAPD12
00026f d185      	RCALL __SUBF12
000270 d052      	RCALL SUBOPT_0xC
000271 cfeb      	RJMP _0x23
                 _0x25:
000272 d070      	RCALL SUBOPT_0x12
                 _0xE4:
000273 d298      	RCALL __LOADLOCR2
000274 962d      	ADIW R28,13
000275 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 _getchar:
000276 9b5f           sbis usr,rxc
000277 cffe           rjmp _getchar
000278 b1ec           in   r30,udr
000279 9508      	RET
                 _putchar:
00027a 9b5d           sbis usr,udre
00027b cffe           rjmp _putchar
00027c 81e8           ld   r30,y
00027d b9ec           out  udr,r30
00027e 9621      	ADIW R28,1
00027f 9508      	RET
                 
                 	.DSEG
                 _p_S65:
00018e           	.BYTE 0x2
                 
                 	.CSEG
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
000280 93fa      	ST   -Y,R31
000281 93ea      	ST   -Y,R30
000282 cf36      	RJMP _lcd_putsf
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x1:
000283 93e0 0186 	STS  _temp_buf,R30
000285 93f0 0187 	STS  _temp_buf+1,R31
000287 9360 0188 	STS  _temp_buf+2,R22
000289 9370 0189 	STS  _temp_buf+3,R23
00028b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
00028c 93e0 0182 	STS  _temprature,R30
00028e 93f0 0183 	STS  _temprature+1,R31
000290 9360 0184 	STS  _temprature+2,R22
000292 9370 0185 	STS  _temprature+3,R23
000294 91a0 0182 	LDS  R26,_temprature
000296 91b0 0183 	LDS  R27,_temprature+1
000298 9180 0184 	LDS  R24,_temprature+2
00029a 9190 0185 	LDS  R25,_temprature+3
00029c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x3:
00029d 91a0 0186 	LDS  R26,_temp_buf
00029f 91b0 0187 	LDS  R27,_temp_buf+1
0002a1 9180 0188 	LDS  R24,_temp_buf+2
0002a3 9190 0189 	LDS  R25,_temp_buf+3
0002a5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
0002a6 93fa      	ST   -Y,R31
0002a7 93ea      	ST   -Y,R30
0002a8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x5:
0002a9 e0e0
0002aa e0f0
0002ab e260
0002ac e471      	__GETD1N 0x41200000
0002ad 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0002ae e0e1      	LDI  R30,LOW(1)
0002af 93ea      	ST   -Y,R30
0002b0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x7:
0002b1 e0f0      	LDI  R31,0
0002b2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x8:
0002b3 93ea      	ST   -Y,R30
0002b4 cea2      	RJMP __lcd_write_data
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x9:
0002b5 df14      	RCALL __long_delay_G2
0002b6 e3e0      	LDI  R30,LOW(48)
0002b7 93ea      	ST   -Y,R30
0002b8 cf16      	RJMP __lcd_init_write_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:16 WORDS
                 SUBOPT_0xA:
0002b9 85a9
0002ba 85ba
0002bb 858b
0002bc 859c      	__GETD2S 9
0002bd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xB:
0002be 85e9
0002bf 85fa
0002c0 856b
0002c1 857c      	__GETD1S 9
0002c2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0xC:
0002c3 87e9
0002c4 87fa
0002c5 876b
0002c6 877c      	__PUTD1S 9
0002c7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0xD:
0002c8 81ae      	LDD  R26,Y+6
0002c9 81bf      	LDD  R27,Y+6+1
0002ca 9611      	ADIW R26,1
0002cb 83ae      	STD  Y+6,R26
0002cc 83bf      	STD  Y+6+1,R27
0002cd 9711      	SBIW R26,1
0002ce 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xE:
0002cf 83ea
0002d0 83fb
0002d1 836c
0002d2 837d      	__PUTD1S 2
0002d3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xF:
0002d4 81ea
0002d5 81fb
0002d6 816c
0002d7 817d      	__GETD1S 2
0002d8 cfe0      	RJMP SUBOPT_0xA
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x10:
0002d9 81aa
0002da 81bb
0002db 818c
0002dc 819d      	__GETD2S 2
0002dd cfcb      	RJMP SUBOPT_0x5
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x11:
0002de 2fe0      	MOV  R30,R16
0002df 5de0      	SUBI R30,-LOW(48)
0002e0 93ec      	ST   X,R30
0002e1 2fe0      	MOV  R30,R16
0002e2 cfce      	RJMP SUBOPT_0x7
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x12:
0002e3 81ae      	LDD  R26,Y+6
0002e4 81bf      	LDD  R27,Y+6+1
0002e5 e0e0      	LDI  R30,LOW(0)
0002e6 93ec      	ST   X,R30
0002e7 9508      	RET
                 
                 _delay_ms:
0002e8 91e9      	ld   r30,y+
0002e9 91f9      	ld   r31,y+
0002ea 9630      	adiw r30,0
0002eb f039      	breq __delay_ms1
                 __delay_ms0:
0002ec ed80
0002ed e097
0002ee 9701
0002ef f7f1      	__DELAY_USW 0x7D0
0002f0 95a8      	wdr
0002f1 9731      	sbiw r30,1
0002f2 f7c9      	brne __delay_ms0
                 __delay_ms1:
0002f3 9508      	ret
                 
                 __ftrunc:
0002f4 817b      	ldd  r23,y+3
0002f5 816a      	ldd  r22,y+2
0002f6 81f9      	ldd  r31,y+1
0002f7 81e8      	ld   r30,y
0002f8 fb77      	bst  r23,7
0002f9 0f77      	lsl  r23
0002fa fd67      	sbrc r22,7
0002fb 6071      	sbr  r23,1
0002fc 2f97      	mov  r25,r23
0002fd 579e      	subi r25,0x7e
0002fe f081      	breq __ftrunc0
0002ff f078      	brcs __ftrunc0
000300 3198      	cpi  r25,24
000301 f490      	brsh __ftrunc1
000302 27aa      	clr  r26
000303 27bb      	clr  r27
000304 2788      	clr  r24
                 __ftrunc2:
000305 9408      	sec
000306 9587      	ror  r24
000307 95b7      	ror  r27
000308 95a7      	ror  r26
000309 959a      	dec  r25
00030a f7d1      	brne __ftrunc2
00030b 23ea      	and  r30,r26
00030c 23fb      	and  r31,r27
00030d 2368      	and  r22,r24
00030e c005      	rjmp __ftrunc1
                 __ftrunc0:
00030f 94e8      	clt
000310 2777      	clr  r23
000311 27ee      	clr  r30
000312 27ff      	clr  r31
000313 2766      	clr  r22
                 __ftrunc1:
000314 776f      	cbr  r22,0x80
000315 9576      	lsr  r23
000316 f408      	brcc __ftrunc3
000317 6860      	sbr  r22,0x80
                 __ftrunc3:
000318 f977      	bld  r23,7
000319 91a9      	ld   r26,y+
00031a 91b9      	ld   r27,y+
00031b 9189      	ld   r24,y+
00031c 9199      	ld   r25,y+
00031d 17ea      	cp   r30,r26
00031e 07fb      	cpc  r31,r27
00031f 0768      	cpc  r22,r24
000320 0779      	cpc  r23,r25
000321 fb97      	bst  r25,7
000322 9508      	ret
                 
                 _floor:
000323 dfd0      	rcall __ftrunc
000324 f409      	brne __floor1
                 __floor0:
000325 9508      	ret
                 __floor1:
000326 f7f6      	brtc __floor0
000327 eb9f      	ldi  r25,0xbf
                 
                 __addfc:
000328 27aa      	clr  r26
000329 27bb      	clr  r27
00032a e880      	ldi  r24,0x80
00032b c0d0      	rjmp __addf12
                 
                 __ANEGD1:
00032c 95f0      	COM  R31
00032d 9560      	COM  R22
00032e 9570      	COM  R23
00032f 95e1      	NEG  R30
000330 4fff      	SBCI R31,-1
000331 4f6f      	SBCI R22,-1
000332 4f7f      	SBCI R23,-1
000333 9508      	RET
                 
                 __LSLW2:
000334 0fee      	LSL  R30
000335 1fff      	ROL  R31
000336 0fee      	LSL  R30
000337 1fff      	ROL  R31
000338 9508      	RET
                 
                 __CWD1:
000339 2f6f      	MOV  R22,R31
00033a 0f66      	ADD  R22,R22
00033b 0b66      	SBC  R22,R22
00033c 2f76      	MOV  R23,R22
00033d 9508      	RET
                 
                 __GETD1PF:
00033e 9005      	LPM  R0,Z+
00033f 9015      	LPM  R1,Z+
000340 9165      	LPM  R22,Z+
000341 9174      	LPM  R23,Z
000342 01f0      	MOVW R30,R0
000343 9508      	RET
                 
                 __PUTPARD1:
000344 937a      	ST   -Y,R23
000345 936a      	ST   -Y,R22
000346 93fa      	ST   -Y,R31
000347 93ea      	ST   -Y,R30
000348 9508      	RET
                 
                 __SWAPD12:
000349 2e18      	MOV  R1,R24
00034a 2f86      	MOV  R24,R22
00034b 2d61      	MOV  R22,R1
00034c 2e19      	MOV  R1,R25
00034d 2f97      	MOV  R25,R23
00034e 2d71      	MOV  R23,R1
                 
                 __SWAPW12:
00034f 2e1b      	MOV  R1,R27
000350 2fbf      	MOV  R27,R31
000351 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
000352 2e1a      	MOV  R1,R26
000353 2fae      	MOV  R26,R30
000354 2de1      	MOV  R30,R1
000355 9508      	RET
                 
                 __ANEGF1:
000356 9730      	SBIW R30,0
000357 4060      	SBCI R22,0
000358 4070      	SBCI R23,0
000359 f009      	BREQ __ANEGF10
00035a 5870      	SUBI R23,0x80
                 __ANEGF10:
00035b 9508      	RET
                 
                 __ROUND_REPACK:
00035c 2355      	TST  R21
00035d f442      	BRPL __REPACK
00035e 3850      	CPI  R21,0x80
00035f f411      	BRNE __ROUND_REPACK0
000360 ffe0      	SBRS R30,0
000361 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000362 9631      	ADIW R30,1
000363 1f69      	ADC  R22,R25
000364 1f79      	ADC  R23,R25
000365 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000366 e850      	LDI  R21,0x80
000367 2757      	EOR  R21,R23
000368 f411      	BRNE __REPACK0
000369 935f      	PUSH R21
00036a c0cd      	RJMP __ZERORES
                 __REPACK0:
00036b 3f5f      	CPI  R21,0xFF
00036c f031      	BREQ __REPACK1
00036d 0f66      	LSL  R22
00036e 0c00      	LSL  R0
00036f 9557      	ROR  R21
000370 9567      	ROR  R22
000371 2f75      	MOV  R23,R21
000372 9508      	RET
                 __REPACK1:
000373 935f      	PUSH R21
000374 2000      	TST  R0
000375 f00a      	BRMI __REPACK2
000376 c0cd      	RJMP __MAXRES
                 __REPACK2:
000377 c0c6      	RJMP __MINRES
                 
                 __UNPACK:
000378 e850      	LDI  R21,0x80
000379 2e19      	MOV  R1,R25
00037a 2215      	AND  R1,R21
00037b 0f88      	LSL  R24
00037c 1f99      	ROL  R25
00037d 2795      	EOR  R25,R21
00037e 0f55      	LSL  R21
00037f 9587      	ROR  R24
                 
                 __UNPACK1:
000380 e850      	LDI  R21,0x80
000381 2e07      	MOV  R0,R23
000382 2205      	AND  R0,R21
000383 0f66      	LSL  R22
000384 1f77      	ROL  R23
000385 2775      	EOR  R23,R21
000386 0f55      	LSL  R21
000387 9567      	ROR  R22
000388 9508      	RET
                 
                 __CFD1U:
000389 9468      	SET
00038a c001      	RJMP __CFD1U0
                 __CFD1:
00038b 94e8      	CLT
                 __CFD1U0:
00038c 935f      	PUSH R21
00038d dff2      	RCALL __UNPACK1
00038e 3870      	CPI  R23,0x80
00038f f018      	BRLO __CFD10
000390 3f7f      	CPI  R23,0xFF
000391 f408      	BRCC __CFD10
000392 c0a5      	RJMP __ZERORES
                 __CFD10:
000393 e156      	LDI  R21,22
000394 1b57      	SUB  R21,R23
000395 f4aa      	BRPL __CFD11
000396 9551      	NEG  R21
000397 3058      	CPI  R21,8
000398 f40e      	BRTC __CFD19
000399 3059      	CPI  R21,9
                 __CFD19:
00039a f030      	BRLO __CFD17
00039b efef      	SER  R30
00039c efff      	SER  R31
00039d ef6f      	SER  R22
00039e e77f      	LDI  R23,0x7F
00039f f977      	BLD  R23,7
0003a0 c01a      	RJMP __CFD15
                 __CFD17:
0003a1 2777      	CLR  R23
0003a2 2355      	TST  R21
0003a3 f0b9      	BREQ __CFD15
                 __CFD18:
0003a4 0fee      	LSL  R30
0003a5 1fff      	ROL  R31
0003a6 1f66      	ROL  R22
0003a7 1f77      	ROL  R23
0003a8 955a      	DEC  R21
0003a9 f7d1      	BRNE __CFD18
0003aa c010      	RJMP __CFD15
                 __CFD11:
0003ab 2777      	CLR  R23
                 __CFD12:
0003ac 3058      	CPI  R21,8
0003ad f028      	BRLO __CFD13
0003ae 2fef      	MOV  R30,R31
0003af 2ff6      	MOV  R31,R22
0003b0 2f67      	MOV  R22,R23
0003b1 5058      	SUBI R21,8
0003b2 cff9      	RJMP __CFD12
                 __CFD13:
0003b3 2355      	TST  R21
0003b4 f031      	BREQ __CFD15
                 __CFD14:
0003b5 9576      	LSR  R23
0003b6 9567      	ROR  R22
0003b7 95f7      	ROR  R31
0003b8 95e7      	ROR  R30
0003b9 955a      	DEC  R21
0003ba f7d1      	BRNE __CFD14
                 __CFD15:
0003bb 2000      	TST  R0
0003bc f40a      	BRPL __CFD16
0003bd df6e      	RCALL __ANEGD1
                 __CFD16:
0003be 915f      	POP  R21
0003bf 9508      	RET
                 
                 __CDF1U:
0003c0 9468      	SET
0003c1 c001      	RJMP __CDF1U0
                 __CDF1:
0003c2 94e8      	CLT
                 __CDF1U0:
0003c3 9730      	SBIW R30,0
0003c4 4060      	SBCI R22,0
0003c5 4070      	SBCI R23,0
0003c6 f0b1      	BREQ __CDF10
0003c7 2400      	CLR  R0
0003c8 f026      	BRTS __CDF11
0003c9 2377      	TST  R23
0003ca f412      	BRPL __CDF11
0003cb 9400      	COM  R0
0003cc df5f      	RCALL __ANEGD1
                 __CDF11:
0003cd 2e17      	MOV  R1,R23
0003ce e17e      	LDI  R23,30
0003cf 2011      	TST  R1
                 __CDF12:
0003d0 f032      	BRMI __CDF13
0003d1 957a      	DEC  R23
0003d2 0fee      	LSL  R30
0003d3 1fff      	ROL  R31
0003d4 1f66      	ROL  R22
0003d5 1c11      	ROL  R1
0003d6 cff9      	RJMP __CDF12
                 __CDF13:
0003d7 2fef      	MOV  R30,R31
0003d8 2ff6      	MOV  R31,R22
0003d9 2d61      	MOV  R22,R1
0003da 935f      	PUSH R21
0003db df8a      	RCALL __REPACK
0003dc 915f      	POP  R21
                 __CDF10:
0003dd 9508      	RET
                 
                 __SWAPACC:
0003de 934f      	PUSH R20
0003df 01af      	MOVW R20,R30
0003e0 01fd      	MOVW R30,R26
0003e1 01da      	MOVW R26,R20
0003e2 01ab      	MOVW R20,R22
0003e3 01bc      	MOVW R22,R24
0003e4 01ca      	MOVW R24,R20
0003e5 2d40      	MOV  R20,R0
0003e6 2c01      	MOV  R0,R1
0003e7 2e14      	MOV  R1,R20
0003e8 914f      	POP  R20
0003e9 9508      	RET
                 
                 __UADD12:
0003ea 0fea      	ADD  R30,R26
0003eb 1ffb      	ADC  R31,R27
0003ec 1f68      	ADC  R22,R24
0003ed 9508      	RET
                 
                 __NEGMAN1:
0003ee 95e0      	COM  R30
0003ef 95f0      	COM  R31
0003f0 9560      	COM  R22
0003f1 5fef      	SUBI R30,-1
0003f2 4fff      	SBCI R31,-1
0003f3 4f6f      	SBCI R22,-1
0003f4 9508      	RET
                 
                 __SUBF12:
0003f5 935f      	PUSH R21
0003f6 df81      	RCALL __UNPACK
0003f7 3890      	CPI  R25,0x80
0003f8 f171      	BREQ __ADDF129
0003f9 e850      	LDI  R21,0x80
0003fa 2615      	EOR  R1,R21
                 
0003fb c004      	RJMP __ADDF120
                 
                 __ADDF12:
0003fc 935f      	PUSH R21
0003fd df7a      	RCALL __UNPACK
0003fe 3890      	CPI  R25,0x80
0003ff f139      	BREQ __ADDF129
                 
                 __ADDF120:
000400 3870      	CPI  R23,0x80
000401 f121      	BREQ __ADDF128
                 __ADDF121:
000402 2f57      	MOV  R21,R23
000403 1b59      	SUB  R21,R25
000404 f113      	BRVS __ADDF129
000405 f412      	BRPL __ADDF122
000406 dfd7      	RCALL __SWAPACC
000407 cffa      	RJMP __ADDF121
                 __ADDF122:
000408 3158      	CPI  R21,24
000409 f018      	BRLO __ADDF123
00040a 27aa      	CLR  R26
00040b 27bb      	CLR  R27
00040c 2788      	CLR  R24
                 __ADDF123:
00040d 3058      	CPI  R21,8
00040e f028      	BRLO __ADDF124
00040f 2fab      	MOV  R26,R27
000410 2fb8      	MOV  R27,R24
000411 2788      	CLR  R24
000412 5058      	SUBI R21,8
000413 cff9      	RJMP __ADDF123
                 __ADDF124:
000414 2355      	TST  R21
000415 f029      	BREQ __ADDF126
                 __ADDF125:
000416 9586      	LSR  R24
000417 95b7      	ROR  R27
000418 95a7      	ROR  R26
000419 955a      	DEC  R21
00041a f7d9      	BRNE __ADDF125
                 __ADDF126:
00041b 2d50      	MOV  R21,R0
00041c 2551      	EOR  R21,R1
00041d f062      	BRMI __ADDF127
00041e dfcb      	RCALL __UADD12
00041f f438      	BRCC __ADDF129
000420 9567      	ROR  R22
000421 95f7      	ROR  R31
000422 95e7      	ROR  R30
000423 9573      	INC  R23
000424 f413      	BRVC __ADDF129
000425 c01e      	RJMP __MAXRES
                 __ADDF128:
000426 dfb7      	RCALL __SWAPACC
                 __ADDF129:
000427 df3e      	RCALL __REPACK
000428 915f      	POP  R21
000429 9508      	RET
                 __ADDF127:
00042a 1bea      	SUB  R30,R26
00042b 0bfb      	SBC  R31,R27
00042c 0b68      	SBC  R22,R24
00042d f051      	BREQ __ZERORES
00042e f410      	BRCC __ADDF1210
00042f 9400      	COM  R0
000430 dfbd      	RCALL __NEGMAN1
                 __ADDF1210:
000431 2366      	TST  R22
000432 f3a2      	BRMI __ADDF129
000433 0fee      	LSL  R30
000434 1fff      	ROL  R31
000435 1f66      	ROL  R22
000436 957a      	DEC  R23
000437 f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
000438 27ee      	CLR  R30
000439 27ff      	CLR  R31
00043a 2766      	CLR  R22
00043b 2777      	CLR  R23
00043c 915f      	POP  R21
00043d 9508      	RET
                 
                 __MINRES:
00043e efef      	SER  R30
00043f efff      	SER  R31
000440 e76f      	LDI  R22,0x7F
000441 ef7f      	SER  R23
000442 915f      	POP  R21
000443 9508      	RET
                 
                 __MAXRES:
000444 efef      	SER  R30
000445 efff      	SER  R31
000446 e76f      	LDI  R22,0x7F
000447 e77f      	LDI  R23,0x7F
000448 915f      	POP  R21
000449 9508      	RET
                 
                 __MULF12:
00044a 935f      	PUSH R21
00044b df2c      	RCALL __UNPACK
00044c 3870      	CPI  R23,0x80
00044d f351      	BREQ __ZERORES
00044e 3890      	CPI  R25,0x80
00044f f341      	BREQ __ZERORES
000450 2401      	EOR  R0,R1
000451 9408      	SEC
000452 1f79      	ADC  R23,R25
000453 f423      	BRVC __MULF124
000454 f31c      	BRLT __ZERORES
                 __MULF125:
000455 2000      	TST  R0
000456 f33a      	BRMI __MINRES
000457 cfec      	RJMP __MAXRES
                 __MULF124:
000458 920f      	PUSH R0
000459 931f      	PUSH R17
00045a 932f      	PUSH R18
00045b 933f      	PUSH R19
00045c 934f      	PUSH R20
00045d 2711      	CLR  R17
00045e 2722      	CLR  R18
00045f 2799      	CLR  R25
000460 9f68      	MUL  R22,R24
000461 01a0      	MOVW R20,R0
000462 9f8f      	MUL  R24,R31
000463 2d30      	MOV  R19,R0
000464 0d41      	ADD  R20,R1
000465 1f59      	ADC  R21,R25
000466 9f6b      	MUL  R22,R27
000467 0d30      	ADD  R19,R0
000468 1d41      	ADC  R20,R1
000469 1f59      	ADC  R21,R25
00046a 9f8e      	MUL  R24,R30
00046b d027      	RCALL __MULF126
00046c 9fbf      	MUL  R27,R31
00046d d025      	RCALL __MULF126
00046e 9f6a      	MUL  R22,R26
00046f d023      	RCALL __MULF126
000470 9fbe      	MUL  R27,R30
000471 d01d      	RCALL __MULF127
000472 9faf      	MUL  R26,R31
000473 d01b      	RCALL __MULF127
000474 9fae      	MUL  R26,R30
000475 0d11      	ADD  R17,R1
000476 1f29      	ADC  R18,R25
000477 1f39      	ADC  R19,R25
000478 1f49      	ADC  R20,R25
000479 1f59      	ADC  R21,R25
00047a 2fe3      	MOV  R30,R19
00047b 2ff4      	MOV  R31,R20
00047c 2f65      	MOV  R22,R21
00047d 2f52      	MOV  R21,R18
00047e 914f      	POP  R20
00047f 913f      	POP  R19
000480 912f      	POP  R18
000481 911f      	POP  R17
000482 900f      	POP  R0
000483 2366      	TST  R22
000484 f02a      	BRMI __MULF122
000485 0f55      	LSL  R21
000486 1fee      	ROL  R30
000487 1fff      	ROL  R31
000488 1f66      	ROL  R22
000489 c002      	RJMP __MULF123
                 __MULF122:
00048a 9573      	INC  R23
00048b f24b      	BRVS __MULF125
                 __MULF123:
00048c decf      	RCALL __ROUND_REPACK
00048d 915f      	POP  R21
00048e 9508      	RET
                 
                 __MULF127:
00048f 0d10      	ADD  R17,R0
000490 1d21      	ADC  R18,R1
000491 1f39      	ADC  R19,R25
000492 c002      	RJMP __MULF128
                 __MULF126:
000493 0d20      	ADD  R18,R0
000494 1d31      	ADC  R19,R1
                 __MULF128:
000495 1f49      	ADC  R20,R25
000496 1f59      	ADC  R21,R25
000497 9508      	RET
                 
                 __DIVF21:
000498 935f      	PUSH R21
000499 dede      	RCALL __UNPACK
00049a 3870      	CPI  R23,0x80
00049b f421      	BRNE __DIVF210
00049c 2011      	TST  R1
                 __DIVF211:
00049d f40a      	BRPL __DIVF219
00049e cf9f      	RJMP __MINRES
                 __DIVF219:
00049f cfa4      	RJMP __MAXRES
                 __DIVF210:
0004a0 3890      	CPI  R25,0x80
0004a1 f409      	BRNE __DIVF218
                 __DIVF217:
0004a2 cf95      	RJMP __ZERORES
                 __DIVF218:
0004a3 2401      	EOR  R0,R1
0004a4 9408      	SEC
0004a5 0b97      	SBC  R25,R23
0004a6 f41b      	BRVC __DIVF216
0004a7 f3d4      	BRLT __DIVF217
0004a8 2000      	TST  R0
0004a9 cff3      	RJMP __DIVF211
                 __DIVF216:
0004aa 2f79      	MOV  R23,R25
0004ab 931f      	PUSH R17
0004ac 932f      	PUSH R18
0004ad 933f      	PUSH R19
0004ae 934f      	PUSH R20
0004af 2411      	CLR  R1
0004b0 2711      	CLR  R17
0004b1 2722      	CLR  R18
0004b2 2733      	CLR  R19
0004b3 2744      	CLR  R20
0004b4 2755      	CLR  R21
0004b5 e290      	LDI  R25,32
                 __DIVF212:
0004b6 17ae      	CP   R26,R30
0004b7 07bf      	CPC  R27,R31
0004b8 0786      	CPC  R24,R22
0004b9 0741      	CPC  R20,R17
0004ba f030      	BRLO __DIVF213
0004bb 1bae      	SUB  R26,R30
0004bc 0bbf      	SBC  R27,R31
0004bd 0b86      	SBC  R24,R22
0004be 0b41      	SBC  R20,R17
0004bf 9408      	SEC
0004c0 c001      	RJMP __DIVF214
                 __DIVF213:
0004c1 9488      	CLC
                 __DIVF214:
0004c2 1f55      	ROL  R21
0004c3 1f22      	ROL  R18
0004c4 1f33      	ROL  R19
0004c5 1c11      	ROL  R1
0004c6 1faa      	ROL  R26
0004c7 1fbb      	ROL  R27
0004c8 1f88      	ROL  R24
0004c9 1f44      	ROL  R20
0004ca 959a      	DEC  R25
0004cb f751      	BRNE __DIVF212
0004cc 01f9      	MOVW R30,R18
0004cd 2d61      	MOV  R22,R1
0004ce 914f      	POP  R20
0004cf 913f      	POP  R19
0004d0 912f      	POP  R18
0004d1 911f      	POP  R17
0004d2 2366      	TST  R22
0004d3 f032      	BRMI __DIVF215
0004d4 0f55      	LSL  R21
0004d5 1fee      	ROL  R30
0004d6 1fff      	ROL  R31
0004d7 1f66      	ROL  R22
0004d8 957a      	DEC  R23
0004d9 f243      	BRVS __DIVF217
                 __DIVF215:
0004da de81      	RCALL __ROUND_REPACK
0004db 915f      	POP  R21
0004dc 9508      	RET
                 
                 __CMPF12:
0004dd 2399      	TST  R25
0004de f09a      	BRMI __CMPF120
0004df 2377      	TST  R23
0004e0 f042      	BRMI __CMPF121
0004e1 1797      	CP   R25,R23
0004e2 f048      	BRLO __CMPF122
0004e3 f429      	BRNE __CMPF121
0004e4 17ae      	CP   R26,R30
0004e5 07bf      	CPC  R27,R31
0004e6 0786      	CPC  R24,R22
0004e7 f020      	BRLO __CMPF122
0004e8 f031      	BREQ __CMPF123
                 __CMPF121:
0004e9 9498      	CLZ
0004ea 9488      	CLC
0004eb 9508      	RET
                 __CMPF122:
0004ec 9498      	CLZ
0004ed 9408      	SEC
0004ee 9508      	RET
                 __CMPF123:
0004ef 9418      	SEZ
0004f0 9488      	CLC
0004f1 9508      	RET
                 __CMPF120:
0004f2 2377      	TST  R23
0004f3 f7c2      	BRPL __CMPF122
0004f4 1797      	CP   R25,R23
0004f5 f398      	BRLO __CMPF121
0004f6 f7a9      	BRNE __CMPF122
0004f7 17ea      	CP   R30,R26
0004f8 07fb      	CPC  R31,R27
0004f9 0768      	CPC  R22,R24
0004fa f388      	BRLO __CMPF122
0004fb f399      	BREQ __CMPF123
0004fc cfec      	RJMP __CMPF121
                 
                 __CPD20:
0004fd 9710      	SBIW R26,0
0004fe 4080      	SBCI R24,0
0004ff 4090      	SBCI R25,0
000500 9508      	RET
                 
                 __SAVELOCR6:
000501 935a      	ST   -Y,R21
                 __SAVELOCR5:
000502 934a      	ST   -Y,R20
                 __SAVELOCR4:
000503 933a      	ST   -Y,R19
                 __SAVELOCR3:
000504 932a      	ST   -Y,R18
                 __SAVELOCR2:
000505 931a      	ST   -Y,R17
000506 930a      	ST   -Y,R16
000507 9508      	RET
                 
                 __LOADLOCR6:
000508 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000509 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00050a 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00050b 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00050c 8119      	LDD  R17,Y+1
00050d 8108      	LD   R16,Y
00050e 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  28 r1 :  31 r2 :   0 r3 :   0 r4 :   2 r5 :   2 r6 :   3 r7 :   1 
r8 :   4 r9 :   3 r10:   2 r11:   4 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   6 r17:  28 r18:  14 r19:  14 r20:  24 r21:  65 r22:  80 r23:  75 
r24:  44 r25:  49 r26:  77 r27:  46 r28:  10 r29:   1 r30: 225 r31:  87 
x  :   9 y  : 114 z  :  13 
Registers used: 29 out of 35 (82.9%)

ATmega8 instruction use summary:
adc   :  20 add   :  10 adiw  :  12 and   :   5 andi  :   6 asr   :   0 
bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 brcc  :   4 brcs  :   1 
break :   0 breq  :  23 brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :  12 brlt  :   3 brmi  :   9 brne  :  21 brpl  :   7 
brsh  :   3 brtc  :   2 brts  :   2 brvc  :   4 brvs  :   4 bset  :   0 
bst   :   2 cbi   :  10 cbr   :   1 clc   :   3 clh   :   0 cli   :   2 
cln   :   0 clr   :  38 cls   :   0 clt   :   4 clv   :   0 clz   :   2 
com   :   8 cp    :   8 cpc   :  10 cpi   :  26 cpse  :   0 dec   :  10 
eor   :   7 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  15 inc   :   4 ld    :  22 ldd   :  46 ldi   : 118 lds   :  20 
lpm   :  12 lsl   :  14 lsr   :   3 mov   :  51 movw  :  16 mul   :   9 
muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :   3 
out   :  38 pop   :  20 push  :  20 rcall : 163 ret   :  59 reti  :   2 
rjmp  :  70 rol   :  26 ror   :  15 sbc   :   7 sbci  :  12 sbi   :  10 
sbic  :   0 sbis  :   2 sbiw  :  12 sbr   :   2 sbrc  :   2 sbrs  :   1 
sec   :   5 seh   :   0 sei   :   2 sen   :   0 ser   :   8 ses   :   0 
set   :   3 sev   :   0 sez   :   1 sleep :   0 spm   :   0 st    :  40 
std   :  16 sts   :  18 sub   :   4 subi  :  14 swap  :   2 tst   :  17 
wdr   :   1 
Instructions used: 79 out of 109 (72.5%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a1e   2498     92   2590    8192  31.6%
[.dseg] 0x000060 0x000190      0     48     48    1024   4.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
