// Seed: 2458284578
module module_0 ();
  assign id_2 = -1'd0;
  always
    if (id_1) begin : LABEL_0
      id_1 = id_1;
    end else id_1 <= -1;
endmodule
module module_1 (
    input tri id_0
);
  bit id_2, id_3 = id_2, id_4;
  assign id_2 = id_0 - id_2;
  parameter id_5 = -1;
  id_6(
      .id_0(-1'b0),
      .id_1(id_5),
      .id_2(-1),
      .id_3({1 + id_4, id_5, id_0}),
      .id_4(id_5),
      .sum(id_3),
      .id_5(-1),
      .id_6(1),
      .id_7(id_5)
  );
  bit id_7, id_8 = (!$display(-1));
  always begin : LABEL_0
    @(posedge 1 - 1'h0) id_4 <= id_8;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  assign id_3 = -1;
  wire id_14;
endmodule
