Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_14 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_25 -L blk_mem_gen_v8_4_9 -L iomodule_v3_1_11 -L fifo_generator_v13_2_11 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ftdi_synchronous_245_behav xil_defaultlib.TB_ftdi_synchronous_245 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'DEBUG_MESSAGES' [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.gen/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'c0_ddr4_dm_dbi_n' [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.srcs/sim_1/new/TB_ftdi_synchronous_245.v:161]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'c0_ddr4_dq' [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.srcs/sim_1/new/TB_ftdi_synchronous_245.v:162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'c0_ddr4_dqs_c' [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.srcs/sim_1/new/TB_ftdi_synchronous_245.v:163]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'c0_ddr4_dqs_t' [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.srcs/sim_1/new/TB_ftdi_synchronous_245.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0_ddr4_app_hi_pri' [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.srcs/sim_1/new/TB_ftdi_synchronous_245.v:174]
WARNING: [VRFC 10-3705] select index 2 into 'rank' is out of bounds [C:/Users/HUB4RT/Desktop/FPGA_FTDI_INTERFACE-main/FTDI_FPGA/project_1/project_1.gen/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:148]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
