

================================================================
== Vitis HLS Report for 'erosion'
================================================================
* Date:           Wed Nov  4 16:15:13 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.528 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                       |                                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                Instance               |                Module                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |xferode_1080_1920_3_9_1_0_1921_3_3_U0  |xferode_1080_1920_3_9_1_0_1921_3_3_s  |  2086087|  2086087| 20.861 ms | 20.861 ms |  2086087|  2086087|   none  |
        |rgb2YCrCb_1080_1920_U0                 |rgb2YCrCb_1080_1920_s                 |  2073610|  2073610| 20.736 ms | 20.736 ms |  2073610|  2073610|   none  |
        |YCrCb2rgb_1080_1920_U0                 |YCrCb2rgb_1080_1920_s                 |  2073605|  2073605| 20.736 ms | 20.736 ms |  2073605|  2073605|   none  |
        |Loop_loop_height_proc17_U0             |Loop_loop_height_proc17               |        ?|        ?|          ?|          ?|        ?|        ?|   none  |
        |Loop_loop_height_proc1618_U0           |Loop_loop_height_proc1618             |  2077921|  2077921| 20.779 ms | 20.779 ms |  2077921|  2077921|   none  |
        |Loop_VITIS_LOOP_339_1_proc_U0          |Loop_VITIS_LOOP_339_1_proc            |       11|       11|  0.110 us |  0.110 us |       11|       11|   none  |
        +---------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |       12|    -|     652|    252|    -|
|Instance         |        9|    9|    3504|   7095|    -|
|Memory           |        0|    -|      12|      6|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       21|    9|    4171|   7396|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    2|       2|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                Instance               |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Loop_VITIS_LOOP_339_1_proc_U0          |Loop_VITIS_LOOP_339_1_proc            |        0|   0|    12|   110|    0|
    |Loop_loop_height_proc1618_U0           |Loop_loop_height_proc1618             |        0|   0|    46|   203|    0|
    |Loop_loop_height_proc17_U0             |Loop_loop_height_proc17               |        0|   0|   126|   350|    0|
    |YCrCb2rgb_1080_1920_U0                 |YCrCb2rgb_1080_1920_s                 |        0|   4|   168|   386|    0|
    |rgb2YCrCb_1080_1920_U0                 |rgb2YCrCb_1080_1920_s                 |        0|   5|   332|   391|    0|
    |xferode_1080_1920_3_9_1_0_1921_3_3_U0  |xferode_1080_1920_3_9_1_0_1921_3_3_s  |        9|   0|  2820|  5655|    0|
    +---------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                  |                                      |        9|   9|  3504|  7095|    0|
    +---------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |  Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |kernel_0_U  |kernel_0  |        0|  4|   2|    0|     3|    1|     1|            3|
    |kernel_1_U  |kernel_0  |        0|  4|   2|    0|     3|    1|     1|            3|
    |kernel_2_U  |kernel_0  |        0|  4|   2|    0|     3|    1|     1|            3|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |          |        0| 12|   6|    0|     9|    3|     3|            9|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |gray_dst_data_U  |        3|  163|   0|    -|  1920|   24|    46080|
    |gray_src_data_U  |        3|  163|   0|    -|  1920|   24|    46080|
    |rgb_dst_data_U   |        3|  163|   0|    -|  1920|   24|    46080|
    |rgb_src_data_U   |        3|  163|   0|    -|  1920|   24|    46080|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |       12|  652|   0|    0|  7680|   96|   184320|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_VITIS_LOOP_339_1_proc_U0_ap_continue       |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_kernel_0                        |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_kernel_1                        |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_kernel_2                        |    and   |   0|  0|   2|           1|           1|
    |xferode_1080_1920_3_9_1_0_1921_3_3_U0_ap_start  |    and   |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_kernel_0                  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_kernel_1                  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_kernel_2                  |    or    |   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  16|           8|           8|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_kernel_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_kernel_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_kernel_2  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  27|          6|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_kernel_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_kernel_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_kernel_2  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  3|   0|    3|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |    erosion   | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |    erosion   | return value |
|src_TDATA   |  in |   24|     axis     | src_V_data_V |    pointer   |
|src_TKEEP   |  in |    3|     axis     | src_V_keep_V |    pointer   |
|src_TSTRB   |  in |    3|     axis     | src_V_strb_V |    pointer   |
|src_TUSER   |  in |    1|     axis     | src_V_user_V |    pointer   |
|src_TLAST   |  in |    1|     axis     | src_V_last_V |    pointer   |
|src_TID     |  in |    1|     axis     |  src_V_id_V  |    pointer   |
|src_TDEST   |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TVALID  |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TREADY  | out |    1|     axis     | src_V_dest_V |    pointer   |
|dst_TDATA   | out |   24|     axis     | dst_V_data_V |    pointer   |
|dst_TKEEP   | out |    3|     axis     | dst_V_keep_V |    pointer   |
|dst_TSTRB   | out |    3|     axis     | dst_V_strb_V |    pointer   |
|dst_TUSER   | out |    1|     axis     | dst_V_user_V |    pointer   |
|dst_TLAST   | out |    1|     axis     | dst_V_last_V |    pointer   |
|dst_TID     | out |    1|     axis     |  dst_V_id_V  |    pointer   |
|dst_TDEST   | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TVALID  | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TREADY  |  in |    1|     axis     | dst_V_dest_V |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

