QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 16:23:16 on Oct 23,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/add_sub.vhd proj/src/MIPS_types.vhd proj/src/Basic Components/extenders.vhd proj/src/Basic Components/Decoder_32.vhd proj/src/Basic Components/OnesComp.vhd proj/src/Basic Components/Shifter.vhd proj/src/Basic Components/n-adder.vhd proj/src/ControlFlow/control_logic.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/Muxes/32t1_mux_32.vhd proj/src/Muxes/mux2t1_5.vhd proj/src/Muxes/mux2t1_N.vhd proj/src/Muxes/mux2t1.vhd proj/src/ALU/alu.vhd proj/src/ALU/alu_control.vhd proj/src/RegFile/n_reg.vhd proj/src/RegFile/reg_file.vhd proj/src/Provided Components/adder.vhd proj/src/Provided Components/invg.vhd proj/src/Provided Components/andg2.vhd proj/src/Provided Components/xorg2.vhd proj/src/Provided Components/org2.vhd proj/src/Provided Components/dffg.vhd proj/src/FetchLogic/fetch_logic.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling entity add_sub
-- Compiling architecture structure of add_sub
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(29): (vcom-1615) Existing package body 'MIPS_types(body)' at line 29 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package NUMERIC_STD
-- Compiling entity extenders
-- Compiling architecture Behavioral of extenders
-- Compiling entity decoder_32
-- Compiling architecture Behavioral of decoder_32
-- Compiling entity onescomp
-- Compiling architecture structural of onescomp
-- Compiling entity shifter
-- Compiling architecture Behavioral of shifter
-- Compiling entity n_adder
-- Compiling architecture structural of n_adder
-- Loading package MIPS_types
-- Compiling entity control_logic
-- Compiling architecture behavioral of control_logic
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Error: proj/src/TopLevel/MIPS_Processor.vhd(261): near "signal": syntax error
** Error: proj/src/TopLevel/MIPS_Processor.vhd(263): Illegal target for signal assignment.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(263): (vcom-1136) Unknown identifier "muxoutput".
** Note: proj/src/TopLevel/MIPS_Processor.vhd(344): VHDL Compiler exiting
End time: 16:23:17 on Oct 23,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 2
