--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1806 paths analyzed, 388 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.188ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_30 (SLICE_X4Y122.CX), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_25 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_25 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y121.CQ      Tcko                  0.408   comm_fpga_fx2/count<25>
                                                       comm_fpga_fx2/count_25
    SLICE_X26Y121.B3     net (fanout=4)        5.008   comm_fpga_fx2/count<25>
    SLICE_X26Y121.COUT   Topcyb                0.380   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_lut<25>_INV_0
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.CMUX   Tcinc                 0.261   comm_fpga_fx2/GND_77_o_GND_77_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X4Y122.CX      net (fanout=1)        4.855   comm_fpga_fx2/GND_77_o_GND_77_o_sub_18_OUT<30>
    SLICE_X4Y122.CLK     Tdick                 0.232   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next38
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                     11.147ns (1.281ns logic, 9.866ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_2 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.798ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.235 - 0.253)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_2 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y115.AQ      Tcko                  0.447   comm_fpga_fx2/count<3>
                                                       comm_fpga_fx2/count_2
    SLICE_X26Y115.C3     net (fanout=4)        4.170   comm_fpga_fx2/count<2>
    SLICE_X26Y115.COUT   Topcyc                0.277   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<3>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_lut<2>_INV_0
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.CIN    net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.CMUX   Tcinc                 0.261   comm_fpga_fx2/GND_77_o_GND_77_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X4Y122.CX      net (fanout=1)        4.855   comm_fpga_fx2/GND_77_o_GND_77_o_sub_18_OUT<30>
    SLICE_X4Y122.CLK     Tdick                 0.232   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next38
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                     10.798ns (1.673ns logic, 9.125ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_26 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_26 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y121.CQ      Tcko                  0.447   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/count_26
    SLICE_X26Y121.C4     net (fanout=4)        4.605   comm_fpga_fx2/count<26>
    SLICE_X26Y121.COUT   Topcyc                0.277   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_lut<26>_INV_0
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.CMUX   Tcinc                 0.261   comm_fpga_fx2/GND_77_o_GND_77_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_77_o_GND_77_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X4Y122.CX      net (fanout=1)        4.855   comm_fpga_fx2/GND_77_o_GND_77_o_sub_18_OUT<30>
    SLICE_X4Y122.CLK     Tdick                 0.232   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next38
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                     10.680ns (1.217ns logic, 9.463ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X26Y102.DX), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_29 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_29 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<29>
                                                       comm_fpga_fx2/count_29
    SLICE_X6Y122.A5      net (fanout=4)        4.313   comm_fpga_fx2/count<29>
    SLICE_X6Y122.A       Tilo                  0.203   comm_fpga_fx2/count<28>
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>2
    SLICE_X26Y112.A5     net (fanout=1)        3.791   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>
    SLICE_X26Y112.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd2_1
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X26Y104.CX     net (fanout=4)        0.970   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X26Y104.CMUX   Tcxc                  0.164   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X26Y102.DX     net (fanout=3)        0.623   comm_fpga_fx2/state_FSM_FFd4-In
    SLICE_X26Y102.CLK    Tdick                 0.086   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.800ns (1.103ns logic, 9.697ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.803ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.457 - 0.510)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.CQ     Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X7Y118.A3      net (fanout=3)        4.045   comm_fpga_fx2/count<13>
    SLICE_X7Y118.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>5
    SLICE_X26Y112.A1     net (fanout=1)        4.062   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
    SLICE_X26Y112.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd2_1
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X26Y104.CX     net (fanout=4)        0.970   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X26Y104.CMUX   Tcxc                  0.164   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X26Y102.DX     net (fanout=3)        0.623   comm_fpga_fx2/state_FSM_FFd4-In
    SLICE_X26Y102.CLK    Tdick                 0.086   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.803ns (1.103ns logic, 9.700ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_12 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.457 - 0.510)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_12 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.AQ     Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_12
    SLICE_X7Y118.A5      net (fanout=3)        3.941   comm_fpga_fx2/count<12>
    SLICE_X7Y118.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>5
    SLICE_X26Y112.A1     net (fanout=1)        4.062   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
    SLICE_X26Y112.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd2_1
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X26Y104.CX     net (fanout=4)        0.970   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X26Y104.CMUX   Tcxc                  0.164   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X26Y102.DX     net (fanout=3)        0.623   comm_fpga_fx2/state_FSM_FFd4-In
    SLICE_X26Y102.CLK    Tdick                 0.086   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.699ns (1.103ns logic, 9.596ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd3_1 (SLICE_X26Y103.AX), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_29 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.455 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_29 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<29>
                                                       comm_fpga_fx2/count_29
    SLICE_X6Y122.A5      net (fanout=4)        4.313   comm_fpga_fx2/count<29>
    SLICE_X6Y122.A       Tilo                  0.203   comm_fpga_fx2/count<28>
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>2
    SLICE_X26Y112.A5     net (fanout=1)        3.791   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>
    SLICE_X26Y112.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd2_1
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X26Y102.C5     net (fanout=4)        1.120   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X26Y102.C      Tilo                  0.204   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X26Y103.AX     net (fanout=2)        0.421   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X26Y103.CLK    Tdick                 0.086   comm_fpga_fx2/state_FSM_FFd3_2
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.788ns (1.143ns logic, 9.645ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.455 - 0.510)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.CQ     Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X7Y118.A3      net (fanout=3)        4.045   comm_fpga_fx2/count<13>
    SLICE_X7Y118.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>5
    SLICE_X26Y112.A1     net (fanout=1)        4.062   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
    SLICE_X26Y112.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd2_1
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X26Y102.C5     net (fanout=4)        1.120   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X26Y102.C      Tilo                  0.204   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X26Y103.AX     net (fanout=2)        0.421   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X26Y103.CLK    Tdick                 0.086   comm_fpga_fx2/state_FSM_FFd3_2
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.791ns (1.143ns logic, 9.648ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_12 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.455 - 0.510)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_12 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.AQ     Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_12
    SLICE_X7Y118.A5      net (fanout=3)        3.941   comm_fpga_fx2/count<12>
    SLICE_X7Y118.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>5
    SLICE_X26Y112.A1     net (fanout=1)        4.062   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
    SLICE_X26Y112.A      Tilo                  0.203   comm_fpga_fx2/state_FSM_FFd2_1
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X26Y102.C5     net (fanout=4)        1.120   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X26Y102.C      Tilo                  0.204   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X26Y103.AX     net (fanout=2)        0.421   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X26Y103.CLK    Tdick                 0.086   comm_fpga_fx2/state_FSM_FFd3_2
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.687ns (1.143ns logic, 9.544ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reg3_2 (SLICE_X12Y95.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_array_0_2 (FF)
  Destination:          reg3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_array_0_2 to reg3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y95.CQ      Tcko                  0.200   sad_array_0<3>
                                                       sad_array_0_2
    SLICE_X12Y95.C5      net (fanout=1)        0.060   sad_array_0<2>
    SLICE_X12Y95.CLK     Tah         (-Th)    -0.121   sad_array_0<3>
                                                       sad_array_0<2>_rt
                                                       reg3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point reg3_1 (SLICE_X12Y95.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_array_0_1 (FF)
  Destination:          reg3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_array_0_1 to reg3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y95.BQ      Tcko                  0.200   sad_array_0<3>
                                                       sad_array_0_1
    SLICE_X12Y95.B5      net (fanout=1)        0.070   sad_array_0<1>
    SLICE_X12Y95.CLK     Tah         (-Th)    -0.121   sad_array_0<3>
                                                       sad_array_0<1>_rt
                                                       reg3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point reg3_5 (SLICE_X12Y96.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_array_0_5 (FF)
  Destination:          reg3_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_array_0_5 to reg3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y96.BQ      Tcko                  0.200   sad_array_0<7>
                                                       sad_array_0_5
    SLICE_X12Y96.B5      net (fanout=1)        0.070   sad_array_0<5>
    SLICE_X12Y96.CLK     Tah         (-Th)    -0.121   sad_array_0<7>
                                                       sad_array_0<5>_rt
                                                       reg3_5
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<27>/CLK
  Logical resource: comm_fpga_fx2/count_27/CK
  Location pin: SLICE_X4Y120.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<25>/CLK
  Logical resource: comm_fpga_fx2/count_25/CK
  Location pin: SLICE_X4Y121.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.188|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1806 paths, 0 nets, and 784 connections

Design statistics:
   Minimum period:  11.188ns{1}   (Maximum frequency:  89.381MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 18 11:39:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 446 MB



