# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mux_83_1_1_1.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mux_42_32_1_1.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mux_164_1_1_1.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_64s_63ns_ocq.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_56ns_52s_lbW.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_49ns_49nskbM.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_49ns_44s_mb6.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_42ns_33nsncg.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_170ns_53njbC.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_g8j.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_fYi.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_eOg.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_dEe.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_cud.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_dmul_64ns_64nhbi.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_ddiv_64ns_64nibs.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/scaled_fixed2ieee.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_xlconstant_0_0/sim/design_sen_xlconstant_0_0.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_xlconstant_1_0/sim/design_sen_xlconstant_1_0.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_sim_clk_gen_0_0/sim/design_sen_sim_clk_gen_0_0.v" \
"../../../../reuniao-2408.ip_user_files/bd/design_sen/sim/design_sen.v" \
"../../../../reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
