// Seed: 3071772813
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input wor id_2,
    output supply0 id_3
);
  wire id_5;
  ;
  wire id_6;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  wand  id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire [1 : 1] id_1;
  timeunit 1ps;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wand id_3;
  module_2 modCall_1 ();
  output wire id_2;
  output reg id_1;
  static logic id_4;
  assign id_3 = id_4 == -1;
  initial begin : LABEL_0
    id_1 <= 1;
    wait (id_4);
  end
  wire id_5 = 1;
endmodule
