;redcode
;assert 1
	SPL 0, <754
	CMP -207, <-134
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 0, @0
	SUB 0, @0
	SLT 41, @40
	SUB @124, 107
	SUB @124, 106
	JMZ 114, 10
	SUB 10, 0
	JMZ 114, 10
	JMZ 114, 10
	SUB 10, 0
	SUB 10, 0
	DAT #30, #9
	MOV -4, <-20
	SPL 0, <754
	SUB @124, 106
	SLT #321, 550
	SPL 0, <754
	MOV -1, <-20
	ADD 210, 60
	SUB @124, 106
	SUB 0, @0
	SLT 321, 550
	SUB #72, @200
	MOV -4, <-20
	SUB @124, 106
	JMZ 114, 10
	MOV -4, <-20
	JMZ <124, 156
	SUB 0, @0
	DAT #210, #-500
	SUB #4, @-4
	SUB @124, 106
	SUB 30, 207
	SUB 12, @10
	SUB #72, @200
	SUB #72, @200
	SUB 12, @10
	SUB #-1, <-81
	SUB #-1, <-81
	ADD 240, -60
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	ADD @-30, 9
	ADD @-30, 9
	MOV -4, <-20
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV @-127, @100
	MOV @-127, @100
	SUB 0, 10
	CMP #172, @260
	SUB -17, <-126
	SUB -17, <-126
	SUB @12, @-10
	SUB @12, @-10
	MOV -7, <-20
	SUB <432, @105
	SUB <432, @105
	SUB #332, @105
	SLT 721, -600
	ADD #-72, @200
	ADD #-72, @200
	CMP #172, @260
	CMP #0, 0
	CMP @12, @-10
	CMP @12, @-10
	CMP @12, @-10
	SUB @12, @-10
	DJN -1, @-20
	SUB #332, @105
	SUB #332, @105
	ADD @12, @-10
	MOV -7, <-20
	CMP #172, @260
	SUB @12, @-10
	JMP -12, <-10
	SUB #172, @260
	SUB #-332, @105
	SUB @12, @-10
	MOV #123, 100
	MOV <721, -600
	SLT 721, -600
	JMN @12, #200
	JMN @12, #200
	JMN @12, #200
	JMN @12, #200
	ADD 90, -2
	ADD 210, 30
	SUB #72, @200
	SPL 0, <-2
	JMP -12, <-10
