parent	,	V_20
DIV_ROUND_UP	,	F_5
dev_info	,	F_28
"initialized. timer margin=%d sec\n"	,	L_13
coh901327_watchdog_reset	,	F_35
U300_WDOG_D2R_DISABLE_STATUS_ENABLED	,	V_19
dev	,	V_38
clk_put	,	F_20
coh901327_resume	,	F_34
watchdog_device	,	V_25
state	,	V_55
"%s(): watchdog not disabled! D2R value %04x\n"	,	L_2
val	,	V_2
U300_WDOG_TR	,	V_15
margin	,	V_53
clk	,	V_12
coh901327_enable	,	F_1
wdt_dev	,	V_26
WDIOF_CARDRESET	,	V_47
out_no_wdog	,	V_54
request_irq	,	F_30
EIO	,	V_51
U300_WDOG_SR_STATUS_TIMED_OUT	,	V_45
IRQ_HANDLED	,	V_33
irqmaskstore	,	V_56
coh901327_ping	,	F_11
" Bark"	,	L_12
__func__	,	V_21
wdd	,	V_27
U300_WDOG_FR_FEED_RESTART_TIMER	,	V_16
coh901327_suspend	,	F_33
coh901327_interrupt	,	F_14
U300_WDOG_CR_VALID_IND	,	V_28
device	,	V_37
"currently enabled! (disabling it now)\n"	,	L_10
U300_WDOG_CR	,	V_18
free_irq	,	F_18
freq	,	V_3
DRV_NAME	,	V_50
U300_WDOG_D1R	,	V_23
coh901327_settimeout	,	F_12
U300_WDOG_SR	,	V_44
dev_crit	,	F_15
"in normal status, no timeouts have occurred.\n"	,	L_7
U300_WDOG_D1R_DISABLE1_DISABLE_TIMER	,	V_22
U300_WDOG_RR_RESTART_VALUE_RESUME	,	V_8
u16	,	T_1
clk_prepare_enable	,	F_27
devm_ioremap_resource	,	F_23
watchdog_unregister_device	,	F_17
wdogenablestore	,	V_57
coh901327_probe	,	F_21
U300_WDOG_CR_COUNT_VALUE_MASK	,	V_29
U300_WDOG_D2R	,	V_6
irq	,	V_30
coh901327_remove	,	F_16
U300_WDOG_RR	,	V_9
out_no_irq	,	V_52
coh901327_disable	,	F_8
U300_WDOG_JOR	,	V_59
U300_WDOG_IMR	,	V_14
__exit	,	T_3
__init	,	T_4
watchdog_register_device	,	F_32
U300_WDOG_SR_RESET_STATUS_RESET	,	V_49
platform_device	,	V_34
U300_WDOG_IER	,	V_11
U300_WDOG_IER_WILL_BARK_IRQ_ACK_ENABLE	,	V_10
data	,	V_31
"contains an illegal enable/disable code (%08x)\n"	,	L_11
coh901327_stop	,	F_10
pdev	,	V_35
U300_WDOG_D2R_DISABLE_STATUS_DISABLED	,	V_7
"contains an illegal status code (%08x)\n"	,	L_8
platform_get_irq	,	F_29
ret	,	V_39
res	,	V_41
delay_ns	,	V_4
resource	,	V_40
coh901327_start	,	F_9
watchdog_init_timeout	,	F_31
PTR_ERR	,	F_25
U300_WDOG_SR_STATUS_NORMAL	,	V_48
clk_get_rate	,	F_4
ndelay	,	F_6
platform_get_resource	,	F_22
"%s(): watchdog not enabled! D2R value %04x\n"	,	L_1
"could not prepare and enable clock\n"	,	L_5
coh901327_wdt	,	V_36
U300_WDOG_JOR_JTAG_WATCHDOG_ENABLE	,	V_58
timeout	,	V_1
U300_WDOG_IMR_WILL_BARK_IRQ_ENABLE	,	V_13
dev_err	,	F_7
U300_WDOG_FR	,	V_17
readw	,	F_2
virtbase	,	V_5
IORESOURCE_MEM	,	V_42
clk_get	,	F_26
U300_WDOG_IER_WILL_BARK_IRQ_EVENT_IND	,	V_32
U300_WDOG_D2R_DISABLE2_DISABLE_TIMER	,	V_24
irqreturn_t	,	T_2
out_no_clk_enable	,	V_43
bootstatus	,	V_46
clk_disable_unprepare	,	F_19
"currently disabled.\n"	,	L_9
"watchdog timed out since last chip reset!\n"	,	L_6
writew	,	F_3
"could not get clock\n"	,	L_4
coh901327_gettimeleft	,	F_13
pm_message_t	,	T_5
"watchdog is barking!\n"	,	L_3
IS_ERR	,	F_24
