Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  8 08:32:27 2024
| Host         : DESKTOP-LJEVFFN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.830        0.000                      0                 5314        0.035        0.000                      0                 5314        9.020        0.000                       0                  2208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.830        0.000                      0                 5287        0.035        0.000                      0                 5287        9.020        0.000                       0                  2208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.876        0.000                      0                   27        0.561        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.830ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.580ns (20.480%)  route 6.135ns (79.520%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 23.442 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.658     3.790    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_clk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=2, routed)           0.911     5.157    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/p_3_in
    SLICE_X25Y57         LUT2 (Prop_lut2_I1_O)        0.152     5.309 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]_INST_0/O
                         net (fo=35, routed)          0.905     6.214    design_1_i/axi_timer_0/U0/TC_CORE_I/bus2ip_wrce[5]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.326     6.540 r  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1/O
                         net (fo=1, routed)           0.515     7.054    design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1_n_0
    SLICE_X25Y57         LUT4 (Prop_lut4_I3_O)        0.124     7.178 r  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0/O
                         net (fo=4, routed)           1.373     8.552    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.124     8.676 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0/O
                         net (fo=2, routed)           0.300     8.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/A[4]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.100 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.476     9.575    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     9.699 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0/O
                         net (fo=2, routed)           0.974    10.674    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_wready
    SLICE_X4Y51          LUT2 (Prop_lut2_I1_O)        0.150    10.824 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/S_AXI_WREADY[0]_INST_0/O
                         net (fo=1, routed)           0.681    11.504    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.592    23.442    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.282    23.724    
                         clock uncertainty           -0.302    23.422    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.087    22.335    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 10.830    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 1.692ns (20.547%)  route 6.543ns (79.453%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 23.382 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     5.350 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=27, routed)          5.757    11.107    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Bus2IP_Data[28]
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124    11.231 f  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Reset2Bus_WrAck_INST_0_i_1/O
                         net (fo=2, routed)           0.403    11.634    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Reset2Bus_WrAck_INST_0_i_1_n_0
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.118    11.752 r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/reset_trig_i_1/O
                         net (fo=1, routed)           0.382    12.134    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/reset_trig0
    SLICE_X3Y63          FDRE                                         r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.533    23.382    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X3Y63          FDRE                                         r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/reset_trig_reg/C
                         clock pessimism              0.282    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)       -0.264    23.098    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             11.015ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.992ns (23.872%)  route 6.353ns (76.128%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.658     3.790    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_clk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     4.246 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=2, routed)           0.911     5.157    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/p_3_in
    SLICE_X25Y57         LUT2 (Prop_lut2_I1_O)        0.152     5.309 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]_INST_0/O
                         net (fo=35, routed)          0.905     6.214    design_1_i/axi_timer_0/U0/TC_CORE_I/bus2ip_wrce[5]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.326     6.540 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1/O
                         net (fo=1, routed)           0.515     7.054    design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1_n_0
    SLICE_X25Y57         LUT4 (Prop_lut4_I3_O)        0.124     7.178 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0/O
                         net (fo=4, routed)           1.373     8.552    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0/O
                         net (fo=2, routed)           0.300     8.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/A[4]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.100 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.476     9.575    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     9.699 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0/O
                         net (fo=2, routed)           0.415    10.114    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_wready
    SLICE_X5Y55          LUT3 (Prop_lut3_I2_O)        0.118    10.232 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw_i_1/O
                         net (fo=2, routed)           0.498    10.730    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/M_READY[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.326    11.056 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/S_READY_INST_0/O
                         net (fo=5, routed)           0.578    11.634    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/M_AWREADY
    SLICE_X5Y51          LUT5 (Prop_lut5_I2_O)        0.118    11.752 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.382    12.134    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.539    23.388    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/ACLK
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.296    23.684    
                         clock uncertainty           -0.302    23.382    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.233    23.149    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                 11.015    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.122ns (24.901%)  route 6.400ns (75.099%))
  Logic Levels:           10  (LUT2=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.658     3.790    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_clk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     4.246 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=2, routed)           0.911     5.157    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/p_3_in
    SLICE_X25Y57         LUT2 (Prop_lut2_I1_O)        0.152     5.309 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]_INST_0/O
                         net (fo=35, routed)          0.905     6.214    design_1_i/axi_timer_0/U0/TC_CORE_I/bus2ip_wrce[5]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.326     6.540 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1/O
                         net (fo=1, routed)           0.515     7.054    design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1_n_0
    SLICE_X25Y57         LUT4 (Prop_lut4_I3_O)        0.124     7.178 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0/O
                         net (fo=4, routed)           1.373     8.552    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0/O
                         net (fo=2, routed)           0.300     8.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/A[4]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.100 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.476     9.575    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     9.699 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0/O
                         net (fo=2, routed)           0.415    10.114    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_wready
    SLICE_X5Y55          LUT3 (Prop_lut3_I2_O)        0.118    10.232 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw_i_1/O
                         net (fo=2, routed)           0.498    10.730    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/M_READY[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.326    11.056 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/S_READY_INST_0/O
                         net (fo=5, routed)           0.578    11.634    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/M_AWREADY
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124    11.758 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=1, routed)           0.429    12.187    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.311 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    12.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.539    23.388    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/ACLK
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.296    23.684    
                         clock uncertainty           -0.302    23.382    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.031    23.413    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         23.413    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 1.822ns (21.720%)  route 6.567ns (78.280%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 23.382 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     5.350 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=27, routed)          5.757    11.107    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Bus2IP_Data[28]
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124    11.231 r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Reset2Bus_WrAck_INST_0_i_1/O
                         net (fo=2, routed)           0.403    11.634    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Reset2Bus_WrAck_INST_0_i_1_n_0
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.124    11.758 r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Reset2Bus_WrAck_INST_0/O
                         net (fo=1, routed)           0.406    12.164    design_1_i/xadc_wiz_0/U0/rst_ip2bus_wrack
    SLICE_X3Y64          LUT5 (Prop_lut5_I2_O)        0.124    12.288 r  design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_i_1/O
                         net (fo=1, routed)           0.000    12.288    design_1_i/xadc_wiz_0/U0/ip2bus_wrack_int1
    SLICE_X3Y64          FDRE                                         r  design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.533    23.382    design_1_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                         clock pessimism              0.282    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.031    23.393    design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                         23.393    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.483ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/sw_rst_cond_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 1.574ns (19.648%)  route 6.437ns (80.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 23.382 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     5.350 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=30, routed)          6.437    11.786    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Bus2IP_Data[31]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/sw_rst_cond_d1_i_1/O
                         net (fo=1, routed)           0.000    11.910    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/sw_rst_cond
    SLICE_X3Y63          FDRE                                         r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/sw_rst_cond_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.533    23.382    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X3Y63          FDRE                                         r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/sw_rst_cond_d1_reg/C
                         clock pessimism              0.282    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.031    23.393    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/sw_rst_cond_d1_reg
  -------------------------------------------------------------------
                         required time                         23.393    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                 11.483    

Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.698ns (21.189%)  route 6.316ns (78.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 23.382 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     5.350 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=30, routed)          5.729    11.079    design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Bus2IP_Data[31]
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.203 r  design_1_i/xadc_wiz_0/U0/SOFT_RESET_I/Reset2Bus_Error_INST_0/O
                         net (fo=1, routed)           0.586    11.789    design_1_i/xadc_wiz_0/U0/rst_ip2bus_error
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124    11.913 r  design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_i_1/O
                         net (fo=1, routed)           0.000    11.913    design_1_i/xadc_wiz_0/U0/ip2bus_error_int1
    SLICE_X4Y63          FDRE                                         r  design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.533    23.382    design_1_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X4Y63          FDRE                                         r  design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                         clock pessimism              0.282    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.077    23.439    design_1_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                         23.439    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                 11.526    

Slack (MET) :             11.533ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 2.026ns (24.994%)  route 6.080ns (75.006%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 23.387 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.658     3.790    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_clk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     4.246 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=2, routed)           0.911     5.157    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/p_3_in
    SLICE_X25Y57         LUT2 (Prop_lut2_I1_O)        0.152     5.309 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]_INST_0/O
                         net (fo=35, routed)          0.905     6.214    design_1_i/axi_timer_0/U0/TC_CORE_I/bus2ip_wrce[5]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.326     6.540 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1/O
                         net (fo=1, routed)           0.515     7.054    design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1_n_0
    SLICE_X25Y57         LUT4 (Prop_lut4_I3_O)        0.124     7.178 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0/O
                         net (fo=4, routed)           1.373     8.552    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0/O
                         net (fo=2, routed)           0.300     8.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/A[4]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.100 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.476     9.575    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     9.699 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0/O
                         net (fo=2, routed)           0.415    10.114    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_wready
    SLICE_X5Y55          LUT3 (Prop_lut3_I2_O)        0.118    10.232 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw_i_1/O
                         net (fo=2, routed)           0.498    10.730    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/M_READY[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.326    11.056 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/S_READY_INST_0/O
                         net (fo=5, routed)           0.688    11.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/S_READY
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.152    11.896 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    11.896    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.538    23.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/ACLK
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.296    23.683    
                         clock uncertainty           -0.302    23.381    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.047    23.428    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         23.428    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                 11.533    

Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 2.024ns (25.234%)  route 5.997ns (74.766%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 23.387 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.658     3.790    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_clk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     4.246 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=2, routed)           0.911     5.157    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/p_3_in
    SLICE_X25Y57         LUT2 (Prop_lut2_I1_O)        0.152     5.309 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]_INST_0/O
                         net (fo=35, routed)          0.905     6.214    design_1_i/axi_timer_0/U0/TC_CORE_I/bus2ip_wrce[5]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.326     6.540 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1/O
                         net (fo=1, routed)           0.515     7.054    design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0_i_1_n_0
    SLICE_X25Y57         LUT4 (Prop_lut4_I3_O)        0.124     7.178 f  design_1_i/axi_timer_0/U0/TC_CORE_I/ip2bus_wrack_INST_0/O
                         net (fo=4, routed)           1.373     8.552    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0/O
                         net (fo=2, routed)           0.300     8.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/A[4]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.100 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.476     9.575    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0_i_2_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     9.699 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/mi_wready_mux_inst/O[0]_INST_0/O
                         net (fo=2, routed)           0.415    10.114    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_wready
    SLICE_X5Y55          LUT3 (Prop_lut3_I2_O)        0.118    10.232 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw_i_1/O
                         net (fo=2, routed)           0.498    10.730    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/M_READY[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.326    11.056 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/S_READY_INST_0/O
                         net (fo=5, routed)           0.605    11.661    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/S_READY
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.150    11.811 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.538    23.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/ACLK
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.296    23.683    
                         clock uncertainty           -0.302    23.381    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.047    23.428    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         23.428    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                 11.618    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[4]
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 1.450ns (21.036%)  route 5.443ns (78.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 23.320 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     5.350 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=23, routed)          5.443    10.792    design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Bus2IP_Data[27]
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.471    23.320    design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Bus2IP_Clk
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.282    23.602    
                         clock uncertainty           -0.302    23.300    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[4])
                                                     -0.648    22.652    design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                 11.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.710%)  route 0.176ns (43.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.566     1.485    design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/Clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/Q
                         net (fo=2, routed)           0.176     1.789    design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/Load_In[8]
    SLICE_X18Y50         LUT3 (Prop_lut3_I0_O)        0.102     1.891 r  design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[8]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.829     1.867    design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/Clk
    SLICE_X18Y50         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.107     1.856    design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.899%)  route 0.258ns (61.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.563     1.482    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/ACLK
    SLICE_X6Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.258     1.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[18]
    SLICE_X6Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.836     1.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X6Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.118     1.756    
    SLICE_X6Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.865    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.566     1.485    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Clk
    SLICE_X15Y47         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I/Q
                         net (fo=2, routed)           0.218     1.844    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_Reg[25]
    SLICE_X23Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_i_1/O
                         net (fo=1, routed)           0.000     1.889    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt0
    SLICE_X23Y48         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.831     1.869    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Clk
    SLICE_X23Y48         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/C
                         clock pessimism             -0.123     1.746    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.091     1.837    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.729%)  route 0.271ns (62.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.581     1.500    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/ACLK
    SLICE_X4Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.271     1.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[26]
    SLICE_X0Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.853     1.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X0Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.118     1.773    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.882    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.459%)  route 0.223ns (54.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.559     1.478    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/Clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/Q
                         net (fo=5, routed)           0.223     1.843    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/CounterReg_DBus[20]
    SLICE_X22Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     1.888    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.825     1.863    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/Clk
    SLICE_X22Y53         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/C
                         clock pessimism             -0.123     1.740    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.091     1.831    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.759    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[19]
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.851     1.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.371     1.517    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/ACLK
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.821    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.596%)  route 0.231ns (55.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.559     1.478    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/Clk
    SLICE_X18Y55         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I/Q
                         net (fo=2, routed)           0.231     1.851    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/Load_In[15]
    SLICE_X22Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.896 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[15]_i_1/O
                         net (fo=1, routed)           0.000     1.896    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[15]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.825     1.863    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/Clk
    SLICE_X22Y55         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/C
                         clock pessimism             -0.123     1.740    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.092     1.832    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.450%)  route 0.196ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/ACLK
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.196     1.826    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.762    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.979%)  route 0.292ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.581     1.500    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/ACLK
    SLICE_X4Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.292     1.956    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[24]
    SLICE_X0Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.853     1.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X0Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.118     1.773    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.890    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         20.000      16.000     XADC_X0Y0       design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y46    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y46    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y46    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y46    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y55    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X23Y57    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y55    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y55    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y38    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.876ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.715ns (31.626%)  route 1.546ns (68.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.832     6.044    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X26Y63         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X26Y63         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[6]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X26Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 16.876    

Slack (MET) :             16.880ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.715ns (31.687%)  route 1.541ns (68.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.827     6.039    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y63         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y63         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[0]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X27Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 16.880    

Slack (MET) :             16.880ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.715ns (31.687%)  route 1.541ns (68.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.827     6.039    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y63         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y63         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[11]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X27Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 16.880    

Slack (MET) :             16.880ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.715ns (31.687%)  route 1.541ns (68.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.827     6.039    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y63         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y63         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[2]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X27Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 16.880    

Slack (MET) :             16.880ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.715ns (31.687%)  route 1.541ns (68.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.827     6.039    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y63         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y63         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[7]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X27Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 16.880    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.715ns (31.064%)  route 1.587ns (68.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.872     6.085    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X28Y63         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X28Y63         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[3]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X28Y63         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[3]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/sda_int_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.715ns (32.489%)  route 1.486ns (67.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 23.325 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.772     5.984    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X24Y65         FDPE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.476    23.325    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X24Y65         FDPE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/sda_int_reg/C
                         clock pessimism              0.296    23.621    
                         clock uncertainty           -0.302    23.319    
    SLICE_X24Y65         FDPE (Recov_fdpe_C_PRE)     -0.361    22.958    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/sda_int_reg
  -------------------------------------------------------------------
                         required time                         22.958    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.715ns (32.489%)  route 1.486ns (67.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 23.325 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.772     5.984    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X25Y65         FDPE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.476    23.325    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X25Y65         FDPE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_reg/C
                         clock pessimism              0.296    23.621    
                         clock uncertainty           -0.302    23.319    
    SLICE_X25Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    22.960    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_reg
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.715ns (33.702%)  route 1.407ns (66.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.692     5.904    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X29Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X29Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[13]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.715ns (33.702%)  route 1.407ns (66.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 23.330 - 20.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.651     3.783    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.419     4.202 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.714     4.916    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.296     5.212 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.692     5.904    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X29Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        1.481    23.330    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X29Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[14]/C
                         clock pessimism              0.296    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.919    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.919    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                 17.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.226ns (30.728%)  route 0.509ns (69.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.152     2.206    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y65         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.822     1.860    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y65         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[12]/C
                         clock pessimism             -0.123     1.737    
    SLICE_X27Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.226ns (30.728%)  route 0.509ns (69.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.152     2.206    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y65         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.822     1.860    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y65         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[15]/C
                         clock pessimism             -0.123     1.737    
    SLICE_X27Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.930%)  route 0.583ns (72.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.226     2.280    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[10]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.930%)  route 0.583ns (72.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.226     2.280    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[1]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.930%)  route 0.583ns (72.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.226     2.280    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[4]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.930%)  route 0.583ns (72.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.226     2.280    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[5]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.930%)  route 0.583ns (72.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.226     2.280    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[8]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.930%)  route 0.583ns (72.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.226     2.280    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X27Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[9]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/stretch_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.226ns (26.093%)  route 0.640ns (73.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.283     2.337    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X30Y64         FDCE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.823     1.861    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X30Y64         FDCE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/stretch_reg/C
                         clock pessimism             -0.123     1.738    
    SLICE_X30Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/stretch_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.226ns (25.945%)  route 0.645ns (74.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.551     1.470    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/iclk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/reset_reg/Q
                         net (fo=6, routed)           0.357     1.956    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/reset_n
    SLICE_X26Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2/O
                         net (fo=27, routed)          0.288     2.342    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/busy_i_2_n_0
    SLICE_X24Y67         FDPE                                         f  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2208, routed)        0.817     1.855    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/clk
    SLICE_X24Y67         FDPE                                         r  design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/bit_cnt_reg[0]/C
                         clock pessimism             -0.123     1.732    
    SLICE_X24Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.661    design_1_i/myLCD_0/U0/myLCD_v1_0_S00_AXI_inst/INST_i2c_lcd/INST_i2c_manager/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.681    





