INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/Projects/vivado/lab_8_exercise/exercise_1/exercise_1.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/Projects/vivado/lab_8_exercise/exercise_1/exercise_1.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_c_counter_binary_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/Projects/vivado/lab_8_exercise/exercise_1/exercise_1.srcs/sources_1/imports/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
