<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="56101fs"></ZoomEndTime>
      <Cursor1Time time="27000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="112"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="53" />
   <wave_markers>
      <marker time="62000" label="" />
      <marker time="25000" label="" />
      <marker time="12000" label="" />
   </wave_markers>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/attack" type="logic">
      <obj_property name="ElementShortName">attack</obj_property>
      <obj_property name="ObjectShortName">attack</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/error" type="logic">
      <obj_property name="ElementShortName">error</obj_property>
      <obj_property name="ObjectShortName">error</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/valid" type="logic">
      <obj_property name="ElementShortName">valid</obj_property>
      <obj_property name="ObjectShortName">valid</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/busy" type="logic">
      <obj_property name="ElementShortName">busy</obj_property>
      <obj_property name="ObjectShortName">busy</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/network_in" type="array">
      <obj_property name="ElementShortName">network_in[19:0]</obj_property>
      <obj_property name="ObjectShortName">network_in[19:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/network_out" type="array">
      <obj_property name="ElementShortName">network_out[19:0]</obj_property>
      <obj_property name="ObjectShortName">network_out[19:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/cpu_in" type="array">
      <obj_property name="ElementShortName">cpu_in[16:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_in[16:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/cpu_out" type="array">
      <obj_property name="ElementShortName">cpu_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/recv" type="logic">
      <obj_property name="ElementShortName">recv</obj_property>
      <obj_property name="ObjectShortName">recv</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/send" type="logic">
      <obj_property name="ElementShortName">send</obj_property>
      <obj_property name="ObjectShortName">send</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/pc/addr_out" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">addr_out[5:0]</obj_property>
      <obj_property name="ObjectShortName">addr_out[5:0]</obj_property>
      <obj_property name="CustomSignalColor">#0000FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">PC</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/insn_mem/insn_out" type="array">
      <obj_property name="ElementShortName">insn_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">insn_out[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#0000FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_register_a" type="array">
      <obj_property name="ElementShortName">read_register_a[3:0]</obj_property>
      <obj_property name="ObjectShortName">read_register_a[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_register_b" type="array">
      <obj_property name="ElementShortName">read_register_b[3:0]</obj_property>
      <obj_property name="ObjectShortName">read_register_b[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_data" type="array">
      <obj_property name="ElementShortName">write_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_register" type="array">
      <obj_property name="ElementShortName">write_register[3:0]</obj_property>
      <obj_property name="ObjectShortName">write_register[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_enable" type="logic">
      <obj_property name="ElementShortName">write_enable</obj_property>
      <obj_property name="ObjectShortName">write_enable</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">registers</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_data_a" type="array">
      <obj_property name="ElementShortName">read_data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_a[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_data_b" type="array">
      <obj_property name="ElementShortName">read_data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_b[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/ctr" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">ctr[1:0]</obj_property>
      <obj_property name="ObjectShortName">ctr[1:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">alu task</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/mux_alu_ctr/data_a" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">flip out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/mux_alu_ctr/data_b" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">rol out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/mux_alu_ctr/data_c" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_c[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_c[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">xor out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/mux_alu_ctr/data_d" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_d[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_d[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">parity out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/mux_alu_ctr/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/alu_out" type="array">
      <obj_property name="ElementShortName">alu_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_mem_reg_write" type="logic">
      <obj_property name="ElementShortName">sig_mem_reg_write</obj_property>
      <obj_property name="ObjectShortName">sig_mem_reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_wb_reg_write" type="logic">
      <obj_property name="ElementShortName">sig_wb_reg_write</obj_property>
      <obj_property name="ObjectShortName">sig_wb_reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_mem_write_register" type="array">
      <obj_property name="ElementShortName">sig_mem_write_register[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_mem_write_register[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_wb_write_register" type="array">
      <obj_property name="ElementShortName">sig_wb_write_register[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_wb_write_register[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_ex_reg_1" type="array">
      <obj_property name="ElementShortName">sig_ex_reg_1[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_ex_reg_1[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_ex_reg_2" type="array">
      <obj_property name="ElementShortName">sig_ex_reg_2[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_ex_reg_2[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_frwd_ctr_a" type="array">
      <obj_property name="ElementShortName">sig_frwd_ctr_a[1:0]</obj_property>
      <obj_property name="ObjectShortName">sig_frwd_ctr_a[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_frwd_ctr_b" type="array">
      <obj_property name="ElementShortName">sig_frwd_ctr_b[1:0]</obj_property>
      <obj_property name="ObjectShortName">sig_frwd_ctr_b[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_frwd_a" type="array">
      <obj_property name="ElementShortName">sig_frwd_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_frwd_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_frwd_b" type="array">
      <obj_property name="ElementShortName">sig_frwd_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_frwd_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_reg_dst/data_a" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_a[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">mux_reg_dst_data_a</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_reg_dst/data_b" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_b[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">mux_reg_dst_data_b</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_reg_dst/data_out" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="label">mux_reg_dst_data_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/addr_in" type="array">
      <obj_property name="ElementShortName">addr_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">addr_in[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/sig_data_mem" type="array">
      <obj_property name="ElementShortName">sig_data_mem[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem[0:15][15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_mem_to_reg/mux_select" type="logic">
      <obj_property name="ElementShortName">mux_select</obj_property>
      <obj_property name="ObjectShortName">mux_select</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_mem_to_reg/data_a" type="array">
      <obj_property name="ElementShortName">data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_mem_to_reg/data_b" type="array">
      <obj_property name="ElementShortName">data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_mem_to_reg/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mem_net_out" type="array">
      <obj_property name="ElementShortName">mem_net_out[19:0]</obj_property>
      <obj_property name="ObjectShortName">mem_net_out[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_mem_mem_write" type="logic">
      <obj_property name="ElementShortName">sig_mem_mem_write</obj_property>
      <obj_property name="ObjectShortName">sig_mem_mem_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_mem_read_data_b" type="array">
      <obj_property name="ElementShortName">sig_mem_read_data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_mem_read_data_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/sig_data_mem" type="array">
      <obj_property name="ElementShortName">sig_data_mem[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem[0:15][15:0]</obj_property>
   </wvobject>
</wave_config>
