{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 03:18:49 2005 " "Info: Processing started: Sun Apr 24 03:18:49 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off traffic -c traffic " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off traffic -c traffic" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic EPM1270T144C5ES " "Info: Selected device EPM1270T144C5ES for design \"traffic\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "traffic.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\] Global clock " "Info: Automatically promoted some destinations of signal \"clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|counter_cella13 " "Info: Destination \"clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|counter_cella13\" may be non-global or may not use global clock" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_gen:inst1\|reduce_nor~191 " "Info: Destination \"clk_gen:inst1\|reduce_nor~191\" may be non-global or may not use global clock" {  } {  } 0}  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/cntr_b67.tdf" 236 8 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[23\] Global clock " "Info: Automatically promoted some destinations of signal \"clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[23\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|counter_cella23 " "Info: Destination \"clk_gen:inst1\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|counter_cella23\" may be non-global or may not use global clock" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_gen:inst1\|reduce_nor~191 " "Info: Destination \"clk_gen:inst1\|reduce_nor~191\" may be non-global or may not use global clock" {  } {  } 0}  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/cntr_b67.tdf" 236 8 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_gen:inst1\|reduce_nor~0 Global clock " "Info: Automatically promoted signal \"clk_gen:inst1\|reduce_nor~0\" to use Global clock" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst1\|reduce_nor~0" } } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" Compiler "traffic" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/" "" "" { clk_gen:inst1|reduce_nor~0 } "NODE_NAME" } "" } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic.fld" "" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic.fld" "" "" { clk_gen:inst1|reduce_nor~0 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Info: Moving registers into LUTs to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "" "Info: Finished moving registers into LUTs" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.028 ns register pin " "Info: Estimated most critical path is register to pin delay of 6.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bin2seg0_scan:inst\|bin\[3\] 1 REG LAB_X4_Y4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y4; Fanout = 7; REG Node = 'bin2seg0_scan:inst\|bin\[3\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" Compiler "traffic" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/" "" "" { bin2seg0_scan:inst|bin[3] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.932 ns) 1.390 ns bin2seg0_scan:inst\|seven_seg\[3\]~123 2 COMB LAB_X4_Y4 2 " "Info: 2: + IC(0.458 ns) + CELL(0.932 ns) = 1.390 ns; Loc. = LAB_X4_Y4; Fanout = 2; COMB Node = 'bin2seg0_scan:inst\|seven_seg\[3\]~123'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" Compiler "traffic" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/" "" "1.390 ns" { bin2seg0_scan:inst|bin[3] bin2seg0_scan:inst|seven_seg[3]~123 } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/bin2seg0_scan.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.316 ns) + CELL(2.322 ns) 6.028 ns seg\[0\] 3 PIN PIN_37 0 " "Info: 3: + IC(2.316 ns) + CELL(2.322 ns) = 6.028 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'seg\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" Compiler "traffic" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/" "" "4.638 ns" { bin2seg0_scan:inst|seven_seg[3]~123 seg[0] } "NODE_NAME" } "" } } { "traffic.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/traffic.bdf" { { 312 560 736 328 "seg\[7..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.254 ns 53.98 % " "Info: Total cell delay = 3.254 ns ( 53.98 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.774 ns 46.02 % " "Info: Total interconnect delay = 2.774 ns ( 46.02 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic_cmp.qrpt" Compiler "traffic" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/db/traffic.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/traffic/" "" "6.028 ns" { bin2seg0_scan:inst|bin[3] bin2seg0_scan:inst|seven_seg[3]~123 seg[0] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and/or routability requirements required full optimization" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 03:18:51 2005 " "Info: Processing ended: Sun Apr 24 03:18:51 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
