// Seed: 2749520909
module module_0 (
    input wire id_0
);
  string id_2;
  logic [7:0][!  -1] id_3;
  assign module_1.id_9 = 0;
  id_4(
      {"", id_3, ~id_0}, id_2
  );
endmodule
module module_1 (
    inout uwire id_0,
    output wire id_1,
    output wire id_2,
    output wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12
);
  wire id_14, id_15;
  assign id_1 = -1;
  wire id_16;
  module_0 modCall_1 (id_6);
  wire id_17;
  parameter id_18 = -1;
endmodule
