#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Mar 27 12:42:10 2024
# Process ID: 5853
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 3179.313 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
set_property top operation_controller [current_fileset]
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets operation_controller ]
Command: launch_simulation  -simset operation_controller
INFO: [Vivado 12-12493] Simulation top is 'tb_operation_controller'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'operation_controller'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_operation_controller' in fileset 'operation_controller'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'operation_controller'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_operation_controller_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_operation_controller
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_operation_controller_behav xil_defaultlib.tb_operation_controller xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_operation_controller_behav xil_defaultlib.tb_operation_controller xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'index' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller.sv:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell
Compiling module xil_defaultlib.calculate_output
Compiling module xil_defaultlib.LSTM_Unit
Compiling module xil_defaultlib.calculate_output(INDEX=1)
Compiling module xil_defaultlib.LSTM_Unit(INDEX=1)
Compiling module xil_defaultlib.lstm_layer
Compiling module xil_defaultlib.operation_controller
Compiling module xil_defaultlib.tb_operation_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_operation_controller_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_operation_controller_behav -key {Behavioral:operation_controller:Functional:tb_operation_controller} -tclbatch {tb_operation_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_operation_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
Time =                 4000, finish = x

Time =                 4000, finish = 1
Time =                 4000, finish_layer = 1


At time =                 5000, vector_ht = [xx, xx]
At time =                 5000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                 5000, vector_ht = [xx, xx]
At time =                 5000, vector_cell = [xx, xx]

----------------------------------

At time =                 7000, Local enable = 0
At time =                 7000, vector_x = {xx, xx}, step = 0
At time = 7000, init_n1 = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 7000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 7000, u1_after_add_output_input3 = xxxxxxxx, u1_after_add_output_forget3 = xxxxxxxx, u1_after_add_output_cell3 = xxxxxxxx, u1_after_add_output_output3 = xxxxxxxx
At time = 7000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 7f, u1_output_output3_sigmoid = 7f

At time = 7000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 7000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 7000, init_n2 = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 7000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 7000, u2_after_add_output_input3 = xxxxxxxx, u2_after_add_output_forget3 = xxxxxxxx, u2_after_add_output_cell3 = xxxxxxxx, u2_after_add_output_output3 = xxxxxxxx
At time = 7000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 7f, u2_output_cell_update3_tanh = 7f, u2_output_output3_sigmoid = 7f

At time = 7000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 7000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                10000, vector_ht = [xx, xx]
At time =                10000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                10000, vector_ht = [xx, xx]
At time =                10000, vector_cell = [xx, xx]


At time =                15000, vector_ht = [xx, xx]
At time =                15000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                15000, vector_ht = [xx, xx]
At time =                15000, vector_cell = [xx, xx]

----------------------------------

At time =                17000, Local enable = 0
At time =                17000, vector_x = {xx, xx}, step = 0
At time = 17000, init_n1 = 0
At time = 17000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 17000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 17000, u1_after_add_output_input3 = xxxxxxxx, u1_after_add_output_forget3 = xxxxxxxx, u1_after_add_output_cell3 = xxxxxxxx, u1_after_add_output_output3 = xxxxxxxx
At time = 17000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 7f, u1_output_output3_sigmoid = 7f

At time = 17000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 17000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 17000, init_n2 = 0
At time = 17000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 17000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 17000, u2_after_add_output_input3 = xxxxxxxx, u2_after_add_output_forget3 = xxxxxxxx, u2_after_add_output_cell3 = xxxxxxxx, u2_after_add_output_output3 = xxxxxxxx
At time = 17000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 7f, u2_output_cell_update3_tanh = 7f, u2_output_output3_sigmoid = 7f

At time = 17000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 17000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                20000, vector_ht = [xx, xx]
At time =                20000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                20000, vector_ht = [xx, xx]
At time =                20000, vector_cell = [xx, xx]


At time =                25000, vector_ht = [xx, xx]
At time =                25000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                25000, vector_ht = [xx, xx]
At time =                25000, vector_cell = [xx, xx]

----------------------------------

At time =                27000, Local enable = 0
At time =                27000, vector_x = {xx, xx}, step = 0
At time = 27000, init_n1 = 0
At time = 27000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 27000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 27000, u1_after_add_output_input3 = xxxxxxxx, u1_after_add_output_forget3 = xxxxxxxx, u1_after_add_output_cell3 = xxxxxxxx, u1_after_add_output_output3 = xxxxxxxx
At time = 27000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 7f, u1_output_output3_sigmoid = 7f

At time = 27000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 27000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 27000, init_n2 = 0
At time = 27000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 27000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 27000, u2_after_add_output_input3 = xxxxxxxx, u2_after_add_output_forget3 = xxxxxxxx, u2_after_add_output_cell3 = xxxxxxxx, u2_after_add_output_output3 = xxxxxxxx
At time = 27000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 7f, u2_output_cell_update3_tanh = 7f, u2_output_output3_sigmoid = 7f

At time = 27000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 27000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                30000, vector_ht = [xx, xx]
At time =                30000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                30000, vector_ht = [xx, xx]
At time =                30000, vector_cell = [xx, xx]

Time =                33000, finish = 1

At time =                35000, vector_ht = [xx, xx]
At time =                35000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                35000, vector_ht = [xx, xx]
At time =                35000, vector_cell = [xx, xx]

----------------------------------

At time =                37000, Local enable = 1
At time =                37000, vector_x = {4, 8}, step = 0
At time = 37000, init_n1 = 0
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 37000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 37000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 37000, u1_after_add_output_input3 = xxxxxxxx, u1_after_add_output_forget3 = xxxxxxxx, u1_after_add_output_cell3 = xxxxxxxx, u1_after_add_output_output3 = xxxxxxxx
At time = 37000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 7f, u1_output_output3_sigmoid = 7f

At time = 37000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 37000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 37000, init_n2 = 0
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 37000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 37000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 37000, u2_after_add_output_input3 = xxxxxxxx, u2_after_add_output_forget3 = xxxxxxxx, u2_after_add_output_cell3 = xxxxxxxx, u2_after_add_output_output3 = xxxxxxxx
At time = 37000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 7f, u2_output_cell_update3_tanh = 7f, u2_output_output3_sigmoid = 7f

At time = 37000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 37000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                40000, vector_ht = [xx, xx]
At time =                40000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                40000, vector_ht = [xx, xx]
At time =                40000, vector_cell = [xx, xx]


At time =                45000, vector_ht = [xx, xx]
At time =                45000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                45000, vector_ht = [xx, xx]
At time =                45000, vector_cell = [xx, xx]

----------------------------------

At time =                47000, Local enable = 1
At time =                47000, vector_x = {4, 8}, step = 0
At time = 47000, init_n1 = 1
At time = 47000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 47000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 47000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 47000, u1_after_add_output_input3 = xxxxxxxx, u1_after_add_output_forget3 = xxxxxxxx, u1_after_add_output_cell3 = xxxxxxxx, u1_after_add_output_output3 = xxxxxxxx
At time = 47000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 7f, u1_output_output3_sigmoid = 7f

At time = 47000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 47000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 47000, init_n2 = 1
At time = 47000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 47000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 47000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 47000, u2_after_add_output_input3 = xxxxxxxx, u2_after_add_output_forget3 = xxxxxxxx, u2_after_add_output_cell3 = xxxxxxxx, u2_after_add_output_output3 = xxxxxxxx
At time = 47000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 7f, u2_output_cell_update3_tanh = 7f, u2_output_output3_sigmoid = 7f

At time = 47000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 47000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                50000, vector_ht = [xx, xx]
At time =                50000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                50000, vector_ht = [xx, xx]
At time =                50000, vector_cell = [xx, xx]


At time =                55000, vector_ht = [xx, xx]
At time =                55000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                55000, vector_ht = [xx, xx]
At time =                55000, vector_cell = [xx, xx]

----------------------------------

At time =                57000, Local enable = 1
At time =                57000, vector_x = {4, 8}, step = 0
At time = 57000, init_n1 = 1
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 57000, u1_output_input_1 = 5b, u1_output_forget_1 = 5c, u1_output_cell_update_1 = 5d, u1_output_output_1 = 5e

At time = 57000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 57000, u1_after_add_output_input3 = 5b, u1_after_add_output_forget3 = 5c, u1_after_add_output_cell3 = 5d, u1_after_add_output_output3 = 5e
At time = 57000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 57000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 57000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 57000, init_n2 = 1
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 57000, u2_output_input_1 = 789ac47e, u2_output_forget_1 = 89abd580, u2_output_cell_update_1 = 9abce5a1, u2_output_output_1 = abcde7b2
At time = 57000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 57000, u2_after_add_output_input3 = 789ac47e, u2_after_add_output_forget3 = 89abd580, u2_after_add_output_cell3 = 9abce5a1, u2_after_add_output_output3 = abcde7b2
At time = 57000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 57000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 57000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                60000, vector_ht = [xx, xx]
At time =                60000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                60000, vector_ht = [xx, xx]
At time =                60000, vector_cell = [xx, xx]


At time =                65000, vector_ht = [xx, xx]
At time =                65000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                65000, vector_ht = [xx, xx]
At time =                65000, vector_cell = [xx, xx]

----------------------------------

At time =                67000, Local enable = 1
At time =                67000, vector_x = {4, 8}, step = 0
At time = 67000, init_n1 = 1
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 67000, u1_before_add_output_input_3 = 5b, u1_before_add_output_forget_3 = 5c, u1_before_add_output_cell_update_3 = 5d, u1_before_add_output_output_3 = 5e
At time = 67000, u1_after_add_output_input3 = 5b, u1_after_add_output_forget3 = 5c, u1_after_add_output_cell3 = 5d, u1_after_add_output_output3 = 5e
At time = 67000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 67000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 67000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 67000, init_n2 = 1
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 67000, u2_before_add_output_input_3 = 789ac47e, u2_before_add_output_forget_3 = 89abd580, u2_before_add_output_cell_update_3 = 9abce5a1, u2_before_add_output_output_3 = abcde7b2
At time = 67000, u2_after_add_output_input3 = 789ac47e, u2_after_add_output_forget3 = 89abd580, u2_after_add_output_cell3 = 9abce5a1, u2_after_add_output_output3 = abcde7b2
At time = 67000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 67000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 67000, u2_hidden_state = xx, u2_prev_ht = xx

At time =                70000, vector_ht = [xx, xx]
At time =                70000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                70000, vector_ht = [xx, xx]
At time =                70000, vector_cell = [xx, xx]


At time =                75000, vector_ht = [xx, xx]
At time =                75000, matrix_ht = [ [xx, xx], [xx, xx] ]
At time =                75000, vector_ht = [xx, xx]
At time =                75000, vector_cell = [xx, xx]

----------------------------------

At time =                77000, Local enable = 1
At time =                77000, vector_x = {4, 8}, step = 1
At time = 77000, init_n1 = 1
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 77000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 77000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 77000, u1_after_add_output_input3 = 5b, u1_after_add_output_forget3 = 5c, u1_after_add_output_cell3 = 5d, u1_after_add_output_output3 = 5e
At time = 77000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 77000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 77000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 77000, init_n2 = 1
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 77000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 77000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 77000, u2_after_add_output_input3 = 789ac47e, u2_after_add_output_forget3 = 89abd580, u2_after_add_output_cell3 = 9abce5a1, u2_after_add_output_output3 = abcde7b2
At time = 77000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 77000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 77000, u2_hidden_state = e7, u2_prev_ht = e7

At time =                80000, vector_ht = [0, e7]
At time =                80000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =                80000, vector_ht = [0, e7]
At time =                80000, vector_cell = [0, 40]


At time =                85000, vector_ht = [0, e7]
At time =                85000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =                85000, vector_ht = [0, e7]
At time =                85000, vector_cell = [0, 40]

----------------------------------

At time =                87000, Local enable = 1
At time =                87000, vector_x = {4, 8}, step = 1
At time = 87000, init_n1 = 1
At time = 87000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 87000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 87000, u1_after_add_output_input3 = 5b, u1_after_add_output_forget3 = 5c, u1_after_add_output_cell3 = 5d, u1_after_add_output_output3 = 5e
At time = 87000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 87000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 87000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 87000, init_n2 = 1
At time = 87000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 87000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 87000, u2_after_add_output_input3 = 789ac47e, u2_after_add_output_forget3 = 89abd580, u2_after_add_output_cell3 = 9abce5a1, u2_after_add_output_output3 = abcde7b2
At time = 87000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 87000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 87000, u2_hidden_state = e7, u2_prev_ht = e7

At time =                90000, vector_ht = [0, e7]
At time =                90000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =                90000, vector_ht = [0, e7]
At time =                90000, vector_cell = [0, 40]


At time =                95000, vector_ht = [0, e7]
At time =                95000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =                95000, vector_ht = [0, e7]
At time =                95000, vector_cell = [0, 40]

----------------------------------

At time =                97000, Local enable = 1
At time =                97000, vector_x = {4, 8}, step = 1
At time = 97000, init_n1 = 1
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, u1_output_input_1 = 5b, u1_output_forget_1 = 5c, u1_output_cell_update_1 = 5d, u1_output_output_1 = 5e

At time = 97000, u1_before_add_output_input_3 = 738, u1_before_add_output_forget_3 = 738, u1_before_add_output_cell_update_3 = 738, u1_before_add_output_output_3 = 738
At time = 97000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 97000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 97000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 97000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 97000, init_n2 = 1
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, u2_output_input_1 = 789ac47e, u2_output_forget_1 = 89abd580, u2_output_cell_update_1 = 9abce5a1, u2_output_output_1 = abcde7b2
At time = 97000, u2_before_add_output_input_3 = 93fc, u2_before_add_output_forget_3 = 93fc, u2_before_add_output_cell_update_3 = 93fc, u2_before_add_output_output_3 = 93fc
At time = 97000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 97000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 97000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 97000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               100000, vector_ht = [0, e7]
At time =               100000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =               100000, vector_ht = [0, e7]
At time =               100000, vector_cell = [0, 40]


At time =               105000, vector_ht = [0, e7]
At time =               105000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =               105000, vector_ht = [0, e7]
At time =               105000, vector_cell = [0, 40]

----------------------------------

At time =               107000, Local enable = 1
At time =               107000, vector_x = {4, 8}, step = 1
At time = 107000, init_n1 = 1
At time = 107000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 107000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 107000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 107000, u1_before_add_output_input_3 = 793, u1_before_add_output_forget_3 = 794, u1_before_add_output_cell_update_3 = 795, u1_before_add_output_output_3 = 796
At time = 107000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 107000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 107000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 107000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 107000, init_n2 = 1
At time = 107000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 107000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 107000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 107000, u2_before_add_output_input_3 = 789b587a, u2_before_add_output_forget_3 = 89ac697c, u2_before_add_output_cell_update_3 = 9abd799d, u2_before_add_output_output_3 = abce7bae
At time = 107000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 107000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 107000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 107000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               110000, vector_ht = [0, e7]
At time =               110000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =               110000, vector_ht = [0, e7]
At time =               110000, vector_cell = [0, 40]


At time =               115000, vector_ht = [0, e7]
At time =               115000, matrix_ht = [ [0, e7], [xx, xx] ]
At time =               115000, vector_ht = [0, e7]
At time =               115000, vector_cell = [0, 40]

----------------------------------

At time =               117000, Local enable = 1
At time =               117000, vector_x = {4, 8}, step = 0
At time = 117000, init_n1 = 1
At time = 117000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 117000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 117000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 117000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 117000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 117000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 117000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 117000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 117000, init_n2 = 1
At time = 117000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 117000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 117000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 117000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 117000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 117000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 117000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 117000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               120000, vector_ht = [0, e7]
At time =               120000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               120000, vector_ht = [0, e7]
At time =               120000, vector_cell = [0, 40]


At time =               125000, vector_ht = [0, e7]
At time =               125000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               125000, vector_ht = [0, e7]
At time =               125000, vector_cell = [0, 40]

----------------------------------

At time =               127000, Local enable = 1
At time =               127000, vector_x = {4, 8}, step = 0
At time = 127000, init_n1 = 1
At time = 127000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 127000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 127000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 127000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 127000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 127000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 127000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 127000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 127000, init_n2 = 1
At time = 127000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 127000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 127000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 127000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 127000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 127000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 127000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 127000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               130000, vector_ht = [0, e7]
At time =               130000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               130000, vector_ht = [0, e7]
At time =               130000, vector_cell = [0, 40]


At time =               135000, vector_ht = [0, e7]
At time =               135000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               135000, vector_ht = [0, e7]
At time =               135000, vector_cell = [0, 40]


Time =               135000, finish = 1
Time =               135000, finish_layer = 0

----------------------------------

At time =               137000, Local enable = 1
At time =               137000, vector_x = {4, 8}, step = 0
At time = 137000, init_n1 = 1
At time = 137000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 137000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 137000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 137000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 137000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 137000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 137000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 137000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 137000, init_n2 = 1
At time = 137000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 137000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 137000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 137000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 137000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 137000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 137000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 137000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               140000, vector_ht = [0, e7]
At time =               140000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               140000, vector_ht = [0, e7]
At time =               140000, vector_cell = [0, 40]


At time =               145000, vector_ht = [0, e7]
At time =               145000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               145000, vector_ht = [0, e7]
At time =               145000, vector_cell = [0, 40]

----------------------------------

At time =               147000, Local enable = 0
At time =               147000, vector_x = {4, 8}, step = 0
At time = 147000, init_n1 = 1
At time = 147000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 147000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 147000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 147000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 147000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 147000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 147000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 147000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 147000, init_n2 = 1
At time = 147000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 147000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 147000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 147000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 147000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 147000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 147000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 147000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               150000, vector_ht = [0, e7]
At time =               150000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               150000, vector_ht = [0, e7]
At time =               150000, vector_cell = [0, 40]


At time =               155000, vector_ht = [0, e7]
At time =               155000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               155000, vector_ht = [0, e7]
At time =               155000, vector_cell = [0, 40]

----------------------------------

At time =               157000, Local enable = 0
At time =               157000, vector_x = {4, 8}, step = 0
At time = 157000, init_n1 = 0
At time = 157000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 157000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 157000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 157000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 157000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 157000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 157000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 157000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 157000, init_n2 = 0
At time = 157000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 157000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 157000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 157000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 157000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 157000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 157000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 157000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               160000, vector_ht = [0, e7]
At time =               160000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               160000, vector_ht = [0, e7]
At time =               160000, vector_cell = [0, 40]


At time =               165000, vector_ht = [0, e7]
At time =               165000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               165000, vector_ht = [0, e7]
At time =               165000, vector_cell = [0, 40]

----------------------------------

At time =               167000, Local enable = 0
At time =               167000, vector_x = {4, 8}, step = 0
At time = 167000, init_n1 = 0
At time = 167000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 167000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 167000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 167000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 167000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 167000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 167000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 167000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 167000, init_n2 = 0
At time = 167000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 167000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 167000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 167000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 167000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 167000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 167000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 167000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               170000, vector_ht = [0, e7]
At time =               170000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               170000, vector_ht = [0, e7]
At time =               170000, vector_cell = [0, 40]


At time =               175000, vector_ht = [0, e7]
At time =               175000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               175000, vector_ht = [0, e7]
At time =               175000, vector_cell = [0, 40]

----------------------------------

At time =               177000, Local enable = 0
At time =               177000, vector_x = {4, 8}, step = 0
At time = 177000, init_n1 = 0
At time = 177000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 177000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 177000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 177000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 177000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 177000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 177000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 177000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 177000, init_n2 = 0
At time = 177000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 177000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 177000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 177000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 177000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 177000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 177000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 177000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               180000, vector_ht = [0, e7]
At time =               180000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               180000, vector_ht = [0, e7]
At time =               180000, vector_cell = [0, 40]


At time =               185000, vector_ht = [0, e7]
At time =               185000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               185000, vector_ht = [0, e7]
At time =               185000, vector_cell = [0, 40]

----------------------------------

At time =               187000, Local enable = 0
At time =               187000, vector_x = {4, 8}, step = 0
At time = 187000, init_n1 = 0
At time = 187000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 187000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 187000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 187000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 187000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 187000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 187000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 187000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 187000, init_n2 = 0
At time = 187000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 187000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 187000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 187000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 187000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 187000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 187000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 187000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               190000, vector_ht = [0, e7]
At time =               190000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               190000, vector_ht = [0, e7]
At time =               190000, vector_cell = [0, 40]


At time =               195000, vector_ht = [0, e7]
At time =               195000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               195000, vector_ht = [0, e7]
At time =               195000, vector_cell = [0, 40]

----------------------------------

At time =               197000, Local enable = 0
At time =               197000, vector_x = {4, 8}, step = 0
At time = 197000, init_n1 = 0
At time = 197000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 197000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 197000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 197000, u1_before_add_output_input_3 = 0, u1_before_add_output_forget_3 = 0, u1_before_add_output_cell_update_3 = 0, u1_before_add_output_output_3 = 0
At time = 197000, u1_after_add_output_input3 = 793, u1_after_add_output_forget3 = 794, u1_after_add_output_cell3 = 795, u1_after_add_output_output3 = 796
At time = 197000, u1_output_input3_sigmoid = 7f, u1_output_forget3_sigmoid = 7f, u1_output_cell_update3_tanh = 0, u1_output_output3_sigmoid = 7f

At time = 197000, u1_output_cell = 0, u1_tanh_output_cell = 0

At time = 197000, u1_hidden_state = 0, u1_prev_ht = 0

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 197000, init_n2 = 0
At time = 197000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 197000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 197000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
At time = 197000, u2_before_add_output_input_3 = 0, u2_before_add_output_forget_3 = 0, u2_before_add_output_cell_update_3 = 0, u2_before_add_output_output_3 = 0
At time = 197000, u2_after_add_output_input3 = 789b587a, u2_after_add_output_forget3 = 89ac697c, u2_after_add_output_cell3 = 9abd799d, u2_after_add_output_output3 = abce7bae
At time = 197000, u2_output_input3_sigmoid = 7f, u2_output_forget3_sigmoid = 0, u2_output_cell_update3_tanh = 83, u2_output_output3_sigmoid = 3

At time = 197000, u2_output_cell = 40fd, u2_tanh_output_cell = 4d

At time = 197000, u2_hidden_state = e7, u2_prev_ht = e7

At time =               200000, vector_ht = [0, e7]
At time =               200000, matrix_ht = [ [0, e7], [0, e7] ]
At time =               200000, vector_ht = [0, e7]
At time =               200000, vector_cell = [0, 40]

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_operation_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7937.387 ; gain = 106.145 ; free physical = 4620 ; free virtual = 13156
synth_design -top operation_controller -part xc7a35ticsg324-1L -lint 
Command: synth_design -top operation_controller -part xc7a35ticsg324-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8563.691 ; gain = 365.875 ; free physical = 3842 ; free virtual = 12355
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'operation_controller' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lstm_layer' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv:23]
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LSTM_Unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_weights_input' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_weights_input' (1#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_recurrent' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:23]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (2#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tanh' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:24]
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh' (3#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_recurrent' (4#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_cell' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tanh_16b' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv:23]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh_16b' (5#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_cell' (6#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_output' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_output' (7#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
WARNING: [Synth 8-6104] Input port 'vector_ht_prev' has an internal driver [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Unit' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Unit__parameterized0' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_output__parameterized0' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_output__parameterized0' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
WARNING: [Synth 8-6104] Input port 'vector_ht_prev' has an internal driver [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Unit__parameterized0' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
ERROR: [Synth 8-27] event control except as first statement of always block not supported [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv:129]
ERROR: [Synth 8-6156] failed synthesizing module 'lstm_layer' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'operation_controller' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8679.660 ; gain = 481.844 ; free physical = 3711 ; free virtual = 12226
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8679.660 ; gain = 720.273 ; free physical = 3711 ; free virtual = 12226
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 12:51:40 2024...
