
*** Running vivado
    with args -log patterndetect_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source patterndetect_tb.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source patterndetect_tb.tcl -notrace
Command: synth_design -top patterndetect_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5740 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 362.660 ; gain = 101.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patterndetect_tb' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/tb_simple_sm.vhd:6]
INFO: [Synth 8-638] synthesizing module 'patterndetect' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/simple_sm.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'patterndetect' (1#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/simple_sm.vhd:34]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/tb_simple_sm.vhd:22]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/tb_simple_sm.vhd:23]
WARNING: [Synth 8-2897] clock signal used as data [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/tb_simple_sm.vhd:23]
ERROR: [Synth 8-27] nested clocked statements not supported [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/tb_simple_sm.vhd:24]
ERROR: [Synth 8-285] failed synthesizing module 'patterndetect_tb' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/07_simple_state_machine/simple_sm.srcs/sources_1/new/tb_simple_sm.vhd:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 418.219 ; gain = 156.566
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 14:03:54 2021...
