// Seed: 680437844
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = -1;
  id_3 :
  assert property (@(negedge id_0) id_0)
  else $signed(86);
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7,
    input wand id_8,
    input wor id_9,
    output supply0 id_10,
    input wor id_11,
    input uwire id_12
);
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
endmodule
