// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module systolic_modulate_systolic_tile_modulate (
        v168_0_address0,
        v168_0_ce0,
        v168_0_d0,
        v168_0_q0,
        v168_0_we0,
        v168_0_address1,
        v168_0_ce1,
        v168_0_d1,
        v168_0_q1,
        v168_0_we1,
        v169_0_address0,
        v169_0_ce0,
        v169_0_d0,
        v169_0_q0,
        v169_0_we0,
        v169_0_address1,
        v169_0_ce1,
        v169_0_d1,
        v169_0_q1,
        v169_0_we1,
        v169_1_address0,
        v169_1_ce0,
        v169_1_d0,
        v169_1_q0,
        v169_1_we0,
        v169_1_address1,
        v169_1_ce1,
        v169_1_d1,
        v169_1_q1,
        v169_1_we1,
        v169_2_address0,
        v169_2_ce0,
        v169_2_d0,
        v169_2_q0,
        v169_2_we0,
        v169_2_address1,
        v169_2_ce1,
        v169_2_d1,
        v169_2_q1,
        v169_2_we1,
        v169_3_address0,
        v169_3_ce0,
        v169_3_d0,
        v169_3_q0,
        v169_3_we0,
        v169_3_address1,
        v169_3_ce1,
        v169_3_d1,
        v169_3_q1,
        v169_3_we1,
        v169_4_address0,
        v169_4_ce0,
        v169_4_d0,
        v169_4_q0,
        v169_4_we0,
        v169_4_address1,
        v169_4_ce1,
        v169_4_d1,
        v169_4_q1,
        v169_4_we1,
        v169_5_address0,
        v169_5_ce0,
        v169_5_d0,
        v169_5_q0,
        v169_5_we0,
        v169_5_address1,
        v169_5_ce1,
        v169_5_d1,
        v169_5_q1,
        v169_5_we1,
        v169_6_address0,
        v169_6_ce0,
        v169_6_d0,
        v169_6_q0,
        v169_6_we0,
        v169_6_address1,
        v169_6_ce1,
        v169_6_d1,
        v169_6_q1,
        v169_6_we1,
        v169_7_address0,
        v169_7_ce0,
        v169_7_d0,
        v169_7_q0,
        v169_7_we0,
        v169_7_address1,
        v169_7_ce1,
        v169_7_d1,
        v169_7_q1,
        v169_7_we1,
        v170_0_0,
        v170_1_0,
        v170_2_0,
        v170_3_0,
        v170_4_0,
        v170_5_0,
        v170_6_0,
        v170_7_0,
        ap_clk,
        ap_rst,
        v168_0_empty_n,
        v168_0_read,
        v169_0_empty_n,
        v169_0_read,
        v169_1_empty_n,
        v169_1_read,
        v169_2_empty_n,
        v169_2_read,
        v169_3_empty_n,
        v169_3_read,
        v169_4_empty_n,
        v169_4_read,
        v169_5_empty_n,
        v169_5_read,
        v169_6_empty_n,
        v169_6_read,
        v169_7_empty_n,
        v169_7_read,
        ap_start,
        v170_0_0_ap_vld,
        ap_done,
        v170_1_0_ap_vld,
        v170_2_0_ap_vld,
        v170_3_0_ap_vld,
        v170_4_0_ap_vld,
        v170_5_0_ap_vld,
        v170_6_0_ap_vld,
        v170_7_0_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [2:0] v168_0_address0;
output   v168_0_ce0;
output  [31:0] v168_0_d0;
input  [31:0] v168_0_q0;
output   v168_0_we0;
output  [2:0] v168_0_address1;
output   v168_0_ce1;
output  [31:0] v168_0_d1;
input  [31:0] v168_0_q1;
output   v168_0_we1;
output  [2:0] v169_0_address0;
output   v169_0_ce0;
output  [31:0] v169_0_d0;
input  [31:0] v169_0_q0;
output   v169_0_we0;
output  [2:0] v169_0_address1;
output   v169_0_ce1;
output  [31:0] v169_0_d1;
input  [31:0] v169_0_q1;
output   v169_0_we1;
output  [2:0] v169_1_address0;
output   v169_1_ce0;
output  [31:0] v169_1_d0;
input  [31:0] v169_1_q0;
output   v169_1_we0;
output  [2:0] v169_1_address1;
output   v169_1_ce1;
output  [31:0] v169_1_d1;
input  [31:0] v169_1_q1;
output   v169_1_we1;
output  [2:0] v169_2_address0;
output   v169_2_ce0;
output  [31:0] v169_2_d0;
input  [31:0] v169_2_q0;
output   v169_2_we0;
output  [2:0] v169_2_address1;
output   v169_2_ce1;
output  [31:0] v169_2_d1;
input  [31:0] v169_2_q1;
output   v169_2_we1;
output  [2:0] v169_3_address0;
output   v169_3_ce0;
output  [31:0] v169_3_d0;
input  [31:0] v169_3_q0;
output   v169_3_we0;
output  [2:0] v169_3_address1;
output   v169_3_ce1;
output  [31:0] v169_3_d1;
input  [31:0] v169_3_q1;
output   v169_3_we1;
output  [2:0] v169_4_address0;
output   v169_4_ce0;
output  [31:0] v169_4_d0;
input  [31:0] v169_4_q0;
output   v169_4_we0;
output  [2:0] v169_4_address1;
output   v169_4_ce1;
output  [31:0] v169_4_d1;
input  [31:0] v169_4_q1;
output   v169_4_we1;
output  [2:0] v169_5_address0;
output   v169_5_ce0;
output  [31:0] v169_5_d0;
input  [31:0] v169_5_q0;
output   v169_5_we0;
output  [2:0] v169_5_address1;
output   v169_5_ce1;
output  [31:0] v169_5_d1;
input  [31:0] v169_5_q1;
output   v169_5_we1;
output  [2:0] v169_6_address0;
output   v169_6_ce0;
output  [31:0] v169_6_d0;
input  [31:0] v169_6_q0;
output   v169_6_we0;
output  [2:0] v169_6_address1;
output   v169_6_ce1;
output  [31:0] v169_6_d1;
input  [31:0] v169_6_q1;
output   v169_6_we1;
output  [2:0] v169_7_address0;
output   v169_7_ce0;
output  [31:0] v169_7_d0;
input  [31:0] v169_7_q0;
output   v169_7_we0;
output  [2:0] v169_7_address1;
output   v169_7_ce1;
output  [31:0] v169_7_d1;
input  [31:0] v169_7_q1;
output   v169_7_we1;
output  [31:0] v170_0_0;
output  [31:0] v170_1_0;
output  [31:0] v170_2_0;
output  [31:0] v170_3_0;
output  [31:0] v170_4_0;
output  [31:0] v170_5_0;
output  [31:0] v170_6_0;
output  [31:0] v170_7_0;
input   ap_clk;
input   ap_rst;
input   v168_0_empty_n;
output   v168_0_read;
input   v169_0_empty_n;
output   v169_0_read;
input   v169_1_empty_n;
output   v169_1_read;
input   v169_2_empty_n;
output   v169_2_read;
input   v169_3_empty_n;
output   v169_3_read;
input   v169_4_empty_n;
output   v169_4_read;
input   v169_5_empty_n;
output   v169_5_read;
input   v169_6_empty_n;
output   v169_6_read;
input   v169_7_empty_n;
output   v169_7_read;
input   ap_start;
output   v170_0_0_ap_vld;
output   ap_done;
output   v170_1_0_ap_vld;
output   v170_2_0_ap_vld;
output   v170_3_0_ap_vld;
output   v170_4_0_ap_vld;
output   v170_5_0_ap_vld;
output   v170_6_0_ap_vld;
output   v170_7_0_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_start;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_full_n;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_done;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_continue;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_idle;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_ready;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_write;
wire   [31:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_din;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_out;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_ce0;
wire   [2:0] systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_address0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_ce0;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_write;
wire    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_write;
wire    PE_kernel_modulate_0_0_1_U0_ap_start;
wire    PE_kernel_modulate_0_0_1_U0_ap_done;
wire    PE_kernel_modulate_0_0_1_U0_ap_continue;
wire    PE_kernel_modulate_0_0_1_U0_ap_idle;
wire    PE_kernel_modulate_0_0_1_U0_ap_ready;
wire    PE_kernel_modulate_0_0_1_U0_start_out;
wire    PE_kernel_modulate_0_0_1_U0_start_write;
wire    PE_kernel_modulate_0_0_1_U0_A_fifo_0_read;
wire    PE_kernel_modulate_0_0_1_U0_B_fifo_0_0_read;
wire   [31:0] PE_kernel_modulate_0_0_1_U0_A_fifo_1_din;
wire    PE_kernel_modulate_0_0_1_U0_A_fifo_1_write;
wire   [31:0] PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_din;
wire    PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_write;
wire   [31:0] PE_kernel_modulate_0_0_1_U0_v4_0_0;
wire    ap_sync_continue;
wire    PE_kernel_modulate_1_0_1_U0_ap_start;
wire    PE_kernel_modulate_1_0_1_U0_ap_done;
wire    PE_kernel_modulate_1_0_1_U0_ap_continue;
wire    PE_kernel_modulate_1_0_1_U0_ap_idle;
wire    PE_kernel_modulate_1_0_1_U0_ap_ready;
wire    PE_kernel_modulate_1_0_1_U0_A_fifo_1_read;
wire    PE_kernel_modulate_1_0_1_U0_B_fifo_1_0_read;
wire   [31:0] PE_kernel_modulate_1_0_1_U0_A_fifo_2_din;
wire    PE_kernel_modulate_1_0_1_U0_A_fifo_2_write;
wire   [31:0] PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_din;
wire    PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_write;
wire   [31:0] PE_kernel_modulate_1_0_1_U0_v25_1_0;
wire    PE_kernel_modulate_2_0_1_U0_ap_start;
wire    PE_kernel_modulate_2_0_1_U0_ap_done;
wire    PE_kernel_modulate_2_0_1_U0_ap_continue;
wire    PE_kernel_modulate_2_0_1_U0_ap_idle;
wire    PE_kernel_modulate_2_0_1_U0_ap_ready;
wire    PE_kernel_modulate_2_0_1_U0_A_fifo_2_read;
wire    PE_kernel_modulate_2_0_1_U0_B_fifo_2_0_read;
wire   [31:0] PE_kernel_modulate_2_0_1_U0_A_fifo_3_din;
wire    PE_kernel_modulate_2_0_1_U0_A_fifo_3_write;
wire   [31:0] PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_din;
wire    PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_write;
wire   [31:0] PE_kernel_modulate_2_0_1_U0_v46_2_0;
wire    PE_kernel_modulate_3_0_1_U0_ap_start;
wire    PE_kernel_modulate_3_0_1_U0_ap_done;
wire    PE_kernel_modulate_3_0_1_U0_ap_continue;
wire    PE_kernel_modulate_3_0_1_U0_ap_idle;
wire    PE_kernel_modulate_3_0_1_U0_ap_ready;
wire    PE_kernel_modulate_3_0_1_U0_A_fifo_3_read;
wire    PE_kernel_modulate_3_0_1_U0_B_fifo_3_0_read;
wire   [31:0] PE_kernel_modulate_3_0_1_U0_A_fifo_4_din;
wire    PE_kernel_modulate_3_0_1_U0_A_fifo_4_write;
wire   [31:0] PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_din;
wire    PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_write;
wire   [31:0] PE_kernel_modulate_3_0_1_U0_v67_3_0;
wire    PE_kernel_modulate_4_0_1_U0_ap_start;
wire    PE_kernel_modulate_4_0_1_U0_ap_done;
wire    PE_kernel_modulate_4_0_1_U0_ap_continue;
wire    PE_kernel_modulate_4_0_1_U0_ap_idle;
wire    PE_kernel_modulate_4_0_1_U0_ap_ready;
wire    PE_kernel_modulate_4_0_1_U0_A_fifo_4_read;
wire    PE_kernel_modulate_4_0_1_U0_B_fifo_4_0_read;
wire   [31:0] PE_kernel_modulate_4_0_1_U0_A_fifo_5_din;
wire    PE_kernel_modulate_4_0_1_U0_A_fifo_5_write;
wire   [31:0] PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_din;
wire    PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_write;
wire   [31:0] PE_kernel_modulate_4_0_1_U0_v88_4_0;
wire    PE_kernel_modulate_5_0_1_U0_ap_start;
wire    PE_kernel_modulate_5_0_1_U0_ap_done;
wire    PE_kernel_modulate_5_0_1_U0_ap_continue;
wire    PE_kernel_modulate_5_0_1_U0_ap_idle;
wire    PE_kernel_modulate_5_0_1_U0_ap_ready;
wire    PE_kernel_modulate_5_0_1_U0_A_fifo_5_read;
wire    PE_kernel_modulate_5_0_1_U0_B_fifo_5_0_read;
wire   [31:0] PE_kernel_modulate_5_0_1_U0_A_fifo_6_din;
wire    PE_kernel_modulate_5_0_1_U0_A_fifo_6_write;
wire   [31:0] PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_din;
wire    PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_write;
wire   [31:0] PE_kernel_modulate_5_0_1_U0_v109_5_0;
wire    PE_kernel_modulate_6_0_1_U0_ap_start;
wire    PE_kernel_modulate_6_0_1_U0_ap_done;
wire    PE_kernel_modulate_6_0_1_U0_ap_continue;
wire    PE_kernel_modulate_6_0_1_U0_ap_idle;
wire    PE_kernel_modulate_6_0_1_U0_ap_ready;
wire    PE_kernel_modulate_6_0_1_U0_A_fifo_6_read;
wire    PE_kernel_modulate_6_0_1_U0_B_fifo_6_0_read;
wire   [31:0] PE_kernel_modulate_6_0_1_U0_A_fifo_7_din;
wire    PE_kernel_modulate_6_0_1_U0_A_fifo_7_write;
wire   [31:0] PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_din;
wire    PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_write;
wire   [31:0] PE_kernel_modulate_6_0_1_U0_v130_6_0;
wire    PE_kernel_modulate_7_0_1_U0_ap_start;
wire    PE_kernel_modulate_7_0_1_U0_ap_done;
wire    PE_kernel_modulate_7_0_1_U0_ap_continue;
wire    PE_kernel_modulate_7_0_1_U0_ap_idle;
wire    PE_kernel_modulate_7_0_1_U0_ap_ready;
wire    PE_kernel_modulate_7_0_1_U0_A_fifo_7_read;
wire    PE_kernel_modulate_7_0_1_U0_B_fifo_7_0_read;
wire   [31:0] PE_kernel_modulate_7_0_1_U0_A_fifo_8_din;
wire    PE_kernel_modulate_7_0_1_U0_A_fifo_8_write;
wire   [31:0] PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_din;
wire    PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_write;
wire   [31:0] PE_kernel_modulate_7_0_1_U0_v151_7_0;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_start;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_done;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_continue;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_idle;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_ready;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_A_fifo_8_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_13_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_11_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_9_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_7_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_5_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_3_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_1_read;
wire    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_15_read;
wire    A_fifo_full_n;
wire   [31:0] A_fifo_dout;
wire   [2:0] A_fifo_num_data_valid;
wire   [2:0] A_fifo_fifo_cap;
wire    A_fifo_empty_n;
wire    B_fifo_full_n;
wire   [31:0] B_fifo_dout;
wire   [4:0] B_fifo_num_data_valid;
wire   [4:0] B_fifo_fifo_cap;
wire    B_fifo_empty_n;
wire    B_fifo_2_full_n;
wire   [31:0] B_fifo_2_dout;
wire   [4:0] B_fifo_2_num_data_valid;
wire   [4:0] B_fifo_2_fifo_cap;
wire    B_fifo_2_empty_n;
wire    B_fifo_4_full_n;
wire   [31:0] B_fifo_4_dout;
wire   [4:0] B_fifo_4_num_data_valid;
wire   [4:0] B_fifo_4_fifo_cap;
wire    B_fifo_4_empty_n;
wire    B_fifo_6_full_n;
wire   [31:0] B_fifo_6_dout;
wire   [4:0] B_fifo_6_num_data_valid;
wire   [4:0] B_fifo_6_fifo_cap;
wire    B_fifo_6_empty_n;
wire    B_fifo_8_full_n;
wire   [31:0] B_fifo_8_dout;
wire   [4:0] B_fifo_8_num_data_valid;
wire   [4:0] B_fifo_8_fifo_cap;
wire    B_fifo_8_empty_n;
wire    B_fifo_10_full_n;
wire   [31:0] B_fifo_10_dout;
wire   [4:0] B_fifo_10_num_data_valid;
wire   [4:0] B_fifo_10_fifo_cap;
wire    B_fifo_10_empty_n;
wire    B_fifo_12_full_n;
wire   [31:0] B_fifo_12_dout;
wire   [4:0] B_fifo_12_num_data_valid;
wire   [4:0] B_fifo_12_fifo_cap;
wire    B_fifo_12_empty_n;
wire    B_fifo_14_full_n;
wire   [31:0] B_fifo_14_dout;
wire   [4:0] B_fifo_14_num_data_valid;
wire   [4:0] B_fifo_14_fifo_cap;
wire    B_fifo_14_empty_n;
wire    A_fifo_1_full_n;
wire   [31:0] A_fifo_1_dout;
wire   [2:0] A_fifo_1_num_data_valid;
wire   [2:0] A_fifo_1_fifo_cap;
wire    A_fifo_1_empty_n;
wire    B_fifo_1_full_n;
wire   [31:0] B_fifo_1_dout;
wire   [4:0] B_fifo_1_num_data_valid;
wire   [4:0] B_fifo_1_fifo_cap;
wire    B_fifo_1_empty_n;
wire    A_fifo_2_full_n;
wire   [31:0] A_fifo_2_dout;
wire   [2:0] A_fifo_2_num_data_valid;
wire   [2:0] A_fifo_2_fifo_cap;
wire    A_fifo_2_empty_n;
wire    B_fifo_3_full_n;
wire   [31:0] B_fifo_3_dout;
wire   [4:0] B_fifo_3_num_data_valid;
wire   [4:0] B_fifo_3_fifo_cap;
wire    B_fifo_3_empty_n;
wire    A_fifo_3_full_n;
wire   [31:0] A_fifo_3_dout;
wire   [2:0] A_fifo_3_num_data_valid;
wire   [2:0] A_fifo_3_fifo_cap;
wire    A_fifo_3_empty_n;
wire    B_fifo_5_full_n;
wire   [31:0] B_fifo_5_dout;
wire   [4:0] B_fifo_5_num_data_valid;
wire   [4:0] B_fifo_5_fifo_cap;
wire    B_fifo_5_empty_n;
wire    A_fifo_4_full_n;
wire   [31:0] A_fifo_4_dout;
wire   [2:0] A_fifo_4_num_data_valid;
wire   [2:0] A_fifo_4_fifo_cap;
wire    A_fifo_4_empty_n;
wire    B_fifo_7_full_n;
wire   [31:0] B_fifo_7_dout;
wire   [4:0] B_fifo_7_num_data_valid;
wire   [4:0] B_fifo_7_fifo_cap;
wire    B_fifo_7_empty_n;
wire    A_fifo_5_full_n;
wire   [31:0] A_fifo_5_dout;
wire   [2:0] A_fifo_5_num_data_valid;
wire   [2:0] A_fifo_5_fifo_cap;
wire    A_fifo_5_empty_n;
wire    B_fifo_9_full_n;
wire   [31:0] B_fifo_9_dout;
wire   [4:0] B_fifo_9_num_data_valid;
wire   [4:0] B_fifo_9_fifo_cap;
wire    B_fifo_9_empty_n;
wire    A_fifo_6_full_n;
wire   [31:0] A_fifo_6_dout;
wire   [2:0] A_fifo_6_num_data_valid;
wire   [2:0] A_fifo_6_fifo_cap;
wire    A_fifo_6_empty_n;
wire    B_fifo_11_full_n;
wire   [31:0] B_fifo_11_dout;
wire   [4:0] B_fifo_11_num_data_valid;
wire   [4:0] B_fifo_11_fifo_cap;
wire    B_fifo_11_empty_n;
wire    A_fifo_7_full_n;
wire   [31:0] A_fifo_7_dout;
wire   [2:0] A_fifo_7_num_data_valid;
wire   [2:0] A_fifo_7_fifo_cap;
wire    A_fifo_7_empty_n;
wire    B_fifo_13_full_n;
wire   [31:0] B_fifo_13_dout;
wire   [4:0] B_fifo_13_num_data_valid;
wire   [4:0] B_fifo_13_fifo_cap;
wire    B_fifo_13_empty_n;
wire    A_fifo_8_full_n;
wire   [31:0] A_fifo_8_dout;
wire   [2:0] A_fifo_8_num_data_valid;
wire   [2:0] A_fifo_8_fifo_cap;
wire    A_fifo_8_empty_n;
wire    B_fifo_15_full_n;
wire   [31:0] B_fifo_15_dout;
wire   [4:0] B_fifo_15_num_data_valid;
wire   [4:0] B_fifo_15_fifo_cap;
wire    B_fifo_15_empty_n;
wire    ap_sync_done;
wire   [0:0] start_for_PE_kernel_modulate_0_0_1_U0_din;
wire    start_for_PE_kernel_modulate_0_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_0_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_0_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_1_0_1_U0_din;
wire    start_for_PE_kernel_modulate_1_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_1_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_1_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_2_0_1_U0_din;
wire    start_for_PE_kernel_modulate_2_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_2_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_2_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_3_0_1_U0_din;
wire    start_for_PE_kernel_modulate_3_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_3_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_3_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_4_0_1_U0_din;
wire    start_for_PE_kernel_modulate_4_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_4_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_4_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_5_0_1_U0_din;
wire    start_for_PE_kernel_modulate_5_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_5_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_5_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_6_0_1_U0_din;
wire    start_for_PE_kernel_modulate_6_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_6_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_6_0_1_U0_empty_n;
wire   [0:0] start_for_PE_kernel_modulate_7_0_1_U0_din;
wire    start_for_PE_kernel_modulate_7_0_1_U0_full_n;
wire   [0:0] start_for_PE_kernel_modulate_7_0_1_U0_dout;
wire    start_for_PE_kernel_modulate_7_0_1_U0_empty_n;
wire   [0:0] start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_din;
wire    start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_full_n;
wire   [0:0] start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_dout;
wire    start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_empty_n;

systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21 systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_start),
    .start_full_n(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_full_n),
    .ap_done(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_done),
    .ap_continue(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_continue),
    .ap_idle(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_idle),
    .ap_ready(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_ready),
    .A_fifo_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_din),
    .A_fifo_num_data_valid(A_fifo_num_data_valid),
    .A_fifo_fifo_cap(A_fifo_fifo_cap),
    .A_fifo_full_n(A_fifo_full_n),
    .A_fifo_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_write),
    .B_fifo_12_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_din),
    .B_fifo_12_num_data_valid(B_fifo_12_num_data_valid),
    .B_fifo_12_fifo_cap(B_fifo_12_fifo_cap),
    .B_fifo_12_full_n(B_fifo_12_full_n),
    .B_fifo_12_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_write),
    .B_fifo_10_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_din),
    .B_fifo_10_num_data_valid(B_fifo_10_num_data_valid),
    .B_fifo_10_fifo_cap(B_fifo_10_fifo_cap),
    .B_fifo_10_full_n(B_fifo_10_full_n),
    .B_fifo_10_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_write),
    .B_fifo_8_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_din),
    .B_fifo_8_num_data_valid(B_fifo_8_num_data_valid),
    .B_fifo_8_fifo_cap(B_fifo_8_fifo_cap),
    .B_fifo_8_full_n(B_fifo_8_full_n),
    .B_fifo_8_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_write),
    .B_fifo_6_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_din),
    .B_fifo_6_num_data_valid(B_fifo_6_num_data_valid),
    .B_fifo_6_fifo_cap(B_fifo_6_fifo_cap),
    .B_fifo_6_full_n(B_fifo_6_full_n),
    .B_fifo_6_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_write),
    .B_fifo_4_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_din),
    .B_fifo_4_num_data_valid(B_fifo_4_num_data_valid),
    .B_fifo_4_fifo_cap(B_fifo_4_fifo_cap),
    .B_fifo_4_full_n(B_fifo_4_full_n),
    .B_fifo_4_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_write),
    .B_fifo_2_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_din),
    .B_fifo_2_num_data_valid(B_fifo_2_num_data_valid),
    .B_fifo_2_fifo_cap(B_fifo_2_fifo_cap),
    .B_fifo_2_full_n(B_fifo_2_full_n),
    .B_fifo_2_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_write),
    .B_fifo_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_din),
    .B_fifo_num_data_valid(B_fifo_num_data_valid),
    .B_fifo_fifo_cap(B_fifo_fifo_cap),
    .B_fifo_full_n(B_fifo_full_n),
    .B_fifo_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_write),
    .B_fifo_14_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_din),
    .B_fifo_14_num_data_valid(B_fifo_14_num_data_valid),
    .B_fifo_14_fifo_cap(B_fifo_14_fifo_cap),
    .B_fifo_14_full_n(B_fifo_14_full_n),
    .B_fifo_14_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_write),
    .start_out(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_out),
    .start_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .v168_0_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_address0),
    .v168_0_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_ce0),
    .v168_0_q0(v168_0_q0),
    .v169_0_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_address0),
    .v169_0_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_ce0),
    .v169_0_q0(v169_0_q0),
    .v169_1_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_address0),
    .v169_1_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_ce0),
    .v169_1_q0(v169_1_q0),
    .v169_2_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_address0),
    .v169_2_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_ce0),
    .v169_2_q0(v169_2_q0),
    .v169_3_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_address0),
    .v169_3_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_ce0),
    .v169_3_q0(v169_3_q0),
    .v169_4_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_address0),
    .v169_4_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_ce0),
    .v169_4_q0(v169_4_q0),
    .v169_5_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_address0),
    .v169_5_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_ce0),
    .v169_5_q0(v169_5_q0),
    .v169_6_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_address0),
    .v169_6_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_ce0),
    .v169_6_q0(v169_6_q0),
    .v169_7_address0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_address0),
    .v169_7_ce0(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_ce0),
    .v169_7_q0(v169_7_q0)
);

systolic_modulate_PE_kernel_modulate_0_0_1 PE_kernel_modulate_0_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_0_0_1_U0_ap_start),
    .start_full_n(start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_full_n),
    .ap_done(PE_kernel_modulate_0_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_0_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_0_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_0_0_1_U0_ap_ready),
    .start_out(PE_kernel_modulate_0_0_1_U0_start_out),
    .start_write(PE_kernel_modulate_0_0_1_U0_start_write),
    .A_fifo_0_dout(A_fifo_dout),
    .A_fifo_0_num_data_valid(A_fifo_num_data_valid),
    .A_fifo_0_fifo_cap(A_fifo_fifo_cap),
    .A_fifo_0_empty_n(A_fifo_empty_n),
    .A_fifo_0_read(PE_kernel_modulate_0_0_1_U0_A_fifo_0_read),
    .B_fifo_0_0_dout(B_fifo_dout),
    .B_fifo_0_0_num_data_valid(B_fifo_num_data_valid),
    .B_fifo_0_0_fifo_cap(B_fifo_fifo_cap),
    .B_fifo_0_0_empty_n(B_fifo_empty_n),
    .B_fifo_0_0_read(PE_kernel_modulate_0_0_1_U0_B_fifo_0_0_read),
    .A_fifo_1_din(PE_kernel_modulate_0_0_1_U0_A_fifo_1_din),
    .A_fifo_1_num_data_valid(A_fifo_1_num_data_valid),
    .A_fifo_1_fifo_cap(A_fifo_1_fifo_cap),
    .A_fifo_1_full_n(A_fifo_1_full_n),
    .A_fifo_1_write(PE_kernel_modulate_0_0_1_U0_A_fifo_1_write),
    .B_fifo_0_1_din(PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_din),
    .B_fifo_0_1_num_data_valid(B_fifo_1_num_data_valid),
    .B_fifo_0_1_fifo_cap(B_fifo_1_fifo_cap),
    .B_fifo_0_1_full_n(B_fifo_1_full_n),
    .B_fifo_0_1_write(PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_write),
    .v4_0_0(PE_kernel_modulate_0_0_1_U0_v4_0_0)
);

systolic_modulate_PE_kernel_modulate_1_0_1 PE_kernel_modulate_1_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_1_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_1_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_1_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_1_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_1_0_1_U0_ap_ready),
    .A_fifo_1_dout(A_fifo_1_dout),
    .A_fifo_1_num_data_valid(A_fifo_1_num_data_valid),
    .A_fifo_1_fifo_cap(A_fifo_1_fifo_cap),
    .A_fifo_1_empty_n(A_fifo_1_empty_n),
    .A_fifo_1_read(PE_kernel_modulate_1_0_1_U0_A_fifo_1_read),
    .B_fifo_1_0_dout(B_fifo_2_dout),
    .B_fifo_1_0_num_data_valid(B_fifo_2_num_data_valid),
    .B_fifo_1_0_fifo_cap(B_fifo_2_fifo_cap),
    .B_fifo_1_0_empty_n(B_fifo_2_empty_n),
    .B_fifo_1_0_read(PE_kernel_modulate_1_0_1_U0_B_fifo_1_0_read),
    .A_fifo_2_din(PE_kernel_modulate_1_0_1_U0_A_fifo_2_din),
    .A_fifo_2_num_data_valid(A_fifo_2_num_data_valid),
    .A_fifo_2_fifo_cap(A_fifo_2_fifo_cap),
    .A_fifo_2_full_n(A_fifo_2_full_n),
    .A_fifo_2_write(PE_kernel_modulate_1_0_1_U0_A_fifo_2_write),
    .B_fifo_1_1_din(PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_din),
    .B_fifo_1_1_num_data_valid(B_fifo_3_num_data_valid),
    .B_fifo_1_1_fifo_cap(B_fifo_3_fifo_cap),
    .B_fifo_1_1_full_n(B_fifo_3_full_n),
    .B_fifo_1_1_write(PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_write),
    .v25_1_0(PE_kernel_modulate_1_0_1_U0_v25_1_0)
);

systolic_modulate_PE_kernel_modulate_2_0_1 PE_kernel_modulate_2_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_2_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_2_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_2_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_2_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_2_0_1_U0_ap_ready),
    .A_fifo_2_dout(A_fifo_2_dout),
    .A_fifo_2_num_data_valid(A_fifo_2_num_data_valid),
    .A_fifo_2_fifo_cap(A_fifo_2_fifo_cap),
    .A_fifo_2_empty_n(A_fifo_2_empty_n),
    .A_fifo_2_read(PE_kernel_modulate_2_0_1_U0_A_fifo_2_read),
    .B_fifo_2_0_dout(B_fifo_4_dout),
    .B_fifo_2_0_num_data_valid(B_fifo_4_num_data_valid),
    .B_fifo_2_0_fifo_cap(B_fifo_4_fifo_cap),
    .B_fifo_2_0_empty_n(B_fifo_4_empty_n),
    .B_fifo_2_0_read(PE_kernel_modulate_2_0_1_U0_B_fifo_2_0_read),
    .A_fifo_3_din(PE_kernel_modulate_2_0_1_U0_A_fifo_3_din),
    .A_fifo_3_num_data_valid(A_fifo_3_num_data_valid),
    .A_fifo_3_fifo_cap(A_fifo_3_fifo_cap),
    .A_fifo_3_full_n(A_fifo_3_full_n),
    .A_fifo_3_write(PE_kernel_modulate_2_0_1_U0_A_fifo_3_write),
    .B_fifo_2_1_din(PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_din),
    .B_fifo_2_1_num_data_valid(B_fifo_5_num_data_valid),
    .B_fifo_2_1_fifo_cap(B_fifo_5_fifo_cap),
    .B_fifo_2_1_full_n(B_fifo_5_full_n),
    .B_fifo_2_1_write(PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_write),
    .v46_2_0(PE_kernel_modulate_2_0_1_U0_v46_2_0)
);

systolic_modulate_PE_kernel_modulate_3_0_1 PE_kernel_modulate_3_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_3_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_3_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_3_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_3_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_3_0_1_U0_ap_ready),
    .A_fifo_3_dout(A_fifo_3_dout),
    .A_fifo_3_num_data_valid(A_fifo_3_num_data_valid),
    .A_fifo_3_fifo_cap(A_fifo_3_fifo_cap),
    .A_fifo_3_empty_n(A_fifo_3_empty_n),
    .A_fifo_3_read(PE_kernel_modulate_3_0_1_U0_A_fifo_3_read),
    .B_fifo_3_0_dout(B_fifo_6_dout),
    .B_fifo_3_0_num_data_valid(B_fifo_6_num_data_valid),
    .B_fifo_3_0_fifo_cap(B_fifo_6_fifo_cap),
    .B_fifo_3_0_empty_n(B_fifo_6_empty_n),
    .B_fifo_3_0_read(PE_kernel_modulate_3_0_1_U0_B_fifo_3_0_read),
    .A_fifo_4_din(PE_kernel_modulate_3_0_1_U0_A_fifo_4_din),
    .A_fifo_4_num_data_valid(A_fifo_4_num_data_valid),
    .A_fifo_4_fifo_cap(A_fifo_4_fifo_cap),
    .A_fifo_4_full_n(A_fifo_4_full_n),
    .A_fifo_4_write(PE_kernel_modulate_3_0_1_U0_A_fifo_4_write),
    .B_fifo_3_1_din(PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_din),
    .B_fifo_3_1_num_data_valid(B_fifo_7_num_data_valid),
    .B_fifo_3_1_fifo_cap(B_fifo_7_fifo_cap),
    .B_fifo_3_1_full_n(B_fifo_7_full_n),
    .B_fifo_3_1_write(PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_write),
    .v67_3_0(PE_kernel_modulate_3_0_1_U0_v67_3_0)
);

systolic_modulate_PE_kernel_modulate_4_0_1 PE_kernel_modulate_4_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_4_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_4_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_4_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_4_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_4_0_1_U0_ap_ready),
    .A_fifo_4_dout(A_fifo_4_dout),
    .A_fifo_4_num_data_valid(A_fifo_4_num_data_valid),
    .A_fifo_4_fifo_cap(A_fifo_4_fifo_cap),
    .A_fifo_4_empty_n(A_fifo_4_empty_n),
    .A_fifo_4_read(PE_kernel_modulate_4_0_1_U0_A_fifo_4_read),
    .B_fifo_4_0_dout(B_fifo_8_dout),
    .B_fifo_4_0_num_data_valid(B_fifo_8_num_data_valid),
    .B_fifo_4_0_fifo_cap(B_fifo_8_fifo_cap),
    .B_fifo_4_0_empty_n(B_fifo_8_empty_n),
    .B_fifo_4_0_read(PE_kernel_modulate_4_0_1_U0_B_fifo_4_0_read),
    .A_fifo_5_din(PE_kernel_modulate_4_0_1_U0_A_fifo_5_din),
    .A_fifo_5_num_data_valid(A_fifo_5_num_data_valid),
    .A_fifo_5_fifo_cap(A_fifo_5_fifo_cap),
    .A_fifo_5_full_n(A_fifo_5_full_n),
    .A_fifo_5_write(PE_kernel_modulate_4_0_1_U0_A_fifo_5_write),
    .B_fifo_4_1_din(PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_din),
    .B_fifo_4_1_num_data_valid(B_fifo_9_num_data_valid),
    .B_fifo_4_1_fifo_cap(B_fifo_9_fifo_cap),
    .B_fifo_4_1_full_n(B_fifo_9_full_n),
    .B_fifo_4_1_write(PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_write),
    .v88_4_0(PE_kernel_modulate_4_0_1_U0_v88_4_0)
);

systolic_modulate_PE_kernel_modulate_5_0_1 PE_kernel_modulate_5_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_5_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_5_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_5_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_5_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_5_0_1_U0_ap_ready),
    .A_fifo_5_dout(A_fifo_5_dout),
    .A_fifo_5_num_data_valid(A_fifo_5_num_data_valid),
    .A_fifo_5_fifo_cap(A_fifo_5_fifo_cap),
    .A_fifo_5_empty_n(A_fifo_5_empty_n),
    .A_fifo_5_read(PE_kernel_modulate_5_0_1_U0_A_fifo_5_read),
    .B_fifo_5_0_dout(B_fifo_10_dout),
    .B_fifo_5_0_num_data_valid(B_fifo_10_num_data_valid),
    .B_fifo_5_0_fifo_cap(B_fifo_10_fifo_cap),
    .B_fifo_5_0_empty_n(B_fifo_10_empty_n),
    .B_fifo_5_0_read(PE_kernel_modulate_5_0_1_U0_B_fifo_5_0_read),
    .A_fifo_6_din(PE_kernel_modulate_5_0_1_U0_A_fifo_6_din),
    .A_fifo_6_num_data_valid(A_fifo_6_num_data_valid),
    .A_fifo_6_fifo_cap(A_fifo_6_fifo_cap),
    .A_fifo_6_full_n(A_fifo_6_full_n),
    .A_fifo_6_write(PE_kernel_modulate_5_0_1_U0_A_fifo_6_write),
    .B_fifo_5_1_din(PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_din),
    .B_fifo_5_1_num_data_valid(B_fifo_11_num_data_valid),
    .B_fifo_5_1_fifo_cap(B_fifo_11_fifo_cap),
    .B_fifo_5_1_full_n(B_fifo_11_full_n),
    .B_fifo_5_1_write(PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_write),
    .v109_5_0(PE_kernel_modulate_5_0_1_U0_v109_5_0)
);

systolic_modulate_PE_kernel_modulate_6_0_1 PE_kernel_modulate_6_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_6_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_6_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_6_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_6_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_6_0_1_U0_ap_ready),
    .A_fifo_6_dout(A_fifo_6_dout),
    .A_fifo_6_num_data_valid(A_fifo_6_num_data_valid),
    .A_fifo_6_fifo_cap(A_fifo_6_fifo_cap),
    .A_fifo_6_empty_n(A_fifo_6_empty_n),
    .A_fifo_6_read(PE_kernel_modulate_6_0_1_U0_A_fifo_6_read),
    .B_fifo_6_0_dout(B_fifo_12_dout),
    .B_fifo_6_0_num_data_valid(B_fifo_12_num_data_valid),
    .B_fifo_6_0_fifo_cap(B_fifo_12_fifo_cap),
    .B_fifo_6_0_empty_n(B_fifo_12_empty_n),
    .B_fifo_6_0_read(PE_kernel_modulate_6_0_1_U0_B_fifo_6_0_read),
    .A_fifo_7_din(PE_kernel_modulate_6_0_1_U0_A_fifo_7_din),
    .A_fifo_7_num_data_valid(A_fifo_7_num_data_valid),
    .A_fifo_7_fifo_cap(A_fifo_7_fifo_cap),
    .A_fifo_7_full_n(A_fifo_7_full_n),
    .A_fifo_7_write(PE_kernel_modulate_6_0_1_U0_A_fifo_7_write),
    .B_fifo_6_1_din(PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_din),
    .B_fifo_6_1_num_data_valid(B_fifo_13_num_data_valid),
    .B_fifo_6_1_fifo_cap(B_fifo_13_fifo_cap),
    .B_fifo_6_1_full_n(B_fifo_13_full_n),
    .B_fifo_6_1_write(PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_write),
    .v130_6_0(PE_kernel_modulate_6_0_1_U0_v130_6_0)
);

systolic_modulate_PE_kernel_modulate_7_0_1 PE_kernel_modulate_7_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(PE_kernel_modulate_7_0_1_U0_ap_start),
    .ap_done(PE_kernel_modulate_7_0_1_U0_ap_done),
    .ap_continue(PE_kernel_modulate_7_0_1_U0_ap_continue),
    .ap_idle(PE_kernel_modulate_7_0_1_U0_ap_idle),
    .ap_ready(PE_kernel_modulate_7_0_1_U0_ap_ready),
    .A_fifo_7_dout(A_fifo_7_dout),
    .A_fifo_7_num_data_valid(A_fifo_7_num_data_valid),
    .A_fifo_7_fifo_cap(A_fifo_7_fifo_cap),
    .A_fifo_7_empty_n(A_fifo_7_empty_n),
    .A_fifo_7_read(PE_kernel_modulate_7_0_1_U0_A_fifo_7_read),
    .B_fifo_7_0_dout(B_fifo_14_dout),
    .B_fifo_7_0_num_data_valid(B_fifo_14_num_data_valid),
    .B_fifo_7_0_fifo_cap(B_fifo_14_fifo_cap),
    .B_fifo_7_0_empty_n(B_fifo_14_empty_n),
    .B_fifo_7_0_read(PE_kernel_modulate_7_0_1_U0_B_fifo_7_0_read),
    .A_fifo_8_din(PE_kernel_modulate_7_0_1_U0_A_fifo_8_din),
    .A_fifo_8_num_data_valid(A_fifo_8_num_data_valid),
    .A_fifo_8_fifo_cap(A_fifo_8_fifo_cap),
    .A_fifo_8_full_n(A_fifo_8_full_n),
    .A_fifo_8_write(PE_kernel_modulate_7_0_1_U0_A_fifo_8_write),
    .B_fifo_7_1_din(PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_din),
    .B_fifo_7_1_num_data_valid(B_fifo_15_num_data_valid),
    .B_fifo_7_1_fifo_cap(B_fifo_15_fifo_cap),
    .B_fifo_7_1_full_n(B_fifo_15_full_n),
    .B_fifo_7_1_write(PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_write),
    .v151_7_0(PE_kernel_modulate_7_0_1_U0_v151_7_0)
);

systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_start),
    .ap_done(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_done),
    .ap_continue(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_continue),
    .ap_idle(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_idle),
    .ap_ready(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_ready),
    .A_fifo_8_dout(A_fifo_8_dout),
    .A_fifo_8_num_data_valid(A_fifo_8_num_data_valid),
    .A_fifo_8_fifo_cap(A_fifo_8_fifo_cap),
    .A_fifo_8_empty_n(A_fifo_8_empty_n),
    .A_fifo_8_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_A_fifo_8_read),
    .B_fifo_13_dout(B_fifo_13_dout),
    .B_fifo_13_num_data_valid(B_fifo_13_num_data_valid),
    .B_fifo_13_fifo_cap(B_fifo_13_fifo_cap),
    .B_fifo_13_empty_n(B_fifo_13_empty_n),
    .B_fifo_13_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_13_read),
    .B_fifo_11_dout(B_fifo_11_dout),
    .B_fifo_11_num_data_valid(B_fifo_11_num_data_valid),
    .B_fifo_11_fifo_cap(B_fifo_11_fifo_cap),
    .B_fifo_11_empty_n(B_fifo_11_empty_n),
    .B_fifo_11_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_11_read),
    .B_fifo_9_dout(B_fifo_9_dout),
    .B_fifo_9_num_data_valid(B_fifo_9_num_data_valid),
    .B_fifo_9_fifo_cap(B_fifo_9_fifo_cap),
    .B_fifo_9_empty_n(B_fifo_9_empty_n),
    .B_fifo_9_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_9_read),
    .B_fifo_7_dout(B_fifo_7_dout),
    .B_fifo_7_num_data_valid(B_fifo_7_num_data_valid),
    .B_fifo_7_fifo_cap(B_fifo_7_fifo_cap),
    .B_fifo_7_empty_n(B_fifo_7_empty_n),
    .B_fifo_7_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_7_read),
    .B_fifo_5_dout(B_fifo_5_dout),
    .B_fifo_5_num_data_valid(B_fifo_5_num_data_valid),
    .B_fifo_5_fifo_cap(B_fifo_5_fifo_cap),
    .B_fifo_5_empty_n(B_fifo_5_empty_n),
    .B_fifo_5_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_5_read),
    .B_fifo_3_dout(B_fifo_3_dout),
    .B_fifo_3_num_data_valid(B_fifo_3_num_data_valid),
    .B_fifo_3_fifo_cap(B_fifo_3_fifo_cap),
    .B_fifo_3_empty_n(B_fifo_3_empty_n),
    .B_fifo_3_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_3_read),
    .B_fifo_1_dout(B_fifo_1_dout),
    .B_fifo_1_num_data_valid(B_fifo_1_num_data_valid),
    .B_fifo_1_fifo_cap(B_fifo_1_fifo_cap),
    .B_fifo_1_empty_n(B_fifo_1_empty_n),
    .B_fifo_1_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_1_read),
    .B_fifo_15_dout(B_fifo_15_dout),
    .B_fifo_15_num_data_valid(B_fifo_15_num_data_valid),
    .B_fifo_15_fifo_cap(B_fifo_15_fifo_cap),
    .B_fifo_15_empty_n(B_fifo_15_empty_n),
    .B_fifo_15_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_15_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_din),
    .if_full_n(A_fifo_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_write),
    .if_dout(A_fifo_dout),
    .if_num_data_valid(A_fifo_num_data_valid),
    .if_fifo_cap(A_fifo_fifo_cap),
    .if_empty_n(A_fifo_empty_n),
    .if_read(PE_kernel_modulate_0_0_1_U0_A_fifo_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_din),
    .if_full_n(B_fifo_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_write),
    .if_dout(B_fifo_dout),
    .if_num_data_valid(B_fifo_num_data_valid),
    .if_fifo_cap(B_fifo_fifo_cap),
    .if_empty_n(B_fifo_empty_n),
    .if_read(PE_kernel_modulate_0_0_1_U0_B_fifo_0_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_din),
    .if_full_n(B_fifo_2_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_write),
    .if_dout(B_fifo_2_dout),
    .if_num_data_valid(B_fifo_2_num_data_valid),
    .if_fifo_cap(B_fifo_2_fifo_cap),
    .if_empty_n(B_fifo_2_empty_n),
    .if_read(PE_kernel_modulate_1_0_1_U0_B_fifo_1_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_din),
    .if_full_n(B_fifo_4_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_write),
    .if_dout(B_fifo_4_dout),
    .if_num_data_valid(B_fifo_4_num_data_valid),
    .if_fifo_cap(B_fifo_4_fifo_cap),
    .if_empty_n(B_fifo_4_empty_n),
    .if_read(PE_kernel_modulate_2_0_1_U0_B_fifo_2_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_din),
    .if_full_n(B_fifo_6_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_write),
    .if_dout(B_fifo_6_dout),
    .if_num_data_valid(B_fifo_6_num_data_valid),
    .if_fifo_cap(B_fifo_6_fifo_cap),
    .if_empty_n(B_fifo_6_empty_n),
    .if_read(PE_kernel_modulate_3_0_1_U0_B_fifo_3_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_din),
    .if_full_n(B_fifo_8_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_write),
    .if_dout(B_fifo_8_dout),
    .if_num_data_valid(B_fifo_8_num_data_valid),
    .if_fifo_cap(B_fifo_8_fifo_cap),
    .if_empty_n(B_fifo_8_empty_n),
    .if_read(PE_kernel_modulate_4_0_1_U0_B_fifo_4_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_din),
    .if_full_n(B_fifo_10_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_write),
    .if_dout(B_fifo_10_dout),
    .if_num_data_valid(B_fifo_10_num_data_valid),
    .if_fifo_cap(B_fifo_10_fifo_cap),
    .if_empty_n(B_fifo_10_empty_n),
    .if_read(PE_kernel_modulate_5_0_1_U0_B_fifo_5_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_din),
    .if_full_n(B_fifo_12_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_write),
    .if_dout(B_fifo_12_dout),
    .if_num_data_valid(B_fifo_12_num_data_valid),
    .if_fifo_cap(B_fifo_12_fifo_cap),
    .if_empty_n(B_fifo_12_empty_n),
    .if_read(PE_kernel_modulate_6_0_1_U0_B_fifo_6_0_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_din),
    .if_full_n(B_fifo_14_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_write),
    .if_dout(B_fifo_14_dout),
    .if_num_data_valid(B_fifo_14_num_data_valid),
    .if_fifo_cap(B_fifo_14_fifo_cap),
    .if_empty_n(B_fifo_14_empty_n),
    .if_read(PE_kernel_modulate_7_0_1_U0_B_fifo_7_0_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_0_0_1_U0_A_fifo_1_din),
    .if_full_n(A_fifo_1_full_n),
    .if_write(PE_kernel_modulate_0_0_1_U0_A_fifo_1_write),
    .if_dout(A_fifo_1_dout),
    .if_num_data_valid(A_fifo_1_num_data_valid),
    .if_fifo_cap(A_fifo_1_fifo_cap),
    .if_empty_n(A_fifo_1_empty_n),
    .if_read(PE_kernel_modulate_1_0_1_U0_A_fifo_1_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_din),
    .if_full_n(B_fifo_1_full_n),
    .if_write(PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_write),
    .if_dout(B_fifo_1_dout),
    .if_num_data_valid(B_fifo_1_num_data_valid),
    .if_fifo_cap(B_fifo_1_fifo_cap),
    .if_empty_n(B_fifo_1_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_1_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_1_0_1_U0_A_fifo_2_din),
    .if_full_n(A_fifo_2_full_n),
    .if_write(PE_kernel_modulate_1_0_1_U0_A_fifo_2_write),
    .if_dout(A_fifo_2_dout),
    .if_num_data_valid(A_fifo_2_num_data_valid),
    .if_fifo_cap(A_fifo_2_fifo_cap),
    .if_empty_n(A_fifo_2_empty_n),
    .if_read(PE_kernel_modulate_2_0_1_U0_A_fifo_2_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_din),
    .if_full_n(B_fifo_3_full_n),
    .if_write(PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_write),
    .if_dout(B_fifo_3_dout),
    .if_num_data_valid(B_fifo_3_num_data_valid),
    .if_fifo_cap(B_fifo_3_fifo_cap),
    .if_empty_n(B_fifo_3_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_3_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_2_0_1_U0_A_fifo_3_din),
    .if_full_n(A_fifo_3_full_n),
    .if_write(PE_kernel_modulate_2_0_1_U0_A_fifo_3_write),
    .if_dout(A_fifo_3_dout),
    .if_num_data_valid(A_fifo_3_num_data_valid),
    .if_fifo_cap(A_fifo_3_fifo_cap),
    .if_empty_n(A_fifo_3_empty_n),
    .if_read(PE_kernel_modulate_3_0_1_U0_A_fifo_3_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_din),
    .if_full_n(B_fifo_5_full_n),
    .if_write(PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_write),
    .if_dout(B_fifo_5_dout),
    .if_num_data_valid(B_fifo_5_num_data_valid),
    .if_fifo_cap(B_fifo_5_fifo_cap),
    .if_empty_n(B_fifo_5_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_5_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_3_0_1_U0_A_fifo_4_din),
    .if_full_n(A_fifo_4_full_n),
    .if_write(PE_kernel_modulate_3_0_1_U0_A_fifo_4_write),
    .if_dout(A_fifo_4_dout),
    .if_num_data_valid(A_fifo_4_num_data_valid),
    .if_fifo_cap(A_fifo_4_fifo_cap),
    .if_empty_n(A_fifo_4_empty_n),
    .if_read(PE_kernel_modulate_4_0_1_U0_A_fifo_4_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_din),
    .if_full_n(B_fifo_7_full_n),
    .if_write(PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_write),
    .if_dout(B_fifo_7_dout),
    .if_num_data_valid(B_fifo_7_num_data_valid),
    .if_fifo_cap(B_fifo_7_fifo_cap),
    .if_empty_n(B_fifo_7_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_7_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_4_0_1_U0_A_fifo_5_din),
    .if_full_n(A_fifo_5_full_n),
    .if_write(PE_kernel_modulate_4_0_1_U0_A_fifo_5_write),
    .if_dout(A_fifo_5_dout),
    .if_num_data_valid(A_fifo_5_num_data_valid),
    .if_fifo_cap(A_fifo_5_fifo_cap),
    .if_empty_n(A_fifo_5_empty_n),
    .if_read(PE_kernel_modulate_5_0_1_U0_A_fifo_5_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_din),
    .if_full_n(B_fifo_9_full_n),
    .if_write(PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_write),
    .if_dout(B_fifo_9_dout),
    .if_num_data_valid(B_fifo_9_num_data_valid),
    .if_fifo_cap(B_fifo_9_fifo_cap),
    .if_empty_n(B_fifo_9_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_9_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_5_0_1_U0_A_fifo_6_din),
    .if_full_n(A_fifo_6_full_n),
    .if_write(PE_kernel_modulate_5_0_1_U0_A_fifo_6_write),
    .if_dout(A_fifo_6_dout),
    .if_num_data_valid(A_fifo_6_num_data_valid),
    .if_fifo_cap(A_fifo_6_fifo_cap),
    .if_empty_n(A_fifo_6_empty_n),
    .if_read(PE_kernel_modulate_6_0_1_U0_A_fifo_6_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_din),
    .if_full_n(B_fifo_11_full_n),
    .if_write(PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_write),
    .if_dout(B_fifo_11_dout),
    .if_num_data_valid(B_fifo_11_num_data_valid),
    .if_fifo_cap(B_fifo_11_fifo_cap),
    .if_empty_n(B_fifo_11_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_11_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_6_0_1_U0_A_fifo_7_din),
    .if_full_n(A_fifo_7_full_n),
    .if_write(PE_kernel_modulate_6_0_1_U0_A_fifo_7_write),
    .if_dout(A_fifo_7_dout),
    .if_num_data_valid(A_fifo_7_num_data_valid),
    .if_fifo_cap(A_fifo_7_fifo_cap),
    .if_empty_n(A_fifo_7_empty_n),
    .if_read(PE_kernel_modulate_7_0_1_U0_A_fifo_7_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_din),
    .if_full_n(B_fifo_13_full_n),
    .if_write(PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_write),
    .if_dout(B_fifo_13_dout),
    .if_num_data_valid(B_fifo_13_num_data_valid),
    .if_fifo_cap(B_fifo_13_fifo_cap),
    .if_empty_n(B_fifo_13_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_13_read)
);

systolic_modulate_fifo_w32_d2_S A_fifo_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_7_0_1_U0_A_fifo_8_din),
    .if_full_n(A_fifo_8_full_n),
    .if_write(PE_kernel_modulate_7_0_1_U0_A_fifo_8_write),
    .if_dout(A_fifo_8_dout),
    .if_num_data_valid(A_fifo_8_num_data_valid),
    .if_fifo_cap(A_fifo_8_fifo_cap),
    .if_empty_n(A_fifo_8_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_A_fifo_8_read)
);

systolic_modulate_fifo_w32_d9_S B_fifo_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_din),
    .if_full_n(B_fifo_15_full_n),
    .if_write(PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_write),
    .if_dout(B_fifo_15_dout),
    .if_num_data_valid(B_fifo_15_num_data_valid),
    .if_fifo_cap(B_fifo_15_fifo_cap),
    .if_empty_n(B_fifo_15_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_15_read)
);

systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0 start_for_PE_kernel_modulate_0_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_0_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_0_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_0_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_0_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_0_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0 start_for_PE_kernel_modulate_1_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_1_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_1_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_1_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_1_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_1_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0 start_for_PE_kernel_modulate_2_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_2_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_2_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_2_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_2_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_2_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0 start_for_PE_kernel_modulate_3_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_3_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_3_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_3_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_3_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_3_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0 start_for_PE_kernel_modulate_4_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_4_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_4_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_4_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_4_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_4_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0 start_for_PE_kernel_modulate_5_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_5_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_5_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_5_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_5_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_5_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0 start_for_PE_kernel_modulate_6_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_6_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_6_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_6_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_6_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_6_0_1_U0_ap_ready)
);

systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0 start_for_PE_kernel_modulate_7_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_kernel_modulate_7_0_1_U0_din),
    .if_full_n(start_for_PE_kernel_modulate_7_0_1_U0_full_n),
    .if_write(systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write),
    .if_dout(start_for_PE_kernel_modulate_7_0_1_U0_dout),
    .if_empty_n(start_for_PE_kernel_modulate_7_0_1_U0_empty_n),
    .if_read(PE_kernel_modulate_7_0_1_U0_ap_ready)
);

systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_din),
    .if_full_n(start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_full_n),
    .if_write(PE_kernel_modulate_0_0_1_U0_start_write),
    .if_dout(start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_dout),
    .if_empty_n(start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_empty_n),
    .if_read(systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_ready)
);

assign PE_kernel_modulate_0_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_0_0_1_U0_ap_start = start_for_PE_kernel_modulate_0_0_1_U0_empty_n;

assign PE_kernel_modulate_1_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_1_0_1_U0_ap_start = start_for_PE_kernel_modulate_1_0_1_U0_empty_n;

assign PE_kernel_modulate_2_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_2_0_1_U0_ap_start = start_for_PE_kernel_modulate_2_0_1_U0_empty_n;

assign PE_kernel_modulate_3_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_3_0_1_U0_ap_start = start_for_PE_kernel_modulate_3_0_1_U0_empty_n;

assign PE_kernel_modulate_4_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_4_0_1_U0_ap_start = start_for_PE_kernel_modulate_4_0_1_U0_empty_n;

assign PE_kernel_modulate_5_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_5_0_1_U0_ap_start = start_for_PE_kernel_modulate_5_0_1_U0_empty_n;

assign PE_kernel_modulate_6_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_6_0_1_U0_ap_start = start_for_PE_kernel_modulate_6_0_1_U0_empty_n;

assign PE_kernel_modulate_7_0_1_U0_ap_continue = ap_sync_continue;

assign PE_kernel_modulate_7_0_1_U0_ap_start = start_for_PE_kernel_modulate_7_0_1_U0_empty_n;

assign ap_done = ap_sync_done;

assign ap_idle = (systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_idle & systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_idle & PE_kernel_modulate_7_0_1_U0_ap_idle & PE_kernel_modulate_6_0_1_U0_ap_idle & PE_kernel_modulate_5_0_1_U0_ap_idle & PE_kernel_modulate_4_0_1_U0_ap_idle & PE_kernel_modulate_3_0_1_U0_ap_idle & PE_kernel_modulate_2_0_1_U0_ap_idle & PE_kernel_modulate_1_0_1_U0_ap_idle & PE_kernel_modulate_0_0_1_U0_ap_idle);

assign ap_ready = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_done & PE_kernel_modulate_7_0_1_U0_ap_done & PE_kernel_modulate_6_0_1_U0_ap_done & PE_kernel_modulate_5_0_1_U0_ap_done & PE_kernel_modulate_4_0_1_U0_ap_done & PE_kernel_modulate_3_0_1_U0_ap_done & PE_kernel_modulate_2_0_1_U0_ap_done & PE_kernel_modulate_1_0_1_U0_ap_done & PE_kernel_modulate_0_0_1_U0_ap_done);

assign start_for_PE_kernel_modulate_0_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_1_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_2_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_3_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_4_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_5_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_6_0_1_U0_din = 1'b1;

assign start_for_PE_kernel_modulate_7_0_1_U0_din = 1'b1;

assign start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_din = 1'b1;

assign systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_continue = ap_sync_continue;

assign systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_start = start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_empty_n;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_continue = 1'b1;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_start = ap_start;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_full_n = (start_for_PE_kernel_modulate_7_0_1_U0_full_n & start_for_PE_kernel_modulate_6_0_1_U0_full_n & start_for_PE_kernel_modulate_5_0_1_U0_full_n & start_for_PE_kernel_modulate_4_0_1_U0_full_n & start_for_PE_kernel_modulate_3_0_1_U0_full_n & start_for_PE_kernel_modulate_2_0_1_U0_full_n & start_for_PE_kernel_modulate_1_0_1_U0_full_n & start_for_PE_kernel_modulate_0_0_1_U0_full_n);

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_write = 1'b0;

assign systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_write = 1'b0;

assign v168_0_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_address0;

assign v168_0_address1 = 3'd0;

assign v168_0_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_ce0;

assign v168_0_ce1 = 1'b0;

assign v168_0_d0 = 32'd0;

assign v168_0_d1 = 32'd0;

assign v168_0_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_write;

assign v168_0_we0 = 1'b0;

assign v168_0_we1 = 1'b0;

assign v169_0_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_address0;

assign v169_0_address1 = 3'd0;

assign v169_0_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_ce0;

assign v169_0_ce1 = 1'b0;

assign v169_0_d0 = 32'd0;

assign v169_0_d1 = 32'd0;

assign v169_0_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_write;

assign v169_0_we0 = 1'b0;

assign v169_0_we1 = 1'b0;

assign v169_1_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_address0;

assign v169_1_address1 = 3'd0;

assign v169_1_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_ce0;

assign v169_1_ce1 = 1'b0;

assign v169_1_d0 = 32'd0;

assign v169_1_d1 = 32'd0;

assign v169_1_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_write;

assign v169_1_we0 = 1'b0;

assign v169_1_we1 = 1'b0;

assign v169_2_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_address0;

assign v169_2_address1 = 3'd0;

assign v169_2_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_ce0;

assign v169_2_ce1 = 1'b0;

assign v169_2_d0 = 32'd0;

assign v169_2_d1 = 32'd0;

assign v169_2_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_write;

assign v169_2_we0 = 1'b0;

assign v169_2_we1 = 1'b0;

assign v169_3_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_address0;

assign v169_3_address1 = 3'd0;

assign v169_3_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_ce0;

assign v169_3_ce1 = 1'b0;

assign v169_3_d0 = 32'd0;

assign v169_3_d1 = 32'd0;

assign v169_3_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_write;

assign v169_3_we0 = 1'b0;

assign v169_3_we1 = 1'b0;

assign v169_4_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_address0;

assign v169_4_address1 = 3'd0;

assign v169_4_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_ce0;

assign v169_4_ce1 = 1'b0;

assign v169_4_d0 = 32'd0;

assign v169_4_d1 = 32'd0;

assign v169_4_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_write;

assign v169_4_we0 = 1'b0;

assign v169_4_we1 = 1'b0;

assign v169_5_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_address0;

assign v169_5_address1 = 3'd0;

assign v169_5_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_ce0;

assign v169_5_ce1 = 1'b0;

assign v169_5_d0 = 32'd0;

assign v169_5_d1 = 32'd0;

assign v169_5_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_write;

assign v169_5_we0 = 1'b0;

assign v169_5_we1 = 1'b0;

assign v169_6_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_address0;

assign v169_6_address1 = 3'd0;

assign v169_6_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_ce0;

assign v169_6_ce1 = 1'b0;

assign v169_6_d0 = 32'd0;

assign v169_6_d1 = 32'd0;

assign v169_6_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_write;

assign v169_6_we0 = 1'b0;

assign v169_6_we1 = 1'b0;

assign v169_7_address0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_address0;

assign v169_7_address1 = 3'd0;

assign v169_7_ce0 = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_ce0;

assign v169_7_ce1 = 1'b0;

assign v169_7_d0 = 32'd0;

assign v169_7_d1 = 32'd0;

assign v169_7_read = systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_write;

assign v169_7_we0 = 1'b0;

assign v169_7_we1 = 1'b0;

assign v170_0_0 = PE_kernel_modulate_0_0_1_U0_v4_0_0;

assign v170_0_0_ap_vld = 1'b1;

assign v170_1_0 = PE_kernel_modulate_1_0_1_U0_v25_1_0;

assign v170_1_0_ap_vld = 1'b1;

assign v170_2_0 = PE_kernel_modulate_2_0_1_U0_v46_2_0;

assign v170_2_0_ap_vld = 1'b1;

assign v170_3_0 = PE_kernel_modulate_3_0_1_U0_v67_3_0;

assign v170_3_0_ap_vld = 1'b1;

assign v170_4_0 = PE_kernel_modulate_4_0_1_U0_v88_4_0;

assign v170_4_0_ap_vld = 1'b1;

assign v170_5_0 = PE_kernel_modulate_5_0_1_U0_v109_5_0;

assign v170_5_0_ap_vld = 1'b1;

assign v170_6_0 = PE_kernel_modulate_6_0_1_U0_v130_6_0;

assign v170_6_0_ap_vld = 1'b1;

assign v170_7_0 = PE_kernel_modulate_7_0_1_U0_v151_7_0;

assign v170_7_0_ap_vld = 1'b1;

endmodule //systolic_modulate_systolic_tile_modulate
