

================================================================
== Vitis HLS Report for 'AXIVideo2BayerMat_0_4320_3848_2_3_s'
================================================================
* Date:           Sun Sep 11 10:32:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  4.196 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        7|  8363527|  29.372 ns|  35.093 ms|    7|  8363527|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_row_axi2mat  |        1|  8363521|  8 ~ 1936|          -|          -|  0 ~ 4320|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%axi_data_V_2 = alloca i32 1"   --->   Operation 13 'alloca' 'axi_data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%start = alloca i32 1"   --->   Operation 14 'alloca' 'start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%p_read14 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read1"   --->   Operation 15 'read' 'p_read14' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%p_read_6 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read"   --->   Operation 16 'read' 'p_read_6' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_V_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'axi_last_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_V_3_loc = alloca i64 1"   --->   Operation 18 'alloca' 'axi_data_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_loc = alloca i64 1"   --->   Operation 19 'alloca' 'last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_V_loc = alloca i64 1"   --->   Operation 20 'alloca' 'axi_last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %InImg_cols_c, i12 %p_read14"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %p_read14, i32 1, i32 11" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38]   --->   Operation 22 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln61 = store i1 1, i1 %start" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 23 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln61 = store i13 0, i13 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 24 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%call_ln0 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_start_hunt, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i1 %axi_last_V_loc, i16 %axi_data_V_2"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_start_hunt, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i1 %axi_last_V_loc, i16 %axi_data_V_2"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %InImg_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_ptr_V_dest_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_user_V, i2 %in_ptr_V_strb_V, i2 %in_ptr_V_keep_V, i16 %in_ptr_V_data_V, void @empty_20, i32 1, i32 1, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%axi_last_V_loc_load = load i1 %axi_last_V_loc"   --->   Operation 31 'load' 'axi_last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.88ns)   --->   "%cmp41 = icmp_eq  i11 %trunc_ln38_1, i11 0" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38]   --->   Operation 33 'icmp' 'cmp41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.29ns)   --->   "%br_ln61 = br void %loop_col_zxi2mat" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 34 'br' 'br_ln61' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 %axi_last_V_loc_load, void %entry, i1 %axi_last_V_4_loc_load, void %loop_last_hunt"   --->   Operation 35 'phi' 'axi_last_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i_5 = load i13 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 36 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.90ns)   --->   "%icmp_ln61 = icmp_eq  i13 %i_5, i13 %p_read_6" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 37 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.53ns)   --->   "%i_6 = add i13 %i_5, i13 1" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 38 'add' 'i_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%axi_data_V = load i16 %axi_data_V_2"   --->   Operation 39 'load' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %loop_col_zxi2mat.split, void %for.end18.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 40 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4320, i64 4320" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:64]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38]   --->   Operation 42 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.29ns)   --->   "%br_ln67 = br i1 %cmp41, void %for.body6.preheader, void %loop_last_hunt" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 43 'br' 'br_ln67' <Predicate = (!icmp_ln61)> <Delay = 1.29>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%start_load = load i1 %start"   --->   Operation 44 'load' 'start_load' <Predicate = (!icmp_ln61 & !cmp41)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_57' <Predicate = (!icmp_ln61 & !cmp41)> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (3.39ns)   --->   "%call_ln38 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat, i1 %start_load, i16 %axi_data_V, i1 %axi_last_V_2, i11 %trunc_ln38_1, i16 %InImg_data156, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i1 %last_loc, i16 %axi_data_V_3_loc" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38]   --->   Operation 46 'call' 'call_ln38' <Predicate = (!icmp_ln61 & !cmp41)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:98]   --->   Operation 47 'ret' 'ret_ln98' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln38 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat, i1 %start_load, i16 %axi_data_V, i1 %axi_last_V_2, i11 %trunc_ln38_1, i16 %InImg_data156, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i1 %last_loc, i16 %axi_data_V_3_loc" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38]   --->   Operation 48 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%last_loc_load = load i1 %last_loc"   --->   Operation 49 'load' 'last_loc_load' <Predicate = (!cmp41)> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%axi_data_V_3_loc_load = load i16 %axi_data_V_3_loc"   --->   Operation 50 'load' 'axi_data_V_3_loc_load' <Predicate = (!cmp41)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_58 = wait i32 @_ssdm_op_Wait"   --->   Operation 51 'wait' 'empty_58' <Predicate = (!cmp41)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln0 = store i1 0, i1 %start"   --->   Operation 52 'store' 'store_ln0' <Predicate = (!cmp41)> <Delay = 1.29>
ST_8 : Operation 53 [1/1] (1.29ns)   --->   "%br_ln0 = br void %loop_last_hunt"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!cmp41)> <Delay = 1.29>
ST_8 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln61 = store i13 %i_6, i13 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 54 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>

State 9 <SV = 8> <Delay = 2.59>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa = phi i1 %last_loc_load, void %for.body6.preheader, i1 %axi_last_V_2, void %loop_col_zxi2mat.split"   --->   Operation 55 'phi' 'axi_last_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa = phi i16 %axi_data_V_3_loc_load, void %for.body6.preheader, i16 %axi_data_V, void %loop_col_zxi2mat.split"   --->   Operation 56 'phi' 'axi_data_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%last_0_lcssa = phi i1 %last_loc_load, void %for.body6.preheader, i1 0, void %loop_col_zxi2mat.split"   --->   Operation 57 'phi' 'last_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (2.59ns)   --->   "%call_ln0 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_last_hunt, i1 %axi_last_2_lcssa, i16 %axi_data_2_lcssa, i1 %last_0_lcssa, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i1 %axi_last_V_4_loc, i16 %axi_data_V_2"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 60 [1/2] (1.29ns)   --->   "%call_ln0 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_last_hunt, i1 %axi_last_2_lcssa, i16 %axi_data_2_lcssa, i1 %last_0_lcssa, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i1 %axi_last_V_4_loc, i16 %axi_data_V_2"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%axi_last_V_4_loc_load = load i1 %axi_last_V_4_loc"   --->   Operation 61 'load' 'axi_last_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln61 = br void %loop_col_zxi2mat" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61]   --->   Operation 62 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	wire read operation ('p_read14') on port 'p_read1' [15]  (1.2 ns)
	fifo write operation ('write_ln0') on port 'InImg_cols_c' [22]  (1.2 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_start_hunt' [26]  (1.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.88ns
The critical path consists of the following:
	'icmp' operation ('cmp41', /home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38) [30]  (1.88 ns)

 <State 5>: 1.9ns
The critical path consists of the following:
	'load' operation ('i', /home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61) on local variable 'i' [36]  (0 ns)
	'icmp' operation ('icmp_ln61', /home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61) [38]  (1.9 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	'load' operation ('axi.data.V') on local variable 'axi.data.V' [37]  (0 ns)
	'call' operation ('call_ln38', /home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38) to 'AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat' [48]  (3.4 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln61', /home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61) of variable 'i', /home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:61 on local variable 'i' [61]  (1.3 ns)

 <State 9>: 2.6ns
The critical path consists of the following:
	'phi' operation ('axi.last.V') with incoming values : ('axi_last_V_loc_load') ('last_loc_load') ('axi_last_V_4_loc_load') [55]  (0 ns)
	'call' operation ('call_ln0') to 'AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_last_hunt' [59]  (2.6 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_last_hunt' [59]  (1.3 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
