#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  8 12:21:31 2021
# Process ID: 9813
# Current directory: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo
# Command line: vivado -mode batch -source /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/ooc_synth.tcl -notrace
# Log file: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/vivado.log
# Journal file: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/vivado.jou
#-----------------------------------------------------------
source /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/ooc_synth.tcl -notrace
INFO: Found part matching xc7z020clg400-1
INFO: Found Vivado version 2019.2

#HD: List of modules to be synthesized:
| --------- | ------------ | ---------- | --------------------------- |
| Module    | Module Name  | Top Level  | Options                     |
| --------- | ------------ | ---------- | --------------------------- |
| dct       | top_fdct     | 0          | -flatten_hierarchy rebuilt  |
| --------- | ------------ | ---------- | --------------------------- |
| FFT_ifft  | fft_top      | 0          | -flatten_hierarchy rebuilt  |
| --------- | ------------ | ---------- | --------------------------- |

#HD: No Configurations set to be implemented
#HD: Running synthesis for block dct
	Writing results to: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/dct
	#HD: Setting Tcl Params:
	hd.visual == 1


	Parsing PRJ file: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/project/dct.prj
	Info: No XDC file specified for dct
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top top_fdct -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9876 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.543 ; gain = 181.375 ; free physical = 5219 ; free virtual = 19652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_fdct' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:99]
	Parameter C_M_AXI_MEM_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_BUS_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:216]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:450]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_ctrl_bus_s_axi' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_ctrl_bus_s_axi.vhd:12' bound to instance 'top_fdct_ctrl_bus_s_axi_U' of component 'top_fdct_ctrl_bus_s_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:823]
INFO: [Synth 8-638] synthesizing module 'top_fdct_ctrl_bus_s_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_ctrl_bus_s_axi.vhd:57]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_ctrl_bus_s_axi' (1#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_ctrl_bus_s_axi.vhd:57]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:12' bound to instance 'top_fdct_mem_bus_m_axi_U' of component 'top_fdct_mem_bus_m_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:851]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_throttl' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:956' bound to instance 'wreq_throttl' of component 'top_fdct_mem_bus_m_axi_throttl' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_throttl' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1013]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_throttl' (2#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1013]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_write' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:2144' bound to instance 'bus_write' of component 'top_fdct_mem_bus_m_axi_write' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:349]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_write' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:2232]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:473' bound to instance 'rs_wreq' of component 'top_fdct_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:490]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_reg_slice' (3#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_wreq' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_fifo' (4#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_buffer' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:724' bound to instance 'buff_wdata' of component 'top_fdct_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_buffer' (5#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:746]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3076]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_fifo__parameterized1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_fifo__parameterized1' (5#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_decoder' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:933' bound to instance 'head_pad_decoder' of component 'top_fdct_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3099]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:941]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_decoder' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:941]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_decoder' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:933' bound to instance 'tail_pad_decoder' of component 'top_fdct_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3106]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3181]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3181]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_resp' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_fifo__parameterized3' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_fifo__parameterized3' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_resp_to_user' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:3260]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_fifo__parameterized5' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_fifo__parameterized5' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_write' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:2232]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_read' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1201' bound to instance 'bus_read' of component 'top_fdct_mem_bus_m_axi_read' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:413]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_read' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1279]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:473' bound to instance 'rs_rreq' of component 'top_fdct_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1412]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_rreq' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1425]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_buffer' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:724' bound to instance 'fifo_rdata' of component 'top_fdct_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1802]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_buffer__parameterized1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_buffer__parameterized1' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:746]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:473' bound to instance 'rs_rdata' of component 'top_fdct_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mem_bus_m_axi_reg_slice__parameterized2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:490]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_reg_slice__parameterized2' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_rctl' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1833]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'top_fdct_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1926]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1579]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1647]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi_read' (8#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mem_bus_m_axi' (9#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:143]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_row_outbuf' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:105' bound to instance 'row_outbuf_U' of component 'top_fdct_row_outbuf' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:967]
INFO: [Synth 8-638] synthesizing module 'top_fdct_row_outbuf' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:125]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_row_outbuf_ram' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:13' bound to instance 'top_fdct_row_outbuf_ram_U' of component 'top_fdct_row_outbuf_ram' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:144]
INFO: [Synth 8-638] synthesizing module 'top_fdct_row_outbuf_ram' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:36]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_fdct_row_outbuf_ram' (10#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_row_outbuf' (11#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd:125]
INFO: [Synth 8-3491] module 'new_dct_1d_2' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:12' bound to instance 'grp_new_dct_1d_2_fu_114' of component 'new_dct_1d_2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:986]
INFO: [Synth 8-638] synthesizing module 'new_dct_1d_2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:408]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:415]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:421]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:457]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U72' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:865]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:6' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U' of component 'top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0' (12#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_15ns_29_1_1' (13#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_13s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_13s_29_1_1_U73' of component 'top_fdct_mul_mul_16s_13s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:877]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_13s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:6' bound to instance 'top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11_U' of component 'top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11' (14#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_13s_29_1_1' (15#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U74' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:889]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15s_29_1_1_U75' of component 'top_fdct_mul_mul_16s_15s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:901]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_15s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:6' bound to instance 'top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U' of component 'top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9' (16#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_15s_29_1_1' (17#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U76' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:913]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_U77' of component 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:925]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:6' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U' of component 'top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1' (18#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_14ns_29_1_1' (19#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U78' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:937]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3' (20#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' (21#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_U79' of component 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:951]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U80' of component 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:963]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U' of component 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4' (22#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' (23#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14s_29_1_1_U81' of component 'top_fdct_mul_mul_16s_14s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:977]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_14s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:6' bound to instance 'top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8_U' of component 'top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8' (24#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_14s_29_1_1' (25#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15s_29_1_1_U82' of component 'top_fdct_mul_mul_16s_15s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:989]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15s_29_1_1_U83' of component 'top_fdct_mul_mul_16s_15s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1001]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U84' of component 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1013]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U' of component 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10' (26#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1' (27#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_U85' of component 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1027]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U' of component 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7' (28#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' (29#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U86' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1041]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6' (30#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' (31#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_U87' of component 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1055]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_U88' of component 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1069]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U' of component 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5' (32#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' (33#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U89' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1083]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U90' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1097]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91' of component 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1111]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U' of component 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12' (34#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1' (35#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U92' of component 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1125]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93' of component 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U' of component 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13' (36#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_15ns_14ns_29_1_1' (37#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U94' of component 'top_fdct_mac_muladd_16s_13ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1153]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95' of component 'top_fdct_mac_muladd_16s_15s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1167]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96' of component 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_U97' of component 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1195]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_13ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_13ns_29_1_1_U98' of component 'top_fdct_mul_mul_16s_13ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1207]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_13ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:6' bound to instance 'top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2_U' of component 'top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2' (38#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mul_mul_16s_13ns_29_1_1' (39#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U99' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1219]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100' of component 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1233]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U' of component 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14' (40#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14s_14ns_29_1_1' (41#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14s_29_1_1_U101' of component 'top_fdct_mul_mul_16s_14s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1247]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102' of component 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1259]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_U103' of component 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1273]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U104' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1285]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U105' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1297]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106' of component 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U' of component 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15' (42#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14ns_14ns_29_1_1' (43#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U107' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1325]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1337]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1365]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_13ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_13ns_29_1_1_U111' of component 'top_fdct_mul_mul_16s_13ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1379]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U112' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1_U113' of component 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1403]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16_U' of component 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16' (44#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_13s_14ns_28_1_1' (45#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1417]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115' of component 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1431]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14s_29s_29_1_1_U116' of component 'top_fdct_mac_muladd_16s_14s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1445]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U117' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1459]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1473]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119' of component 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1487]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:12' bound to instance 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U' of component 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17' (46#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_fdct_mac_muladd_16s_14ns_28s_29_1_1' (47#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'new_dct_1d_2' (48#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:81]
INFO: [Synth 8-3491] module 'new_dct_1d_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:12' bound to instance 'grp_new_dct_1d_1_fu_125' of component 'new_dct_1d_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'new_dct_1d_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:336]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:418]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:420]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:428]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:430]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:437]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:443]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:448]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U1' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:860]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U2' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:872]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_15ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_15ns_29_1_1_U3' of component 'top_fdct_mul_mul_16s_15ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:884]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_U4' of component 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:896]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_14ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_14ns_29_1_1_U5' of component 'top_fdct_mul_mul_16s_14ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:908]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mul_mul_16s_13ns_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd:31' bound to instance 'top_fdct_mul_mul_16s_13ns_29_1_1_U6' of component 'top_fdct_mul_mul_16s_13ns_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:920]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U7' of component 'top_fdct_mac_muladd_16s_15ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:932]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U8' of component 'top_fdct_mac_muladd_16s_14ns_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:946]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_13s_29s_29_1_1_U9' of component 'top_fdct_mac_muladd_16s_13s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:960]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U10' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:974]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd:41' bound to instance 'top_fdct_mac_muladd_16s_15s_29s_29_1_1_U11' of component 'top_fdct_mac_muladd_16s_15s_29s_29_1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:988]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'new_dct_1d_1' (49#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'top_fdct' (50#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct.vhd:99]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_AWREADY
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_WREADY
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RLAST
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RID[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RUSER[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RRESP[1]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RRESP[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BVALID
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BRESP[1]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BRESP[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BID[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BUSER[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_ARREADY
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RVALID
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[15]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[14]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[13]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[12]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[11]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[10]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[9]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[8]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[7]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[6]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[5]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[4]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[3]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[2]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[1]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RLAST
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RID[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RUSER[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RRESP[1]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RRESP[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_BRESP[1]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_BRESP[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_BID[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_BUSER[0]
WARNING: [Synth 8-3331] design top_fdct_row_outbuf has unconnected port reset
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design top_fdct_mem_bus_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design top_fdct_ctrl_bus_s_axi has unconnected port AWADDR[6]
WARNING: [Synth 8-3331] design top_fdct_ctrl_bus_s_axi has unconnected port AWADDR[5]
WARNING: [Synth 8-3331] design top_fdct_ctrl_bus_s_axi has unconnected port ARADDR[6]
WARNING: [Synth 8-3331] design top_fdct_ctrl_bus_s_axi has unconnected port ARADDR[5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.293 ; gain = 262.125 ; free physical = 5215 ; free virtual = 19653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1810.105 ; gain = 279.938 ; free physical = 5219 ; free virtual = 19655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1818.109 ; gain = 287.941 ; free physical = 5219 ; free virtual = 19655
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_fdct_ctrl_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_fdct_ctrl_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fdct_mem_bus_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:806]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd:806]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fdct_mem_bus_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_4_cast_reg_1350_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1786]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_cast_reg_1326_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1787]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_1_cast_reg_1392_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1773]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_2_cast_reg_1400_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1774]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_6_cast_reg_1562_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_7_cast_reg_1569_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1607]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_5_cast_reg_1488_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1675]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_0_3_cast_reg_1480_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd:1674]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_7_cast_reg_1587_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:1690]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_0_6_cast_reg_1580_reg' and it is trimmed from '29' to '16' bits. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd:1689]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_fdct_ctrl_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_fdct_ctrl_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fdct_mem_bus_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_fdct_mem_bus_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-3971] The signal "top_fdct_row_outbuf_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.992 ; gain = 307.824 ; free physical = 5106 ; free virtual = 19549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 22    
	   2 Input     29 Bit       Adders := 39    
	   9 Input     29 Bit       Adders := 2     
	   7 Input     29 Bit       Adders := 1     
	   4 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 34    
	               31 Bit    Registers := 3     
	               29 Bit    Registers := 90    
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 44    
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 74    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 47    
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 99    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_fdct 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module top_fdct_ctrl_bus_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module top_fdct_mem_bus_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module top_fdct_mem_bus_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module top_fdct_mem_bus_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module top_fdct_mem_bus_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module top_fdct_mem_bus_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module top_fdct_mem_bus_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module top_fdct_mem_bus_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module top_fdct_mem_bus_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module top_fdct_mem_bus_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module top_fdct_mem_bus_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module top_fdct_mem_bus_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module top_fdct_row_outbuf_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module new_dct_1d_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     29 Bit       Adders := 19    
	   9 Input     29 Bit       Adders := 1     
	   7 Input     29 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 38    
	               28 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 25    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module new_dct_1d_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     29 Bit       Adders := 20    
	   4 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   9 Input     29 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               29 Bit    Registers := 52    
	               28 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP tmp_12_7_reg_1705_reg, operation Mode is: (A''*(B:0x8d4))'.
DSP Report: register src_load_reg_1304_reg is absorbed into DSP tmp_12_7_reg_1705_reg.
DSP Report: register tmp_11_cast_reg_1326_reg is absorbed into DSP tmp_12_7_reg_1705_reg.
DSP Report: register tmp_12_7_reg_1705_reg is absorbed into DSP tmp_12_7_reg_1705_reg.
DSP Report: operator top_fdct_mul_mul_16s_13ns_29_1_1_U111/top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2_U/p_cvt is absorbed into DSP tmp_12_7_reg_1705_reg.
DSP Report: Generating DSP tmp46_reg_1737_reg, operation Mode is: PCIN+A''*(B:0x3e6dc).
DSP Report: register src_load_1_reg_1333_reg is absorbed into DSP tmp46_reg_1737_reg.
DSP Report: register tmp_11_0_1_cast_reg_1392_reg is absorbed into DSP tmp46_reg_1737_reg.
DSP Report: register tmp46_reg_1737_reg is absorbed into DSP tmp46_reg_1737_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U116/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp46_reg_1737_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U116/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp46_reg_1737_reg.
DSP Report: Generating DSP tmp_12_7_2_reg_1710_reg, operation Mode is: (A''*(B:0x25a1))'.
DSP Report: register src_load_2_reg_1339_reg is absorbed into DSP tmp_12_7_2_reg_1710_reg.
DSP Report: register tmp_11_0_2_cast_reg_1400_reg is absorbed into DSP tmp_12_7_2_reg_1710_reg.
DSP Report: register tmp_12_7_2_reg_1710_reg is absorbed into DSP tmp_12_7_2_reg_1710_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U112/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_12_7_2_reg_1710_reg.
DSP Report: Generating DSP tmp47_reg_1742_reg, operation Mode is: PCIN+A''*(B:0x3d39e).
DSP Report: register src_load_3_reg_1407_reg is absorbed into DSP tmp47_reg_1742_reg.
DSP Report: register tmp_11_0_3_cast_reg_1480_reg is absorbed into DSP tmp47_reg_1742_reg.
DSP Report: register tmp47_reg_1742_reg is absorbed into DSP tmp47_reg_1742_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U117/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp47_reg_1742_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U117/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp47_reg_1742_reg.
DSP Report: Generating DSP tmp_12_7_4_reg_1684_reg, operation Mode is: (A''*(B:0x2c63))'.
DSP Report: register src_load_4_reg_1320_reg is absorbed into DSP tmp_12_7_4_reg_1684_reg.
DSP Report: register tmp_11_0_4_cast_reg_1350_reg is absorbed into DSP tmp_12_7_4_reg_1684_reg.
DSP Report: register tmp_12_7_4_reg_1684_reg is absorbed into DSP tmp_12_7_4_reg_1684_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U107/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_12_7_4_reg_1684_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p, operation Mode is: PCIN+A''*(B:0x3da60).
DSP Report: register src_load_5_reg_1413_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: register tmp_11_0_5_cast_reg_1488_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP tmp50_reg_1715_reg, operation Mode is: (C:0x1000)+A2*(B:0x3f72c).
DSP Report: register src_load_7_reg_1500_reg is absorbed into DSP tmp50_reg_1715_reg.
DSP Report: register tmp50_reg_1715_reg is absorbed into DSP tmp50_reg_1715_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_14ns_28_1_1_U113/top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16_U/p is absorbed into DSP tmp50_reg_1715_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_14ns_28_1_1_U113/top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16_U/m is absorbed into DSP tmp50_reg_1715_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p, operation Mode is: C+A''*(B:0x1924).
DSP Report: register src_load_6_reg_1495_reg is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: register tmp_11_0_6_cast_reg_1562_reg is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/m is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: Generating DSP tmp_12_6_reg_1669_reg, operation Mode is: (A''*(B:0x1151))'.
DSP Report: register src_load_reg_1304_reg is absorbed into DSP tmp_12_6_reg_1669_reg.
DSP Report: register tmp_11_cast_reg_1326_reg is absorbed into DSP tmp_12_6_reg_1669_reg.
DSP Report: register tmp_12_6_reg_1669_reg is absorbed into DSP tmp_12_6_reg_1669_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U103/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_12_6_reg_1669_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p, operation Mode is: PCIN+A''*(B:0x3d631).
DSP Report: register src_load_1_reg_1333_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: register tmp_11_0_1_cast_reg_1392_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP tmp_12_6_2_reg_1674_reg, operation Mode is: (A''*(B:0x29cf))'.
DSP Report: register src_load_2_reg_1339_reg is absorbed into DSP tmp_12_6_2_reg_1674_reg.
DSP Report: register tmp_11_0_2_cast_reg_1400_reg is absorbed into DSP tmp_12_6_2_reg_1674_reg.
DSP Report: register tmp_12_6_2_reg_1674_reg is absorbed into DSP tmp_12_6_2_reg_1674_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U104/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_12_6_2_reg_1674_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p, operation Mode is: PCIN+A''*(B:0x3eeaf).
DSP Report: register src_load_3_reg_1407_reg is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: register tmp_11_0_3_cast_reg_1480_reg is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: Generating DSP tmp_12_6_4_reg_1653_reg, operation Mode is: (A''*(B:0x3eeaf))'.
DSP Report: register src_load_4_reg_1320_reg is absorbed into DSP tmp_12_6_4_reg_1653_reg.
DSP Report: register tmp_11_0_4_cast_reg_1350_reg is absorbed into DSP tmp_12_6_4_reg_1653_reg.
DSP Report: register tmp_12_6_4_reg_1653_reg is absorbed into DSP tmp_12_6_4_reg_1653_reg.
DSP Report: operator top_fdct_mul_mul_16s_14s_29_1_1_U101/top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8_U/p_cvt is absorbed into DSP tmp_12_6_4_reg_1653_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p, operation Mode is: PCIN+A''*(B:0x29cf).
DSP Report: register src_load_5_reg_1413_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: register tmp_11_0_5_cast_reg_1488_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p, operation Mode is: (C:0x1000)+A''*(B:0x1151).
DSP Report: register src_load_7_reg_1500_reg is absorbed into DSP top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p.
DSP Report: register tmp_11_0_7_cast_reg_1569_reg is absorbed into DSP top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p is absorbed into DSP top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/m is absorbed into DSP top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p.
DSP Report: Generating DSP tmp44_reg_1679_reg, operation Mode is: PCIN+A''*(B:0x3d631).
DSP Report: register src_load_6_reg_1495_reg is absorbed into DSP tmp44_reg_1679_reg.
DSP Report: register tmp_11_0_6_cast_reg_1562_reg is absorbed into DSP tmp44_reg_1679_reg.
DSP Report: register tmp44_reg_1679_reg is absorbed into DSP tmp44_reg_1679_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U105/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp44_reg_1679_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U105/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp44_reg_1679_reg.
DSP Report: Generating DSP tmp_12_5_reg_1638_reg, operation Mode is: (A''*(B:0x1924))'.
DSP Report: register src_load_reg_1304_reg is absorbed into DSP tmp_12_5_reg_1638_reg.
DSP Report: register tmp_11_cast_reg_1326_reg is absorbed into DSP tmp_12_5_reg_1638_reg.
DSP Report: register tmp_12_5_reg_1638_reg is absorbed into DSP tmp_12_5_reg_1638_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U97/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_12_5_reg_1638_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p, operation Mode is: PCIN+A''*(B:0x3d39e).
DSP Report: register src_load_1_reg_1333_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: register tmp_11_0_1_cast_reg_1392_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP tmp_12_5_2_reg_1643_reg, operation Mode is: (A''*(B:0x8d4))'.
DSP Report: register src_load_2_reg_1339_reg is absorbed into DSP tmp_12_5_2_reg_1643_reg.
DSP Report: register tmp_11_0_2_cast_reg_1400_reg is absorbed into DSP tmp_12_5_2_reg_1643_reg.
DSP Report: register tmp_12_5_2_reg_1643_reg is absorbed into DSP tmp_12_5_2_reg_1643_reg.
DSP Report: operator top_fdct_mul_mul_16s_13ns_29_1_1_U98/top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2_U/p_cvt is absorbed into DSP tmp_12_5_2_reg_1643_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p, operation Mode is: PCIN+A''*(B:0x25a1).
DSP Report: register src_load_3_reg_1407_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: register tmp_11_0_3_cast_reg_1480_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_12_5_4_reg_1456_reg, operation Mode is: (A''*(B:0x3da60))'.
DSP Report: register src_load_4_reg_1320_reg is absorbed into DSP tmp_12_5_4_reg_1456_reg.
DSP Report: register tmp_11_0_4_cast_reg_1350_reg is absorbed into DSP tmp_12_5_4_reg_1456_reg.
DSP Report: register tmp_12_5_4_reg_1456_reg is absorbed into DSP tmp_12_5_4_reg_1456_reg.
DSP Report: operator top_fdct_mul_mul_16s_15s_29_1_1_U83/top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U/p_cvt is absorbed into DSP tmp_12_5_4_reg_1456_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p, operation Mode is: PCIN+A''*(B:0x3f72c).
DSP Report: register src_load_5_reg_1413_reg is absorbed into DSP top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p.
DSP Report: register tmp_11_0_5_cast_reg_1488_reg is absorbed into DSP top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p is absorbed into DSP top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/m is absorbed into DSP top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p, operation Mode is: (C:0x1000)+A''*(B:0x3e6dc).
DSP Report: register src_load_7_reg_1500_reg is absorbed into DSP top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p.
DSP Report: register tmp_11_0_7_cast_reg_1569_reg is absorbed into DSP top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p is absorbed into DSP top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/m is absorbed into DSP top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p.
DSP Report: Generating DSP tmp37_reg_1648_reg, operation Mode is: PCIN+A''*(B:0x2c63).
DSP Report: register src_load_6_reg_1495_reg is absorbed into DSP tmp37_reg_1648_reg.
DSP Report: register tmp_11_0_6_cast_reg_1562_reg is absorbed into DSP tmp37_reg_1648_reg.
DSP Report: register tmp37_reg_1648_reg is absorbed into DSP tmp37_reg_1648_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U99/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp37_reg_1648_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U99/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp37_reg_1648_reg.
DSP Report: Generating DSP tmp_12_3_reg_1382_reg, operation Mode is: (A2*(B:0x25a1))'.
DSP Report: register src_load_reg_1304_reg is absorbed into DSP tmp_12_3_reg_1382_reg.
DSP Report: register tmp_12_3_reg_1382_reg is absorbed into DSP tmp_12_3_reg_1382_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U76/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_12_3_reg_1382_reg.
DSP Report: Generating DSP tmp21_reg_1542_reg, operation Mode is: PCIN+A''*(B:0x3f72c).
DSP Report: register src_load_1_reg_1333_reg is absorbed into DSP tmp21_reg_1542_reg.
DSP Report: register tmp_11_0_1_cast_reg_1392_reg is absorbed into DSP tmp21_reg_1542_reg.
DSP Report: register tmp21_reg_1542_reg is absorbed into DSP tmp21_reg_1542_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U88/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p is absorbed into DSP tmp21_reg_1542_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U88/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/m is absorbed into DSP tmp21_reg_1542_reg.
DSP Report: Generating DSP tmp_12_3_2_reg_1451_reg, operation Mode is: (A2*(B:0x3d39e))'.
DSP Report: register src_load_2_reg_1339_reg is absorbed into DSP tmp_12_3_2_reg_1451_reg.
DSP Report: register tmp_12_3_2_reg_1451_reg is absorbed into DSP tmp_12_3_2_reg_1451_reg.
DSP Report: operator top_fdct_mul_mul_16s_15s_29_1_1_U82/top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U/p_cvt is absorbed into DSP tmp_12_3_2_reg_1451_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p, operation Mode is: PCIN+A''*(B:0x3e6dc).
DSP Report: register src_load_3_reg_1407_reg is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: register tmp_11_0_3_cast_reg_1480_reg is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p.
DSP Report: Generating DSP tmp_12_3_4_reg_1387_reg, operation Mode is: (A2*(B:0x1924))'.
DSP Report: register src_load_4_reg_1320_reg is absorbed into DSP tmp_12_3_4_reg_1387_reg.
DSP Report: register tmp_12_3_4_reg_1387_reg is absorbed into DSP tmp_12_3_4_reg_1387_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U77/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_12_3_4_reg_1387_reg.
DSP Report: Generating DSP tmp24_reg_1547_reg, operation Mode is: PCIN+A2*(B:0x2c63).
DSP Report: register src_load_5_reg_1413_reg is absorbed into DSP tmp24_reg_1547_reg.
DSP Report: register tmp24_reg_1547_reg is absorbed into DSP tmp24_reg_1547_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U89/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp24_reg_1547_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U89/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp24_reg_1547_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p, operation Mode is: (C:0x1000)+A2*(B:0x3da60).
DSP Report: register src_load_7_reg_1500_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: Generating DSP tmp26_reg_1602_reg, operation Mode is: PCIN+A2*(B:0x8d4).
DSP Report: register src_load_6_reg_1495_reg is absorbed into DSP tmp26_reg_1602_reg.
DSP Report: register tmp26_reg_1602_reg is absorbed into DSP tmp26_reg_1602_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U94/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/p is absorbed into DSP tmp26_reg_1602_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U94/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/m is absorbed into DSP tmp26_reg_1602_reg.
DSP Report: Generating DSP tmp_12_2_reg_1372_reg, operation Mode is: (A2*(B:0x29cf))'.
DSP Report: register src_load_reg_1304_reg is absorbed into DSP tmp_12_2_reg_1372_reg.
DSP Report: register tmp_12_2_reg_1372_reg is absorbed into DSP tmp_12_2_reg_1372_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U74/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_12_2_reg_1372_reg.
DSP Report: Generating DSP tmp14_reg_1446_reg, operation Mode is: PCIN+A2*(B:0x1151).
DSP Report: register src_load_1_reg_1333_reg is absorbed into DSP tmp14_reg_1446_reg.
DSP Report: register tmp14_reg_1446_reg is absorbed into DSP tmp14_reg_1446_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U80/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/p is absorbed into DSP tmp14_reg_1446_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U80/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/m is absorbed into DSP tmp14_reg_1446_reg.
DSP Report: Generating DSP tmp_12_2_2_reg_1441_reg, operation Mode is: (A2*(B:0x3eeaf))'.
DSP Report: register src_load_2_reg_1339_reg is absorbed into DSP tmp_12_2_2_reg_1441_reg.
DSP Report: register tmp_12_2_2_reg_1441_reg is absorbed into DSP tmp_12_2_2_reg_1441_reg.
DSP Report: operator top_fdct_mul_mul_16s_14s_29_1_1_U81/top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8_U/p_cvt is absorbed into DSP tmp_12_2_2_reg_1441_reg.
DSP Report: Generating DSP tmp15_reg_1532_reg, operation Mode is: PCIN+A2*(B:0x3d631).
DSP Report: register src_load_3_reg_1407_reg is absorbed into DSP tmp15_reg_1532_reg.
DSP Report: register tmp15_reg_1532_reg is absorbed into DSP tmp15_reg_1532_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U86/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp15_reg_1532_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U86/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp15_reg_1532_reg.
DSP Report: Generating DSP tmp_12_2_4_reg_1377_reg, operation Mode is: (A2*(B:0x3d631))'.
DSP Report: register src_load_4_reg_1320_reg is absorbed into DSP tmp_12_2_4_reg_1377_reg.
DSP Report: register tmp_12_2_4_reg_1377_reg is absorbed into DSP tmp_12_2_4_reg_1377_reg.
DSP Report: operator top_fdct_mul_mul_16s_15s_29_1_1_U75/top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U/p_cvt is absorbed into DSP tmp_12_2_4_reg_1377_reg.
DSP Report: Generating DSP tmp17_reg_1537_reg, operation Mode is: PCIN+A2*(B:0x3eeaf).
DSP Report: register src_load_5_reg_1413_reg is absorbed into DSP tmp17_reg_1537_reg.
DSP Report: register tmp17_reg_1537_reg is absorbed into DSP tmp17_reg_1537_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U87/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp17_reg_1537_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U87/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp17_reg_1537_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p, operation Mode is: (C:0x1000)+A2*(B:0x29cf).
DSP Report: register src_load_7_reg_1500_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p.
DSP Report: Generating DSP tmp19_reg_1597_reg, operation Mode is: PCIN+A2*(B:0x1151).
DSP Report: register src_load_6_reg_1495_reg is absorbed into DSP tmp19_reg_1597_reg.
DSP Report: register tmp19_reg_1597_reg is absorbed into DSP tmp19_reg_1597_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U92/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/p is absorbed into DSP tmp19_reg_1597_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U92/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/m is absorbed into DSP tmp19_reg_1597_reg.
DSP Report: Generating DSP tmp_12_1_reg_1362_reg, operation Mode is: (A2*(B:0x2c63))'.
DSP Report: register src_load_reg_1304_reg is absorbed into DSP tmp_12_1_reg_1362_reg.
DSP Report: register tmp_12_1_reg_1362_reg is absorbed into DSP tmp_12_1_reg_1362_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U72/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_12_1_reg_1362_reg.
DSP Report: Generating DSP tmp1_reg_1436_reg, operation Mode is: PCIN+A2*(B:0x25a1).
DSP Report: register src_load_1_reg_1333_reg is absorbed into DSP tmp1_reg_1436_reg.
DSP Report: register tmp1_reg_1436_reg is absorbed into DSP tmp1_reg_1436_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U78/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp1_reg_1436_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U78/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp1_reg_1436_reg.
DSP Report: Generating DSP tmp_12_1_2_reg_1431_reg, operation Mode is: (A2*(B:0x1924))'.
DSP Report: register src_load_2_reg_1339_reg is absorbed into DSP tmp_12_1_2_reg_1431_reg.
DSP Report: register tmp_12_1_2_reg_1431_reg is absorbed into DSP tmp_12_1_2_reg_1431_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U79/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_12_1_2_reg_1431_reg.
DSP Report: Generating DSP tmp2_reg_1522_reg, operation Mode is: PCIN+A2*(B:0x8d4).
DSP Report: register src_load_3_reg_1407_reg is absorbed into DSP tmp2_reg_1522_reg.
DSP Report: register tmp2_reg_1522_reg is absorbed into DSP tmp2_reg_1522_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U84/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/p is absorbed into DSP tmp2_reg_1522_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U84/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/m is absorbed into DSP tmp2_reg_1522_reg.
DSP Report: Generating DSP tmp_12_1_4_reg_1367_reg, operation Mode is: (A2*(B:0x3f72c))'.
DSP Report: register src_load_4_reg_1320_reg is absorbed into DSP tmp_12_1_4_reg_1367_reg.
DSP Report: register tmp_12_1_4_reg_1367_reg is absorbed into DSP tmp_12_1_4_reg_1367_reg.
DSP Report: operator top_fdct_mul_mul_16s_13s_29_1_1_U73/top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11_U/p_cvt is absorbed into DSP tmp_12_1_4_reg_1367_reg.
DSP Report: Generating DSP tmp10_reg_1527_reg, operation Mode is: PCIN+A2*(B:0x3e6dc).
DSP Report: register src_load_5_reg_1413_reg is absorbed into DSP tmp10_reg_1527_reg.
DSP Report: register tmp10_reg_1527_reg is absorbed into DSP tmp10_reg_1527_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U85/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp10_reg_1527_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U85/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp10_reg_1527_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p, operation Mode is: (C:0x1000)+A2*(B:0x3d39e).
DSP Report: register src_load_7_reg_1500_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: Generating DSP tmp12_reg_1580_reg, operation Mode is: PCIN+A2*(B:0x3da60).
DSP Report: register src_load_6_reg_1495_reg is absorbed into DSP tmp12_reg_1580_reg.
DSP Report: register tmp12_reg_1580_reg is absorbed into DSP tmp12_reg_1580_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U90/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp12_reg_1580_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U90/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp12_reg_1580_reg.
DSP Report: Generating DSP tmp_22_1_reg_1349_reg, operation Mode is: (A2*(B:0x2c63))'.
DSP Report: register src_addr_read_reg_1337_reg is absorbed into DSP tmp_22_1_reg_1349_reg.
DSP Report: register tmp_22_1_reg_1349_reg is absorbed into DSP tmp_22_1_reg_1349_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U1/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_22_1_reg_1349_reg.
DSP Report: Generating DSP tmp11_reg_1385_reg, operation Mode is: PCIN+A2*(B:0x25a1).
DSP Report: register src_addr_8_read_reg_1343_reg is absorbed into DSP tmp11_reg_1385_reg.
DSP Report: register tmp11_reg_1385_reg is absorbed into DSP tmp11_reg_1385_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U7/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp11_reg_1385_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U7/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp11_reg_1385_reg.
DSP Report: Generating DSP tmp_22_1_2_reg_1421_reg, operation Mode is: (A2*(B:0x1924))'.
DSP Report: register src_addr_9_read_reg_1379_reg is absorbed into DSP tmp_22_1_2_reg_1421_reg.
DSP Report: register tmp_22_1_2_reg_1421_reg is absorbed into DSP tmp_22_1_2_reg_1421_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U13/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_22_1_2_reg_1421_reg.
DSP Report: Generating DSP tmp12_reg_1457_reg, operation Mode is: PCIN+A2*(B:0x8d4).
DSP Report: register src_addr_10_read_reg_1415_reg is absorbed into DSP tmp12_reg_1457_reg.
DSP Report: register tmp12_reg_1457_reg is absorbed into DSP tmp12_reg_1457_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U19/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/p is absorbed into DSP tmp12_reg_1457_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U19/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/m is absorbed into DSP tmp12_reg_1457_reg.
DSP Report: Generating DSP tmp_22_1_4_reg_1495_reg, operation Mode is: (A2*(B:0x3f72c))'.
DSP Report: register src_addr_11_read_reg_1451_reg is absorbed into DSP tmp_22_1_4_reg_1495_reg.
DSP Report: register tmp_22_1_4_reg_1495_reg is absorbed into DSP tmp_22_1_4_reg_1495_reg.
DSP Report: operator top_fdct_mul_mul_16s_13s_29_1_1_U25/top_fdct_mul_mul_16s_13s_29_1_1_DSP48_11_U/p_cvt is absorbed into DSP tmp_22_1_4_reg_1495_reg.
DSP Report: Generating DSP tmp14_reg_1533_reg, operation Mode is: PCIN+A2*(B:0x3e6dc).
DSP Report: register src_addr_12_read_reg_1487_reg is absorbed into DSP tmp14_reg_1533_reg.
DSP Report: register tmp14_reg_1533_reg is absorbed into DSP tmp14_reg_1533_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U31/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp14_reg_1533_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U31/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp14_reg_1533_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p, operation Mode is: (C:0x1000)+A2*(B:0x3d39e).
DSP Report: register src_addr_14_read_reg_1563_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: Generating DSP tmp15_reg_1607_reg, operation Mode is: PCIN+A2*(B:0x3da60).
DSP Report: register src_addr_13_read_reg_1525_reg is absorbed into DSP tmp15_reg_1607_reg.
DSP Report: register tmp15_reg_1607_reg is absorbed into DSP tmp15_reg_1607_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U37/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp15_reg_1607_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U37/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp15_reg_1607_reg.
DSP Report: Generating DSP tmp_22_3_reg_1359_reg, operation Mode is: (A2*(B:0x25a1))'.
DSP Report: register src_addr_read_reg_1337_reg is absorbed into DSP tmp_22_3_reg_1359_reg.
DSP Report: register tmp_22_3_reg_1359_reg is absorbed into DSP tmp_22_3_reg_1359_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U3/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_22_3_reg_1359_reg.
DSP Report: Generating DSP tmp25_reg_1395_reg, operation Mode is: PCIN+A2*(B:0x3f72c).
DSP Report: register src_addr_8_read_reg_1343_reg is absorbed into DSP tmp25_reg_1395_reg.
DSP Report: register tmp25_reg_1395_reg is absorbed into DSP tmp25_reg_1395_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U9/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p is absorbed into DSP tmp25_reg_1395_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U9/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/m is absorbed into DSP tmp25_reg_1395_reg.
DSP Report: Generating DSP tmp_22_3_2_reg_1431_reg, operation Mode is: (A2*(B:0x3d39e))'.
DSP Report: register src_addr_9_read_reg_1379_reg is absorbed into DSP tmp_22_3_2_reg_1431_reg.
DSP Report: register tmp_22_3_2_reg_1431_reg is absorbed into DSP tmp_22_3_2_reg_1431_reg.
DSP Report: operator top_fdct_mul_mul_16s_15s_29_1_1_U15/top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U/p_cvt is absorbed into DSP tmp_22_3_2_reg_1431_reg.
DSP Report: Generating DSP tmp26_reg_1467_reg, operation Mode is: PCIN+A2*(B:0x3e6dc).
DSP Report: register src_addr_10_read_reg_1415_reg is absorbed into DSP tmp26_reg_1467_reg.
DSP Report: register tmp26_reg_1467_reg is absorbed into DSP tmp26_reg_1467_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U21/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp26_reg_1467_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U21/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp26_reg_1467_reg.
DSP Report: Generating DSP tmp_22_3_4_reg_1505_reg, operation Mode is: (A2*(B:0x1924))'.
DSP Report: register src_addr_11_read_reg_1451_reg is absorbed into DSP tmp_22_3_4_reg_1505_reg.
DSP Report: register tmp_22_3_4_reg_1505_reg is absorbed into DSP tmp_22_3_4_reg_1505_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U27/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_22_3_4_reg_1505_reg.
DSP Report: Generating DSP tmp28_reg_1543_reg, operation Mode is: PCIN+A2*(B:0x2c63).
DSP Report: register src_addr_12_read_reg_1487_reg is absorbed into DSP tmp28_reg_1543_reg.
DSP Report: register tmp28_reg_1543_reg is absorbed into DSP tmp28_reg_1543_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U33/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp28_reg_1543_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U33/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp28_reg_1543_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p, operation Mode is: (C:0x1000)+A2*(B:0x3da60).
DSP Report: register src_addr_14_read_reg_1563_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42/top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U/p.
DSP Report: Generating DSP tmp29_reg_1617_reg, operation Mode is: PCIN+A2*(B:0x8d4).
DSP Report: register src_addr_13_read_reg_1525_reg is absorbed into DSP tmp29_reg_1617_reg.
DSP Report: register tmp29_reg_1617_reg is absorbed into DSP tmp29_reg_1617_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U41/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/p is absorbed into DSP tmp29_reg_1617_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13ns_29s_29_1_1_U41/top_fdct_mac_muladd_16s_13ns_29s_29_1_1_DSP48_10_U/m is absorbed into DSP tmp29_reg_1617_reg.
DSP Report: Generating DSP tmp_22_6_reg_1369_reg, operation Mode is: (A2*(B:0x1151))'.
DSP Report: register src_addr_read_reg_1337_reg is absorbed into DSP tmp_22_6_reg_1369_reg.
DSP Report: register tmp_22_6_reg_1369_reg is absorbed into DSP tmp_22_6_reg_1369_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U5/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_22_6_reg_1369_reg.
DSP Report: Generating DSP tmp44_reg_1405_reg, operation Mode is: PCIN+A2*(B:0x3d631).
DSP Report: register src_addr_8_read_reg_1343_reg is absorbed into DSP tmp44_reg_1405_reg.
DSP Report: register tmp44_reg_1405_reg is absorbed into DSP tmp44_reg_1405_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U11/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp44_reg_1405_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U11/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp44_reg_1405_reg.
DSP Report: Generating DSP tmp_22_6_2_reg_1441_reg, operation Mode is: (A2*(B:0x29cf))'.
DSP Report: register src_addr_9_read_reg_1379_reg is absorbed into DSP tmp_22_6_2_reg_1441_reg.
DSP Report: register tmp_22_6_2_reg_1441_reg is absorbed into DSP tmp_22_6_2_reg_1441_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U17/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_22_6_2_reg_1441_reg.
DSP Report: Generating DSP tmp45_reg_1477_reg, operation Mode is: PCIN+A2*(B:0x3eeaf).
DSP Report: register src_addr_10_read_reg_1415_reg is absorbed into DSP tmp45_reg_1477_reg.
DSP Report: register tmp45_reg_1477_reg is absorbed into DSP tmp45_reg_1477_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U23/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp45_reg_1477_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U23/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp45_reg_1477_reg.
DSP Report: Generating DSP tmp_22_6_4_reg_1515_reg, operation Mode is: (A2*(B:0x3eeaf))'.
DSP Report: register src_addr_11_read_reg_1451_reg is absorbed into DSP tmp_22_6_4_reg_1515_reg.
DSP Report: register tmp_22_6_4_reg_1515_reg is absorbed into DSP tmp_22_6_4_reg_1515_reg.
DSP Report: operator top_fdct_mul_mul_16s_14s_29_1_1_U29/top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8_U/p_cvt is absorbed into DSP tmp_22_6_4_reg_1515_reg.
DSP Report: Generating DSP tmp47_reg_1553_reg, operation Mode is: PCIN+A2*(B:0x29cf).
DSP Report: register src_addr_12_read_reg_1487_reg is absorbed into DSP tmp47_reg_1553_reg.
DSP Report: register tmp47_reg_1553_reg is absorbed into DSP tmp47_reg_1553_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U35/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp47_reg_1553_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U35/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp47_reg_1553_reg.
DSP Report: Generating DSP tmp49_reg_1647_reg, operation Mode is: (C:0x1000)+A''*(B:0x1151).
DSP Report: register src_addr_14_read_reg_1563_reg is absorbed into DSP tmp49_reg_1647_reg.
DSP Report: register tmp_21_0_7_cast_reg_1587_reg is absorbed into DSP tmp49_reg_1647_reg.
DSP Report: register tmp49_reg_1647_reg is absorbed into DSP tmp49_reg_1647_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U44/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/p is absorbed into DSP tmp49_reg_1647_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U44/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U/m is absorbed into DSP tmp49_reg_1647_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p, operation Mode is: PCIN+A''*(B:0x3d631).
DSP Report: register src_addr_13_read_reg_1525_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: register tmp_21_0_6_cast_reg_1580_reg is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP tmp_22_2_reg_1354_reg, operation Mode is: (A2*(B:0x29cf))'.
DSP Report: register src_addr_read_reg_1337_reg is absorbed into DSP tmp_22_2_reg_1354_reg.
DSP Report: register tmp_22_2_reg_1354_reg is absorbed into DSP tmp_22_2_reg_1354_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U2/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_22_2_reg_1354_reg.
DSP Report: Generating DSP tmp18_reg_1390_reg, operation Mode is: PCIN+A2*(B:0x1151).
DSP Report: register src_addr_8_read_reg_1343_reg is absorbed into DSP tmp18_reg_1390_reg.
DSP Report: register tmp18_reg_1390_reg is absorbed into DSP tmp18_reg_1390_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U8/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/p is absorbed into DSP tmp18_reg_1390_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U8/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/m is absorbed into DSP tmp18_reg_1390_reg.
DSP Report: Generating DSP tmp_22_2_2_reg_1426_reg, operation Mode is: (A2*(B:0x3eeaf))'.
DSP Report: register src_addr_9_read_reg_1379_reg is absorbed into DSP tmp_22_2_2_reg_1426_reg.
DSP Report: register tmp_22_2_2_reg_1426_reg is absorbed into DSP tmp_22_2_2_reg_1426_reg.
DSP Report: operator top_fdct_mul_mul_16s_14s_29_1_1_U14/top_fdct_mul_mul_16s_14s_29_1_1_DSP48_8_U/p_cvt is absorbed into DSP tmp_22_2_2_reg_1426_reg.
DSP Report: Generating DSP tmp19_reg_1462_reg, operation Mode is: PCIN+A2*(B:0x3d631).
DSP Report: register src_addr_10_read_reg_1415_reg is absorbed into DSP tmp19_reg_1462_reg.
DSP Report: register tmp19_reg_1462_reg is absorbed into DSP tmp19_reg_1462_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U20/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp19_reg_1462_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U20/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp19_reg_1462_reg.
DSP Report: Generating DSP tmp_22_2_4_reg_1500_reg, operation Mode is: (A2*(B:0x3d631))'.
DSP Report: register src_addr_11_read_reg_1451_reg is absorbed into DSP tmp_22_2_4_reg_1500_reg.
DSP Report: register tmp_22_2_4_reg_1500_reg is absorbed into DSP tmp_22_2_4_reg_1500_reg.
DSP Report: operator top_fdct_mul_mul_16s_15s_29_1_1_U26/top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U/p_cvt is absorbed into DSP tmp_22_2_4_reg_1500_reg.
DSP Report: Generating DSP tmp21_reg_1538_reg, operation Mode is: PCIN+A2*(B:0x3eeaf).
DSP Report: register src_addr_12_read_reg_1487_reg is absorbed into DSP tmp21_reg_1538_reg.
DSP Report: register tmp21_reg_1538_reg is absorbed into DSP tmp21_reg_1538_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U32/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp21_reg_1538_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U32/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp21_reg_1538_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p, operation Mode is: (C:0x1000)+A2*(B:0x29cf).
DSP Report: register src_addr_14_read_reg_1563_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U/p.
DSP Report: Generating DSP tmp22_reg_1612_reg, operation Mode is: PCIN+A2*(B:0x1151).
DSP Report: register src_addr_13_read_reg_1525_reg is absorbed into DSP tmp22_reg_1612_reg.
DSP Report: register tmp22_reg_1612_reg is absorbed into DSP tmp22_reg_1612_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U39/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/p is absorbed into DSP tmp22_reg_1612_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_29s_29_1_1_U39/top_fdct_mac_muladd_16s_14ns_29s_29_1_1_DSP48_4_U/m is absorbed into DSP tmp22_reg_1612_reg.
DSP Report: Generating DSP tmp_22_5_reg_1364_reg, operation Mode is: (A2*(B:0x1924))'.
DSP Report: register src_addr_read_reg_1337_reg is absorbed into DSP tmp_22_5_reg_1364_reg.
DSP Report: register tmp_22_5_reg_1364_reg is absorbed into DSP tmp_22_5_reg_1364_reg.
DSP Report: operator top_fdct_mul_mul_16s_14ns_29_1_1_U4/top_fdct_mul_mul_16s_14ns_29_1_1_DSP48_1_U/p_cvt is absorbed into DSP tmp_22_5_reg_1364_reg.
DSP Report: Generating DSP tmp37_reg_1400_reg, operation Mode is: PCIN+A2*(B:0x3d39e).
DSP Report: register src_addr_8_read_reg_1343_reg is absorbed into DSP tmp37_reg_1400_reg.
DSP Report: register tmp37_reg_1400_reg is absorbed into DSP tmp37_reg_1400_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U10/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp37_reg_1400_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U10/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp37_reg_1400_reg.
DSP Report: Generating DSP tmp_22_5_2_reg_1436_reg, operation Mode is: (A2*(B:0x8d4))'.
DSP Report: register src_addr_9_read_reg_1379_reg is absorbed into DSP tmp_22_5_2_reg_1436_reg.
DSP Report: register tmp_22_5_2_reg_1436_reg is absorbed into DSP tmp_22_5_2_reg_1436_reg.
DSP Report: operator top_fdct_mul_mul_16s_13ns_29_1_1_U16/top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2_U/p_cvt is absorbed into DSP tmp_22_5_2_reg_1436_reg.
DSP Report: Generating DSP tmp38_reg_1472_reg, operation Mode is: PCIN+A2*(B:0x25a1).
DSP Report: register src_addr_10_read_reg_1415_reg is absorbed into DSP tmp38_reg_1472_reg.
DSP Report: register tmp38_reg_1472_reg is absorbed into DSP tmp38_reg_1472_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U22/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP tmp38_reg_1472_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U22/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP tmp38_reg_1472_reg.
DSP Report: Generating DSP tmp_22_5_4_reg_1510_reg, operation Mode is: (A2*(B:0x3da60))'.
DSP Report: register src_addr_11_read_reg_1451_reg is absorbed into DSP tmp_22_5_4_reg_1510_reg.
DSP Report: register tmp_22_5_4_reg_1510_reg is absorbed into DSP tmp_22_5_4_reg_1510_reg.
DSP Report: operator top_fdct_mul_mul_16s_15s_29_1_1_U28/top_fdct_mul_mul_16s_15s_29_1_1_DSP48_9_U/p_cvt is absorbed into DSP tmp_22_5_4_reg_1510_reg.
DSP Report: Generating DSP tmp40_reg_1548_reg, operation Mode is: PCIN+A2*(B:0x3f72c).
DSP Report: register src_addr_12_read_reg_1487_reg is absorbed into DSP tmp40_reg_1548_reg.
DSP Report: register tmp40_reg_1548_reg is absorbed into DSP tmp40_reg_1548_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U34/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/p is absorbed into DSP tmp40_reg_1548_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_29s_29_1_1_U34/top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U/m is absorbed into DSP tmp40_reg_1548_reg.
DSP Report: Generating DSP tmp42_reg_1627_reg, operation Mode is: (C:0x1000)+A2*(B:0x3e6dc).
DSP Report: register src_addr_14_read_reg_1563_reg is absorbed into DSP tmp42_reg_1627_reg.
DSP Report: register tmp42_reg_1627_reg is absorbed into DSP tmp42_reg_1627_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U43/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/p is absorbed into DSP tmp42_reg_1627_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U43/top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U/m is absorbed into DSP tmp42_reg_1627_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p, operation Mode is: PCIN+A''*(B:0x2c63).
DSP Report: register src_addr_13_read_reg_1525_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: register tmp_21_0_6_cast_reg_1580_reg is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/m is absorbed into DSP top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46/top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_22_7_reg_1374_reg, operation Mode is: (A2*(B:0x8d4))'.
DSP Report: register src_addr_read_reg_1337_reg is absorbed into DSP tmp_22_7_reg_1374_reg.
DSP Report: register tmp_22_7_reg_1374_reg is absorbed into DSP tmp_22_7_reg_1374_reg.
DSP Report: operator top_fdct_mul_mul_16s_13ns_29_1_1_U6/top_fdct_mul_mul_16s_13ns_29_1_1_DSP48_2_U/p_cvt is absorbed into DSP tmp_22_7_reg_1374_reg.
DSP Report: Generating DSP tmp51_reg_1410_reg, operation Mode is: PCIN+A2*(B:0x3e6dc).
DSP Report: register src_addr_8_read_reg_1343_reg is absorbed into DSP tmp51_reg_1410_reg.
DSP Report: register tmp51_reg_1410_reg is absorbed into DSP tmp51_reg_1410_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U12/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/p is absorbed into DSP tmp51_reg_1410_reg.
DSP Report: operator top_fdct_mac_muladd_16s_14s_29s_29_1_1_U12/top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U/m is absorbed into DSP tmp51_reg_1410_reg.
DSP Report: Generating DSP tmp_22_7_2_reg_1446_reg, operation Mode is: (A2*(B:0x25a1))'.
DSP Report: register src_addr_9_read_reg_1379_reg is absorbed into DSP tmp_22_7_2_reg_1446_reg.
DSP Report: register tmp_22_7_2_reg_1446_reg is absorbed into DSP tmp_22_7_2_reg_1446_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U18/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_22_7_2_reg_1446_reg.
DSP Report: Generating DSP tmp52_reg_1482_reg, operation Mode is: PCIN+A2*(B:0x3d39e).
DSP Report: register src_addr_10_read_reg_1415_reg is absorbed into DSP tmp52_reg_1482_reg.
DSP Report: register tmp52_reg_1482_reg is absorbed into DSP tmp52_reg_1482_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U24/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp52_reg_1482_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U24/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp52_reg_1482_reg.
DSP Report: Generating DSP tmp_22_7_4_reg_1520_reg, operation Mode is: (A2*(B:0x2c63))'.
DSP Report: register src_addr_11_read_reg_1451_reg is absorbed into DSP tmp_22_7_4_reg_1520_reg.
DSP Report: register tmp_22_7_4_reg_1520_reg is absorbed into DSP tmp_22_7_4_reg_1520_reg.
DSP Report: operator top_fdct_mul_mul_16s_15ns_29_1_1_U30/top_fdct_mul_mul_16s_15ns_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP tmp_22_7_4_reg_1520_reg.
DSP Report: Generating DSP tmp54_reg_1558_reg, operation Mode is: PCIN+A2*(B:0x3da60).
DSP Report: register src_addr_12_read_reg_1487_reg is absorbed into DSP tmp54_reg_1558_reg.
DSP Report: register tmp54_reg_1558_reg is absorbed into DSP tmp54_reg_1558_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U36/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/p is absorbed into DSP tmp54_reg_1558_reg.
DSP Report: operator top_fdct_mac_muladd_16s_15s_29s_29_1_1_U36/top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U/m is absorbed into DSP tmp54_reg_1558_reg.
DSP Report: Generating DSP tmp56_reg_1663_reg, operation Mode is: (C:0x1000)+A2*(B:0x3f72c).
DSP Report: register src_addr_14_read_reg_1563_reg is absorbed into DSP tmp56_reg_1663_reg.
DSP Report: register tmp56_reg_1663_reg is absorbed into DSP tmp56_reg_1663_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_14ns_28_1_1_U45/top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16_U/p is absorbed into DSP tmp56_reg_1663_reg.
DSP Report: operator top_fdct_mac_muladd_16s_13s_14ns_28_1_1_U45/top_fdct_mac_muladd_16s_13s_14ns_28_1_1_DSP48_16_U/m is absorbed into DSP tmp56_reg_1663_reg.
DSP Report: Generating DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p, operation Mode is: C+A''*(B:0x1924).
DSP Report: register src_addr_13_read_reg_1525_reg is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: register tmp_21_0_6_cast_reg_1580_reg is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
DSP Report: operator top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/m is absorbed into DSP top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48/top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U/p.
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_AWREADY
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_WREADY
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RLAST
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RID[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RUSER[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RRESP[1]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_RRESP[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BVALID
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BRESP[1]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BRESP[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BID[0]
WARNING: [Synth 8-3331] design new_dct_1d_1 has unconnected port m_axi_src_BUSER[0]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_ARREADY
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RVALID
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[15]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[14]
WARNING: [Synth 8-3331] design new_dct_1d_2 has unconnected port m_axi_dst_RDATA[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "top_fdct/row_outbuf_U/top_fdct_row_outbuf_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/src_offset_cast_reg_1269_reg[1]' (FDE) to 'grp_new_dct_1d_1_fu_125/src_addr_reg_1280_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/src_offset_cast_reg_1269_reg[2]' (FDE) to 'grp_new_dct_1d_1_fu_125/src_addr_reg_1280_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/src_offset1_read_reg_1258_reg[0]' (FDE) to 'grp_new_dct_1d_1_fu_125/src_offset1_read_reg_1258_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/src_offset1_read_reg_1258_reg[1]' (FDE) to 'grp_new_dct_1d_1_fu_125/src_offset1_read_reg_1258_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_new_dct_1d_1_fu_125/\src_offset1_read_reg_1258_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/tmp_18_2_reg_1658_reg[0]' (FDE) to 'grp_new_dct_1d_1_fu_125/tmp_18_1_reg_1652_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/tmp_18_2_reg_1658_reg[1]' (FDE) to 'grp_new_dct_1d_1_fu_125/tmp_18_1_reg_1652_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_1_fu_125/tmp_18_2_reg_1658_reg[2]' (FDE) to 'grp_new_dct_1d_1_fu_125/tmp_18_1_reg_1652_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_2_fu_114/src_offset_read_reg_1284_reg[0]' (FDE) to 'grp_new_dct_1d_2_fu_114/src_offset_read_reg_1284_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_new_dct_1d_2_fu_114/src_offset_read_reg_1284_reg[2]' (FDE) to 'grp_new_dct_1d_2_fu_114/src_offset_read_reg_1284_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_new_dct_1d_2_fu_114/\src_offset_read_reg_1284_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'top_fdct_mem_bus_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'top_fdct_mem_bus_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'top_fdct_mem_bus_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[62]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[58]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[57]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[56]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[55]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[54]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[53]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[52]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[51]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[50]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[49]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[48]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[46]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[45]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[43]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[42]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[40]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[38]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[36]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[35]' (FDE) to 'top_fdct_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_fdct_ctrl_bus_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_fdct_ctrl_bus_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_fdct_mem_bus_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4921 ; free virtual = 19365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_fdct_mem_bus_m_axi_U | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_fdct_mem_bus_m_axi_U | bus_read/fifo_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_fdct                 | row_outbuf_U/top_fdct_row_outbuf_ram_U/ram_reg | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|new_dct_1d_2 | (A''*(B:0x8d4))'           | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3e6dc)       | 16     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A''*(B:0x25a1))'          | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3d39e)       | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A''*(B:0x2c63))'          | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3da60)       | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (C:0x1000)+A2*(B:0x3f72c)  | 16     | 13     | 14     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | C+A''*(B:0x1924)           | 16     | 14     | 28     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (A''*(B:0x1151))'          | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3d631)       | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (A''*(B:0x29cf))'          | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3eeaf)       | 16     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (A''*(B:0x3eeaf))'         | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x29cf)        | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (C:0x1000)+A''*(B:0x1151)  | 16     | 14     | 14     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3d631)       | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A''*(B:0x1924))'          | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3d39e)       | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (A''*(B:0x8d4))'           | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x25a1)        | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (A''*(B:0x3da60))'         | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3f72c)       | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (C:0x1000)+A''*(B:0x3e6dc) | 16     | 14     | 14     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x2c63)        | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x25a1))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3f72c)       | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x3d39e))'          | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A''*(B:0x3e6dc)       | 16     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | (A2*(B:0x1924))'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x2c63)         | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (C:0x1000)+A2*(B:0x3da60)  | 16     | 15     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x8d4)          | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x29cf))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x1151)         | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x3eeaf))'          | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x3d631)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x3d631))'          | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x3eeaf)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (C:0x1000)+A2*(B:0x29cf)   | 16     | 15     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x1151)         | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x2c63))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x25a1)         | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x1924))'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x8d4)          | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (A2*(B:0x3f72c))'          | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x3e6dc)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_2 | (C:0x1000)+A2*(B:0x3d39e)  | 16     | 15     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_2 | PCIN+A2*(B:0x3da60)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x2c63))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x25a1)         | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x1924))'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x8d4)          | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x3f72c))'          | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3e6dc)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (C:0x1000)+A2*(B:0x3d39e)  | 16     | 15     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3da60)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x25a1))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3f72c)        | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x3d39e))'          | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3e6dc)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x1924))'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x2c63)         | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (C:0x1000)+A2*(B:0x3da60)  | 16     | 15     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x8d4)          | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x1151))'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3d631)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x29cf))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3eeaf)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x3eeaf))'          | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x29cf)         | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (C:0x1000)+A''*(B:0x1151)  | 16     | 14     | 14     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | PCIN+A''*(B:0x3d631)       | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_1 | (A2*(B:0x29cf))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x1151)         | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x3eeaf))'          | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3d631)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x3d631))'          | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3eeaf)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (C:0x1000)+A2*(B:0x29cf)   | 16     | 15     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x1151)         | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x1924))'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3d39e)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x8d4))'            | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x25a1)         | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x3da60))'          | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3f72c)        | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (C:0x1000)+A2*(B:0x3e6dc)  | 16     | 14     | 14     | -      | 29     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | PCIN+A''*(B:0x2c63)        | 16     | 15     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|new_dct_1d_1 | (A2*(B:0x8d4))'            | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3e6dc)        | 16     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x25a1))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3d39e)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (A2*(B:0x2c63))'           | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|new_dct_1d_1 | PCIN+A2*(B:0x3da60)        | 16     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | (C:0x1000)+A2*(B:0x3f72c)  | 16     | 13     | 14     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|new_dct_1d_1 | C+A''*(B:0x1924)           | 16     | 14     | 28     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4928 ; free virtual = 19372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_fdct_mem_bus_m_axi_U | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_fdct_mem_bus_m_axi_U | bus_read/fifo_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_fdct                 | row_outbuf_U/top_fdct_row_outbuf_ram_U/ram_reg | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance top_fdct_mem_bus_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_fdct_mem_bus_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance row_outbuf_U/top_fdct_row_outbuf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance row_outbuf_U/top_fdct_row_outbuf_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4929 ; free virtual = 19377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_2_701 is driving 75 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4931 ; free virtual = 19376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4931 ; free virtual = 19376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4931 ; free virtual = 19375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4930 ; free virtual = 19374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4931 ; free virtual = 19376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4928 ; free virtual = 19376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   564|
|2     |DSP48E1  |    96|
|3     |LUT1     |    62|
|4     |LUT2     |  1442|
|5     |LUT3     |   513|
|6     |LUT4     |   325|
|7     |LUT5     |   245|
|8     |LUT6     |   591|
|9     |RAMB18E1 |     3|
|10    |SRL16E   |    78|
|11    |FDRE     |  2714|
|12    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+-----------------------------------------------------+------+
|      |Instance                                                  |Module                                               |Cells |
+------+----------------------------------------------------------+-----------------------------------------------------+------+
|1     |top                                                       |                                                     |  6642|
|2     |  grp_new_dct_1d_1_fu_125                                 |new_dct_1d_1                                         |  2193|
|3     |    top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U48           |top_fdct_mac_muladd_16s_14ns_28s_29_1_1_14           |     3|
|4     |      top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U  |top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_25  |     3|
|5     |    top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U40          |top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_15          |     1|
|6     |      top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U |top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_24 |     1|
|7     |    top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U46           |top_fdct_mac_muladd_16s_15ns_29s_29_1_1_16           |     1|
|8     |      top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U   |top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_23   |     1|
|9     |    top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U38           |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_17           |     3|
|10    |      top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U  |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_22  |     3|
|11    |    top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U42           |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_18           |     1|
|12    |      top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U  |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_21  |     1|
|13    |    top_fdct_mac_muladd_16s_15s_29s_29_1_1_U47            |top_fdct_mac_muladd_16s_15s_29s_29_1_1_19            |     2|
|14    |      top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U    |top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_20    |     2|
|15    |  grp_new_dct_1d_2_fu_114                                 |new_dct_1d_2                                         |  2158|
|16    |    top_fdct_mac_muladd_16s_13s_29s_29_1_1_U102           |top_fdct_mac_muladd_16s_13s_29s_29_1_1               |     1|
|17    |      top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5_U    |top_fdct_mac_muladd_16s_13s_29s_29_1_1_DSP48_5       |     1|
|18    |    top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_U106         |top_fdct_mac_muladd_16s_14ns_14ns_29_1_1             |     1|
|19    |      top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15_U |top_fdct_mac_muladd_16s_14ns_14ns_29_1_1_DSP48_15    |     1|
|20    |    top_fdct_mac_muladd_16s_14ns_28s_29_1_1_U119          |top_fdct_mac_muladd_16s_14ns_28s_29_1_1              |     1|
|21    |      top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17_U  |top_fdct_mac_muladd_16s_14ns_28s_29_1_1_DSP48_17     |     1|
|22    |    top_fdct_mac_muladd_16s_14s_14ns_29_1_1_U100          |top_fdct_mac_muladd_16s_14s_14ns_29_1_1              |     9|
|23    |      top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14_U  |top_fdct_mac_muladd_16s_14s_14ns_29_1_1_DSP48_14     |     9|
|24    |    top_fdct_mac_muladd_16s_14s_29s_29_1_1_U115           |top_fdct_mac_muladd_16s_14s_29s_29_1_1               |     1|
|25    |      top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U    |top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_13    |     1|
|26    |    top_fdct_mac_muladd_16s_14s_29s_29_1_1_U96            |top_fdct_mac_muladd_16s_14s_29s_29_1_1_4             |     4|
|27    |      top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7_U    |top_fdct_mac_muladd_16s_14s_29s_29_1_1_DSP48_7       |     4|
|28    |    top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_U93          |top_fdct_mac_muladd_16s_15ns_14ns_29_1_1             |     1|
|29    |      top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13_U |top_fdct_mac_muladd_16s_15ns_14ns_29_1_1_DSP48_13    |     1|
|30    |    top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U109          |top_fdct_mac_muladd_16s_15ns_29s_29_1_1              |     1|
|31    |      top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U   |top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_12   |     1|
|32    |    top_fdct_mac_muladd_16s_15ns_29s_29_1_1_U110          |top_fdct_mac_muladd_16s_15ns_29s_29_1_1_5            |     1|
|33    |      top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3_U   |top_fdct_mac_muladd_16s_15ns_29s_29_1_1_DSP48_3      |     1|
|34    |    top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U91           |top_fdct_mac_muladd_16s_15s_14ns_29_1_1              |     1|
|35    |      top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U  |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_11  |     1|
|36    |    top_fdct_mac_muladd_16s_15s_14ns_29_1_1_U95           |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_6            |     1|
|37    |      top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12_U  |top_fdct_mac_muladd_16s_15s_14ns_29_1_1_DSP48_12     |     1|
|38    |    top_fdct_mac_muladd_16s_15s_29s_29_1_1_U108           |top_fdct_mac_muladd_16s_15s_29s_29_1_1               |     5|
|39    |      top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U    |top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_10    |     5|
|40    |    top_fdct_mac_muladd_16s_15s_29s_29_1_1_U114           |top_fdct_mac_muladd_16s_15s_29s_29_1_1_7             |     1|
|41    |      top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U    |top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_9     |     1|
|42    |    top_fdct_mac_muladd_16s_15s_29s_29_1_1_U118           |top_fdct_mac_muladd_16s_15s_29s_29_1_1_8             |     1|
|43    |      top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6_U    |top_fdct_mac_muladd_16s_15s_29s_29_1_1_DSP48_6       |     1|
|44    |  row_outbuf_U                                            |top_fdct_row_outbuf                                  |    43|
|45    |    top_fdct_row_outbuf_ram_U                             |top_fdct_row_outbuf_ram                              |    43|
|46    |  top_fdct_ctrl_bus_s_axi_U                               |top_fdct_ctrl_bus_s_axi                              |   213|
|47    |  top_fdct_mem_bus_m_axi_U                                |top_fdct_mem_bus_m_axi                               |  1900|
|48    |    bus_read                                              |top_fdct_mem_bus_m_axi_read                          |   987|
|49    |      \bus_wide_gen.fifo_burst                            |top_fdct_mem_bus_m_axi_fifo__parameterized1_0        |    66|
|50    |      fifo_rctl                                           |top_fdct_mem_bus_m_axi_fifo__parameterized3_1        |    37|
|51    |      fifo_rdata                                          |top_fdct_mem_bus_m_axi_buffer__parameterized1        |   175|
|52    |      fifo_rreq                                           |top_fdct_mem_bus_m_axi_fifo_2                        |   108|
|53    |      rs_rdata                                            |top_fdct_mem_bus_m_axi_reg_slice__parameterized2     |    81|
|54    |      rs_rreq                                             |top_fdct_mem_bus_m_axi_reg_slice_3                   |   109|
|55    |    bus_write                                             |top_fdct_mem_bus_m_axi_write                         |   894|
|56    |      buff_wdata                                          |top_fdct_mem_bus_m_axi_buffer                        |   134|
|57    |      \bus_wide_gen.fifo_burst                            |top_fdct_mem_bus_m_axi_fifo__parameterized1          |    85|
|58    |      fifo_resp                                           |top_fdct_mem_bus_m_axi_fifo__parameterized3          |    26|
|59    |      fifo_resp_to_user                                   |top_fdct_mem_bus_m_axi_fifo__parameterized5          |    15|
|60    |      fifo_wreq                                           |top_fdct_mem_bus_m_axi_fifo                          |    91|
|61    |      rs_wreq                                             |top_fdct_mem_bus_m_axi_reg_slice                     |   104|
|62    |    wreq_throttl                                          |top_fdct_mem_bus_m_axi_throttl                       |    19|
+------+----------------------------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4928 ; free virtual = 19376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 209 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.438 ; gain = 505.270 ; free physical = 4930 ; free virtual = 19377
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.445 ; gain = 505.270 ; free physical = 4930 ; free virtual = 19377
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2039.406 ; gain = 0.000 ; free physical = 4985 ; free virtual = 19436
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2119.246 ; gain = 0.000 ; free physical = 4921 ; free virtual = 19371
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
424 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2119.246 ; gain = 589.391 ; free physical = 5055 ; free virtual = 19505
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2119.246 ; gain = 0.000 ; free physical = 5054 ; free virtual = 19504
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/dct/top_fdct_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2545.246 ; gain = 426.000 ; free physical = 4673 ; free virtual = 19123
#HD: Synthesis of module dct complete

#HD: Running synthesis for block FFT_ifft
	Writing results to: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/FFT_ifft
	#HD: Setting Tcl Params:
	hd.visual == 1


	Parsing PRJ file: /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/project/FFT_ifft.prj
	Info: No XDC file specified for FFT_ifft
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top fft_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10383 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4537 ; free virtual = 18974
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft_top' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:96]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_ctrl_bus_s_axi' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd:12' bound to instance 'fft_top_ctrl_bus_s_axi_U' of component 'fft_top_ctrl_bus_s_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:844]
INFO: [Synth 8-638] synthesizing module 'fft_top_ctrl_bus_s_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd:97]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_ctrl_bus_s_axi' (1#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd:97]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:12' bound to instance 'fft_top_mem_bus_m_axi_U' of component 'fft_top_mem_bus_m_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:882]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_throttl' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:956' bound to instance 'wreq_throttl' of component 'fft_top_mem_bus_m_axi_throttl' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_throttl' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1013]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_throttl' (2#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1013]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_write' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2144' bound to instance 'bus_write' of component 'fft_top_mem_bus_m_axi_write' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:349]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_write' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2232]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:473' bound to instance 'rs_wreq' of component 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_reg_slice' (3#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_wreq' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo' (4#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_buffer' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:724' bound to instance 'buff_wdata' of component 'fft_top_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_buffer' (5#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3076]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized1' (5#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_decoder' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:933' bound to instance 'head_pad_decoder' of component 'fft_top_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3099]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:941]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_decoder' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:941]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_decoder' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:933' bound to instance 'tail_pad_decoder' of component 'fft_top_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3106]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3181]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3181]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_resp' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized3' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized3' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_resp_to_user' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3260]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized5' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized5' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_write' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2232]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_read' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1201' bound to instance 'bus_read' of component 'fft_top_mem_bus_m_axi_read' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:413]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_read' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1279]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:473' bound to instance 'rs_rreq' of component 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1412]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_rreq' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1425]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_buffer' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:724' bound to instance 'fifo_rdata' of component 'fft_top_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1802]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_buffer__parameterized1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_buffer__parameterized1' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:473' bound to instance 'rs_rdata' of component 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_rctl' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1833]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1926]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1579]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1647]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_read' (8#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi' (9#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:143]
INFO: [Synth 8-3491] module 'dummy_proc_fe11' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:12' bound to instance 'dummy_proc_fe11_U0' of component 'dummy_proc_fe11' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:998]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_fe11' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_fe11' (10#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:92]
INFO: [Synth 8-3491] module 'fft_config1_s' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:12' bound to instance 'fft_config1_U0' of component 'fft_config1_s' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1076]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:43]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter CONFIG_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'inst' of component 'fft_config1_s_core' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:86]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config1_s does not have driver. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (11#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:43]
INFO: [Synth 8-3491] module 'dummy_proc_middle' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:12' bound to instance 'dummy_proc_middle_U0' of component 'dummy_proc_middle' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_middle' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_middle' (12#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:42]
INFO: [Synth 8-3491] module 'fft_config1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:12' bound to instance 'fft_config1_1_U0' of component 'fft_config1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'fft_config1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:43]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter CONFIG_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'inst' of component 'fft_config1_1_core' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:86]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config1_1 does not have driver. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_1' (13#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:43]
INFO: [Synth 8-3491] module 'dummy_proc_be' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:12' bound to instance 'dummy_proc_be_U0' of component 'dummy_proc_be' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_be' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_be' (14#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:83]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:50' bound to instance 'fft_config1_data_V_U' of component 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1219]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w16_d2_A_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:13' bound to instance 'U_fifo_w16_d2_A_shiftReg' of component 'fifo_w16_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_shiftReg' (15#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A' (16#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:50' bound to instance 'fft_config1_data_V_c_U' of component 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1232]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xn1_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1245]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1024_A' (17#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:34]
INFO: [Synth 8-3491] module 'fifo_w32_d5_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:50' bound to instance 'out_M_real_V_c_U' of component 'fifo_w32_d5_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1258]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d5_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d5_A_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:13' bound to instance 'U_fifo_w32_d5_A_shiftReg' of component 'fifo_w32_d5_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d5_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d5_A_shiftReg' (18#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d5_A' (19#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w32_d5_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:50' bound to instance 'out_M_imag_V_c_U' of component 'fifo_w32_d5_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1271]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xk1_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1284]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'fft_status1_data_V_U' of component 'fifo_w8_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:13' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (20#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (21#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:50' bound to instance 'fft_config2_data_V_U' of component 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1310]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xn2_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1323]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xk2_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1336]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'fft_status2_data_V_U' of component 'fifo_w8_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1349]
INFO: [Synth 8-3491] module 'start_for_fft_config1_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:50' bound to instance 'start_for_fft_config1_U0_U' of component 'start_for_fft_config1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft_config1_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:13' bound to instance 'U_start_for_fft_config1_U0_shiftReg' of component 'start_for_fft_config1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_U0_shiftReg' (22#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_U0' (23#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_dummy_proc_middle_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:50' bound to instance 'start_for_dummy_proc_middle_U0_U' of component 'start_for_dummy_proc_middle_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1375]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_middle_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'start_for_dummy_proc_middle_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:13' bound to instance 'U_start_for_dummy_proc_middle_U0_shiftReg' of component 'start_for_dummy_proc_middle_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_middle_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_middle_U0_shiftReg' (24#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_middle_U0' (25#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_dummy_proc_be_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:50' bound to instance 'start_for_dummy_proc_be_U0_U' of component 'start_for_dummy_proc_be_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1388]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_be_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'start_for_dummy_proc_be_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:13' bound to instance 'U_start_for_dummy_proc_be_U0_shiftReg' of component 'start_for_dummy_proc_be_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_be_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_be_U0_shiftReg' (26#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_be_U0' (27#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_fft_config1_1_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:50' bound to instance 'start_for_fft_config1_1_U0_U' of component 'start_for_fft_config1_1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft_config1_1_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:13' bound to instance 'U_start_for_fft_config1_1_U0_shiftReg' of component 'start_for_fft_config1_1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_1_U0_shiftReg' (28#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_1_U0' (29#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'fft_top' (30#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:96]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[7]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[6]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[5]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[4]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[3]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[2]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_ARREADY
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RVALID
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[15]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[14]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[13]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[12]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[11]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[10]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[9]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[8]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[7]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[6]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[5]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[4]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[3]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[2]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RLAST
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RID[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BID[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port out_M_real_V_offset_dout[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port out_M_imag_V_offset_dout[0]
WARNING: [Synth 8-3331] design fft_config1_1 has unconnected port ap_idle
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[15]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[14]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[13]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[12]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[11]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[7]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[6]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[5]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[4]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[3]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[2]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[1]
WARNING: [Synth 8-3331] design fft_config1_s has unconnected port ap_idle
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_AWREADY
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_WREADY
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RLAST
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RID[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BVALID
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BID[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port in_M_real_V_offset[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port in_M_imag_V_offset[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARBURST[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4548 ; free virtual = 18989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4552 ; free virtual = 18995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4552 ; free virtual = 18995
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fft_top_ctrl_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fft_top_ctrl_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_mem_bus_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:806]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:806]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:91]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:105]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fft_top_ctrl_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fft_top_ctrl_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_mem_bus_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.066 ; gain = 5.820 ; free physical = 4533 ; free virtual = 18979
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 39    
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 117   
+---RAMs : 
	              32K Bit         RAMs := 4     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 54    
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 141   
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft_top_ctrl_bus_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fft_top_mem_bus_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fft_top_mem_bus_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fft_top_mem_bus_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module dummy_proc_fe11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fft_config1_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dummy_proc_middle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fft_config1_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dummy_proc_be 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w32_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_fft_config1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dummy_proc_middle_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dummy_proc_be_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_fft_config1_1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[0]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[0]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[1]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[1]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[2]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[2]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[3]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[3]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[4]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[4]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[5]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[5]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[6]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[6]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[7]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[7]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[8]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[8]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[9]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[9]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[10]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[10]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[11]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[11]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[12]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[12]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[13]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[13]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[15]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[15]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[14]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[14]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[16]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[0]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[17]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[1]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[18]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[2]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[19]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[3]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[20]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[4]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[21]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[5]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[22]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[6]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[23]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[7]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[24]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[8]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[25]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[9]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[26]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[10]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[27]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[11]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[28]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[12]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[29]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[13]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[31]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[15]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[30]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_middle_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'fft_top_mem_bus_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_fe11_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_be_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_ctrl_bus_s_axi_U/int_ap_idle_reg)
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'fft_top_mem_bus_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'fft_top_mem_bus_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[62]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[58]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fft_top_ctrl_bus_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fft_top_ctrl_bus_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_middle_U0/\p_Result_s_reg_368_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dummy_proc_middle_U0/\p_Result_s_reg_368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4515 ; free virtual = 18964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fft_top_mem_bus_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fft_top_mem_bus_m_axi_U | bus_read/fifo_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4518 ; free virtual = 18967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fft_top_mem_bus_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fft_top_mem_bus_m_axi_U | bus_read/fifo_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance fft_top_mem_bus_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance fft_top_mem_bus_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xn1_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xk1_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xn2_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xk2_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4518 ; free virtual = 18967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4520 ; free virtual = 18968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4521 ; free virtual = 18968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[4] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |fft_config1_1_core |         1|
|2     |fft_config1_s_core |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |fft_config1_1_core_bbox_1 |     1|
|2     |fft_config1_s_core_bbox_0 |     1|
|3     |CARRY4                    |   114|
|4     |LUT1                      |    31|
|5     |LUT2                      |   301|
|6     |LUT3                      |   613|
|7     |LUT4                      |   170|
|8     |LUT5                      |   187|
|9     |LUT6                      |   381|
|10    |RAMB18E1                  |     2|
|11    |RAMB36E1                  |     4|
|12    |SRL16E                    |   140|
|13    |FDRE                      |  2081|
|14    |FDSE                      |    44|
+------+--------------------------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------------------+------+
|      |Instance                           |Module                                          |Cells |
+------+-----------------------------------+------------------------------------------------+------+
|1     |top                                |                                                |  4188|
|2     |  dummy_proc_be_U0                 |dummy_proc_be                                   |   345|
|3     |  dummy_proc_fe11_U0               |dummy_proc_fe11                                 |   327|
|4     |  dummy_proc_middle_U0             |dummy_proc_middle                               |   204|
|5     |  fft_config1_1_U0                 |fft_config1_1                                   |    65|
|6     |  fft_config1_U0                   |fft_config1_s                                   |    65|
|7     |  fft_config1_data_V_U             |fifo_w16_d2_A                                   |    14|
|8     |    U_fifo_w16_d2_A_shiftReg       |fifo_w16_d2_A_shiftReg_14                       |     5|
|9     |  fft_config1_data_V_c_U           |fifo_w16_d2_A_0                                 |    15|
|10    |    U_fifo_w16_d2_A_shiftReg       |fifo_w16_d2_A_shiftReg_13                       |     5|
|11    |  fft_config2_data_V_U             |fifo_w16_d2_A_1                                 |    13|
|12    |    U_fifo_w16_d2_A_shiftReg       |fifo_w16_d2_A_shiftReg                          |     4|
|13    |  fft_status1_data_V_U             |fifo_w8_d2_A                                    |    14|
|14    |    U_fifo_w8_d2_A_shiftReg        |fifo_w8_d2_A_shiftReg_12                        |     4|
|15    |  fft_status2_data_V_U             |fifo_w8_d2_A_2                                  |    13|
|16    |    U_fifo_w8_d2_A_shiftReg        |fifo_w8_d2_A_shiftReg                           |     4|
|17    |  fft_top_ctrl_bus_s_axi_U         |fft_top_ctrl_bus_s_axi                          |   417|
|18    |  fft_top_mem_bus_m_axi_U          |fft_top_mem_bus_m_axi                           |  1808|
|19    |    bus_read                       |fft_top_mem_bus_m_axi_read                      |   933|
|20    |      \bus_wide_gen.fifo_burst     |fft_top_mem_bus_m_axi_fifo__parameterized1_8    |    48|
|21    |      fifo_rctl                    |fft_top_mem_bus_m_axi_fifo__parameterized3_9    |    37|
|22    |      fifo_rdata                   |fft_top_mem_bus_m_axi_buffer__parameterized1    |   193|
|23    |      fifo_rreq                    |fft_top_mem_bus_m_axi_fifo_10                   |   108|
|24    |      rs_rdata                     |fft_top_mem_bus_m_axi_reg_slice__parameterized2 |    64|
|25    |      rs_rreq                      |fft_top_mem_bus_m_axi_reg_slice_11              |    72|
|26    |    bus_write                      |fft_top_mem_bus_m_axi_write                     |   856|
|27    |      buff_wdata                   |fft_top_mem_bus_m_axi_buffer                    |   127|
|28    |      \bus_wide_gen.fifo_burst     |fft_top_mem_bus_m_axi_fifo__parameterized1      |    85|
|29    |      fifo_resp                    |fft_top_mem_bus_m_axi_fifo__parameterized3      |    26|
|30    |      fifo_resp_to_user            |fft_top_mem_bus_m_axi_fifo__parameterized5      |    15|
|31    |      fifo_wreq                    |fft_top_mem_bus_m_axi_fifo                      |    91|
|32    |      rs_wreq                      |fft_top_mem_bus_m_axi_reg_slice                 |    73|
|33    |    wreq_throttl                   |fft_top_mem_bus_m_axi_throttl                   |    19|
|34    |  out_M_imag_V_c_U                 |fifo_w32_d5_A                                   |    51|
|35    |    U_fifo_w32_d5_A_shiftReg       |fifo_w32_d5_A_shiftReg_7                        |    35|
|36    |  out_M_real_V_c_U                 |fifo_w32_d5_A_3                                 |    51|
|37    |    U_fifo_w32_d5_A_shiftReg       |fifo_w32_d5_A_shiftReg                          |    35|
|38    |  start_for_dummy_proc_be_U0_U     |start_for_dummy_proc_be_U0                      |    17|
|39    |  start_for_dummy_proc_middle_U0_U |start_for_dummy_proc_middle_U0                  |    14|
|40    |  start_for_fft_config1_1_U0_U     |start_for_fft_config1_1_U0                      |    15|
|41    |  start_for_fft_config1_U0_U       |start_for_fft_config1_U0                        |    13|
|42    |  xk1_channel_U                    |fifo_w32_d1024_A                                |   181|
|43    |  xk2_channel_U                    |fifo_w32_d1024_A_4                              |   182|
|44    |  xn1_channel_U                    |fifo_w32_d1024_A_5                              |   182|
|45    |  xn2_channel_U                    |fifo_w32_d1024_A_6                              |   182|
+------+-----------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 220 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4520 ; free virtual = 18970
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.090 ; gain = 29.836 ; free physical = 4520 ; free virtual = 18970
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2575.090 ; gain = 0.000 ; free physical = 4588 ; free virtual = 19038
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_config1_1_core' instantiated as 'fft_config1_1_U0/inst' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:86]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_config1_s_core' instantiated as 'fft_config1_U0/inst' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:86]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.090 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18983
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
737 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2575.090 ; gain = 29.844 ; free physical = 4656 ; free virtual = 19104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.090 ; gain = 0.000 ; free physical = 4656 ; free virtual = 19104
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/FFT_ifft/fft_top_synth.dcp' has been generated.
#HD: Synthesis of module FFT_ifft complete

INFO: [Common 17-206] Exiting Vivado at Thu Apr  8 12:23:17 2021...
