// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Sun Aug 27 21:49:39 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Xilinx/workspace/sobel3weightedadd/sobel3weightedadd.gen/sources_1/bd/sobel_design/ip/sobel_design_sobel_accel_0_0/sobel_design_sobel_accel_0_0_sim_netlist.v
// Design      : sobel_design_sobel_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "sobel_design_sobel_accel_0_0,sobel_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sobel_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module sobel_design_sobel_accel_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [23:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [2:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [2:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TUSER" *) input [0:0]img_inp_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TID" *) input [0:0]img_inp_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [7:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [0:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [0:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  sobel_design_sobel_accel_0_0_sobel_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TDEST(1'b0),
        .img_inp_TID(1'b0),
        .img_inp_TKEEP({1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0}),
        .img_inp_TUSER(1'b0),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "sobel_accel" *) 
(* hls_module = "yes" *) 
module sobel_design_sobel_accel_0_0_sobel_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_inp_TDATA;
  input [2:0]img_inp_TKEEP;
  input [2:0]img_inp_TSTRB;
  input [0:0]img_inp_TUSER;
  input [0:0]img_inp_TLAST;
  input [0:0]img_inp_TID;
  input [0:0]img_inp_TDEST;
  output [7:0]img_out_TDATA;
  output [0:0]img_out_TKEEP;
  output [0:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [15:0]Block_entry2_proc_U0_ap_return_0;
  wire [15:0]Block_entry2_proc_U0_ap_return_1;
  wire [15:0]Block_entry2_proc_U0_ap_return_2;
  wire [15:0]Block_entry2_proc_U0_ap_return_3;
  wire [31:0]Block_entry2_proc_U0_ap_return_4;
  wire [31:0]Block_entry2_proc_U0_ap_return_5;
  wire [31:0]Block_entry2_proc_U0_ap_return_6;
  wire [31:0]Block_entry2_proc_U0_ap_return_7;
  wire Block_entry2_proc_U0_ap_start;
  wire Block_entry2_proc_U0_n_10;
  wire Block_entry2_proc_U0_n_19;
  wire Block_entry2_proc_U0_n_20;
  wire [11:1]\SRL_SIG_reg[0]_19 ;
  wire [11:1]\SRL_SIG_reg[1]_20 ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35;
  wire [7:0]Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din;
  wire [7:0]Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23;
  wire [9:0]accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din;
  wire addr;
  wire [31:0]alpha;
  wire [31:0]alpha_c_dout;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_15;
  wire ap_CS_fsm_state2_27;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_28;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9;
  wire [23:0]axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_11;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_12;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_13;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_14;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_15;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_16;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_17;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_18;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_19;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_20;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_21;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_22;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_25;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_39;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_42;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_9;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_15;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_19;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_22;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_24;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_cols_channel_U_n_24;
  wire dst_1_cols_channel_U_n_25;
  wire dst_1_cols_channel_U_n_26;
  wire dst_1_cols_channel_U_n_27;
  wire dst_1_cols_channel_U_n_28;
  wire dst_1_cols_channel_U_n_29;
  wire dst_1_cols_channel_U_n_30;
  wire dst_1_cols_channel_U_n_31;
  wire dst_1_cols_channel_U_n_32;
  wire dst_1_cols_channel_U_n_33;
  wire dst_1_cols_channel_U_n_69;
  wire dst_1_cols_channel_U_n_70;
  wire dst_1_cols_channel_U_n_71;
  wire dst_1_cols_channel_U_n_72;
  wire dst_1_cols_channel_U_n_73;
  wire dst_1_cols_channel_U_n_74;
  wire dst_1_cols_channel_U_n_75;
  wire dst_1_cols_channel_U_n_76;
  wire dst_1_cols_channel_U_n_77;
  wire dst_1_cols_channel_U_n_78;
  wire [11:0]dst_1_cols_channel_dout;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire [7:0]dst_1_data_dout;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire dst_1_rows_channel_U_n_38;
  wire dst_1_rows_channel_U_n_39;
  wire dst_1_rows_channel_U_n_43;
  wire dst_1_rows_channel_U_n_44;
  wire [11:0]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ;
  wire \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ;
  wire \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1 ;
  wire \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614 ;
  wire \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ;
  wire \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ;
  wire [1:1]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594 ;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln104_fu_131_p2;
  wire icmp_ln104_reg_211;
  wire icmp_ln58_fu_351_p2;
  wire icmp_ln75_fu_132_p2;
  wire icmp_ln79_fu_141_p2;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire img_out_TVALID;
  wire in_mat_cols_c15_channel_U_n_10;
  wire in_mat_cols_c15_channel_U_n_11;
  wire in_mat_cols_c15_channel_U_n_12;
  wire in_mat_cols_c15_channel_U_n_26;
  wire in_mat_cols_c15_channel_U_n_27;
  wire in_mat_cols_c15_channel_U_n_28;
  wire in_mat_cols_c15_channel_U_n_29;
  wire in_mat_cols_c15_channel_U_n_30;
  wire in_mat_cols_c15_channel_U_n_31;
  wire in_mat_cols_c15_channel_U_n_32;
  wire in_mat_cols_c15_channel_U_n_33;
  wire in_mat_cols_c15_channel_U_n_34;
  wire in_mat_cols_c15_channel_U_n_35;
  wire in_mat_cols_c15_channel_U_n_36;
  wire in_mat_cols_c15_channel_U_n_37;
  wire in_mat_cols_c15_channel_U_n_38;
  wire in_mat_cols_c15_channel_U_n_39;
  wire in_mat_cols_c15_channel_U_n_40;
  wire in_mat_cols_c15_channel_U_n_42;
  wire in_mat_cols_c15_channel_U_n_44;
  wire in_mat_cols_c15_channel_U_n_45;
  wire in_mat_cols_c15_channel_U_n_46;
  wire in_mat_cols_c15_channel_U_n_47;
  wire in_mat_cols_c15_channel_U_n_48;
  wire in_mat_cols_c15_channel_U_n_49;
  wire in_mat_cols_c15_channel_U_n_50;
  wire in_mat_cols_c15_channel_U_n_51;
  wire in_mat_cols_c15_channel_U_n_9;
  wire [15:0]in_mat_cols_c15_channel_dout;
  wire in_mat_cols_c15_channel_empty_n;
  wire [15:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_36;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c14_channel_U_n_26;
  wire in_mat_rows_c14_channel_U_n_28;
  wire [15:0]in_mat_rows_c14_channel_dout;
  wire in_mat_rows_c14_channel_empty_n;
  wire [15:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire mOutPtr0;
  wire mOutPtr0_13;
  wire mOutPtr0_14;
  wire mOutPtr0_23;
  wire mOutPtr0_25;
  wire mOutPtr17_out;
  wire mOutPtr17_out_24;
  wire mOutPtr17_out_26;
  wire mOutPtr17_out_5;
  wire mOutPtr18_out;
  wire mOutPtr18_out_12;
  wire mOutPtr18_out_3;
  wire mOutPtr18_out_4;
  wire [0:0]mOutPtr_reg;
  wire [0:0]mOutPtr_reg_18;
  wire [15:0]p_dst_cols_channel_dout;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire p_dst_data_U_n_9;
  wire [9:0]p_dst_data_dout;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire [15:0]p_dst_rows_channel_dout;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire [15:0]p_dstgx_cols_channel_dout;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;
  wire [15:0]p_dstgx_rows_channel_dout;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire p_dstgy_data_U_n_11;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_16;
  wire push_17;
  wire push_2;
  wire push_21;
  wire push_22;
  wire push_6;
  wire push_7;
  wire push_8;
  wire push_9;
  wire rev_fu_108_p2;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift;
  wire shift_c_U_n_10;
  wire shift_c_U_n_11;
  wire shift_c_U_n_12;
  wire shift_c_U_n_13;
  wire shift_c_U_n_14;
  wire shift_c_U_n_15;
  wire shift_c_U_n_16;
  wire shift_c_U_n_17;
  wire shift_c_U_n_18;
  wire shift_c_U_n_19;
  wire shift_c_U_n_20;
  wire shift_c_U_n_21;
  wire shift_c_U_n_22;
  wire shift_c_U_n_23;
  wire shift_c_U_n_24;
  wire shift_c_U_n_25;
  wire shift_c_U_n_26;
  wire shift_c_U_n_27;
  wire shift_c_U_n_28;
  wire shift_c_U_n_29;
  wire shift_c_U_n_30;
  wire shift_c_U_n_31;
  wire shift_c_U_n_32;
  wire shift_c_U_n_33;
  wire shift_c_U_n_34;
  wire shift_c_U_n_35;
  wire shift_c_U_n_36;
  wire shift_c_U_n_37;
  wire shift_c_U_n_38;
  wire shift_c_U_n_39;
  wire shift_c_U_n_40;
  wire shift_c_U_n_9;
  wire [31:0]shift_c_dout;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [11:0]sub13_fu_112_p2;
  wire [31:0]sub_fu_106_p2;
  wire [7:0]trunc_ln105_reg_206;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_14;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_17;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_19;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_20;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_23;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_24;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc Block_entry2_proc_U0
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(Block_entry2_proc_U0_ap_return_6),
        .Q(rows),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry2_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(Block_entry2_proc_U0_ap_return_3),
        .ap_done_reg_reg_rep_0(Block_entry2_proc_U0_n_10),
        .ap_done_reg_reg_rep_1(Block_entry2_proc_U0_ap_return_4),
        .ap_done_reg_reg_rep_2(Block_entry2_proc_U0_ap_return_5),
        .ap_done_reg_reg_rep_3(in_mat_cols_c15_channel_U_n_42),
        .ap_done_reg_reg_rep_4(in_mat_rows_c14_channel_U_n_28),
        .\ap_return_0_preg_reg[0]_0 (control_s_axi_U_n_10),
        .\ap_return_5_preg_reg[31]_0 (cols),
        .\ap_return_7_preg_reg[31]_0 (Block_entry2_proc_U0_ap_return_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_entry2_proc_U0_n_19),
        .ap_rst_n_1(Block_entry2_proc_U0_n_20),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry2_proc_U0_ap_ready(ap_sync_Block_entry2_proc_U0_ap_ready),
        .ap_sync_channel_write_p_dstgx_cols_channel(ap_sync_channel_write_p_dstgx_cols_channel),
        .ap_sync_channel_write_p_dstgx_rows_channel(ap_sync_channel_write_p_dstgx_rows_channel),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel(ap_sync_reg_channel_write_p_dstgx_rows_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .if_din(Block_entry2_proc_U0_ap_return_2),
        .in(Block_entry2_proc_U0_ap_return_0),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .push(push_0),
        .push_0(push),
        .shift_c_full_n(shift_c_full_n));
  GND GND
       (.G(\<const0> ));
  sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0
       (.D(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din),
        .\GradientValuesY_reg_741_reg[7] (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din),
        .Q(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594 ),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .\ap_CS_fsm_reg[1]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_U_n_11),
        .ap_block_pp0_stage0_subdone(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i603_i_reg_614(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614 ),
        .d1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1 ),
        .\height_reg_73_reg[15]_0 (in_mat_rows_c_dout),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push_2),
        .push_0(push_1),
        .ram_reg_2(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1 ),
        .ram_reg_2_0(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .\trunc_ln311_reg_594_reg[0] (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12),
        .\trunc_ln311_reg_594_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13),
        .\width_reg_68_reg[15]_0 (in_mat_cols_c_dout));
  sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s accumulateWeighted_0_2_2160_3840_1_2_2_2_U0
       (.CO(icmp_ln58_fu_351_p2),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13}),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .alpha_c_empty_n(alpha_c_empty_n),
        .\ap_CS_fsm_reg[8]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17),
        .\ap_CS_fsm_reg[8]_1 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19),
        .\ap_CS_fsm_reg[9]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21),
        .\ap_CS_fsm_reg[9]_1 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23),
        .ap_block_pp0_stage0_subdone(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_dout(alpha_c_dout),
        .mOutPtr17_out(mOutPtr17_out_5),
        .mOutPtr17_out_0(mOutPtr17_out),
        .mOutPtr18_out(mOutPtr18_out_4),
        .mOutPtr18_out_1(mOutPtr18_out_3),
        .out(p_dstgx_cols_channel_dout),
        .p_dst_data_din(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .push(push_6),
        .push_2(push_0),
        .push_3(push),
        .push_4(push_2),
        .push_5(push_1),
        .\trunc_ln119_reg_424_reg[15]_0 (p_dstgx_rows_channel_dout));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S alpha_c_U
       (.Q(alpha),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .alpha_c_empty_n(alpha_c_empty_n),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\mOutPtr_reg[0]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13),
        .\mOutPtr_reg[3]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(alpha_c_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .sel(push_10),
        .shift_c_full_n(shift_c_full_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry2_proc_U0_n_20),
        .Q(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_cols_channel),
        .Q(ap_sync_reg_channel_write_dst_1_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_rows_channel),
        .Q(ap_sync_reg_channel_write_dst_1_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_cols_c15_channel),
        .Q(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_rows_c14_channel),
        .Q(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dst_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dst_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry2_proc_U0_n_19),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s axis2xfMat_24_16_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (img_inp_TREADY),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout[11:0]),
        .DI({in_mat_cols_c15_channel_U_n_30,in_mat_cols_c15_channel_U_n_31}),
        .Q({axis2xfMat_24_16_2160_3840_1_U0_n_11,axis2xfMat_24_16_2160_3840_1_U0_n_12,axis2xfMat_24_16_2160_3840_1_U0_n_13,axis2xfMat_24_16_2160_3840_1_U0_n_14,axis2xfMat_24_16_2160_3840_1_U0_n_15,axis2xfMat_24_16_2160_3840_1_U0_n_16}),
        .S({in_mat_cols_c15_channel_U_n_9,in_mat_cols_c15_channel_U_n_10,in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12}),
        .addr(addr),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,axis2xfMat_24_16_2160_3840_1_U0_n_25}),
        .\ap_CS_fsm_reg[1]_1 (axis2xfMat_24_16_2160_3840_1_U0_n_39),
        .\ap_CS_fsm_reg[1]_2 (in_mat_cols_c15_channel_U_n_40),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_loop_init_int_reg(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .ap_loop_init_int_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_18),
        .ap_loop_init_int_reg_1(axis2xfMat_24_16_2160_3840_1_U0_n_19),
        .ap_loop_init_int_reg_2(axis2xfMat_24_16_2160_3840_1_U0_n_20),
        .ap_loop_init_int_reg_3(axis2xfMat_24_16_2160_3840_1_U0_n_21),
        .ap_loop_init_int_reg_4(axis2xfMat_24_16_2160_3840_1_U0_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .icmp_ln81_fu_107_p2_carry__0_i_7({\SRL_SIG_reg[0]_19 [11],\SRL_SIG_reg[0]_19 [9],\SRL_SIG_reg[0]_19 [7],\SRL_SIG_reg[0]_19 [5],\SRL_SIG_reg[0]_19 [3],\SRL_SIG_reg[0]_19 [1]}),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0({\SRL_SIG_reg[1]_20 [11],\SRL_SIG_reg[1]_20 [9],\SRL_SIG_reg[1]_20 [7],\SRL_SIG_reg[1]_20 [5],\SRL_SIG_reg[1]_20 [3],\SRL_SIG_reg[1]_20 [1]}),
        .icmp_ln81_fu_107_p2_carry__1({in_mat_cols_c15_channel_U_n_26,in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29}),
        .icmp_ln81_fu_107_p2_carry__2({in_mat_cols_c15_channel_U_n_32,in_mat_cols_c15_channel_U_n_33,in_mat_cols_c15_channel_U_n_34,in_mat_cols_c15_channel_U_n_35}),
        .icmp_ln81_fu_107_p2_carry__2_0({in_mat_cols_c15_channel_U_n_44,in_mat_cols_c15_channel_U_n_45,in_mat_cols_c15_channel_U_n_46,in_mat_cols_c15_channel_U_n_47}),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_2_fu_60_reg[11] ({in_mat_cols_c15_channel_U_n_36,in_mat_cols_c15_channel_U_n_37,in_mat_cols_c15_channel_U_n_38,in_mat_cols_c15_channel_U_n_39}),
        .\j_2_fu_60_reg[11]_0 ({in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50,in_mat_cols_c15_channel_U_n_51}),
        .\mOutPtr_reg[0] (axis2xfMat_24_16_2160_3840_1_U0_n_42),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_36),
        .out(i_fu_76_reg),
        .pop(pop),
        .push(push_9),
        .push_0(push_8),
        .push_1(push_7),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(in_mat_rows_c14_channel_U_n_26));
  sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi control_s_axi_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13),
        .alpha(alpha),
        .alpha_c_full_n(alpha_c_full_n),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_9),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry2_proc_U0_ap_ready(ap_sync_Block_entry2_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_11),
        .cols(cols),
        .int_ap_idle_i_2(xfMat2axis_8_0_2160_3840_1_U0_n_14),
        .int_ap_start_reg_0(control_s_axi_U_n_10),
        .\int_isr_reg[1]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .interrupt(interrupt),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sel(push_10),
        .shift(shift),
        .shift_c_full_n(shift_c_full_n),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_start(xfMat2axis_8_0_2160_3840_1_U0_ap_start));
  sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8 convertTo_2_0_2160_3840_1_2_2_8_U0
       (.CO(icmp_ln75_fu_132_p2),
        .D({shift_c_U_n_9,shift_c_U_n_10,shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_U_n_14,shift_c_U_n_15,shift_c_U_n_16,shift_c_U_n_17,shift_c_U_n_18,shift_c_U_n_19,shift_c_U_n_20,shift_c_U_n_21,shift_c_U_n_22,shift_c_U_n_23,shift_c_U_n_24,shift_c_U_n_25,shift_c_U_n_26,shift_c_U_n_27,shift_c_U_n_28,shift_c_U_n_29,shift_c_U_n_30,shift_c_U_n_31,shift_c_U_n_32,shift_c_U_n_33,shift_c_U_n_34,shift_c_U_n_35,shift_c_U_n_36,shift_c_U_n_37,shift_c_U_n_38,shift_c_U_n_39,shift_c_U_n_40}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2_15,convertTo_2_0_2160_3840_1_2_2_8_U0_n_15}),
        .\ap_CS_fsm_reg[0]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .\ap_CS_fsm_reg[1]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .\ap_CS_fsm_reg[2]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_reg_201_reg[9] (p_dst_data_dout),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .dst_1_data_full_n(dst_1_data_full_n),
        .\height_reg_165_reg[15]_0 (p_dst_rows_channel_dout),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .if_dout(shift_c_dout),
        .int_ap_idle_i_2(axis2xfMat_24_16_2160_3840_1_U0_n_25),
        .int_ap_idle_i_2_0(in_mat_cols_c15_channel_U_n_40),
        .mOutPtr0(mOutPtr0_14),
        .mOutPtr0_0(mOutPtr0_13),
        .mOutPtr0_1(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out_12),
        .\mOutPtr_reg[0] (p_dst_data_U_n_9),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push_11),
        .push_2(push_22),
        .push_3(push_21),
        .push_4(push_6),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .\trunc_ln105_reg_206_reg[7] (trunc_ln105_reg_206));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S dst_1_cols_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_24,dst_1_cols_channel_U_n_25}),
        .S({dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70}),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_cols_channel_U_n_26,dst_1_cols_channel_U_n_27,dst_1_cols_channel_U_n_28,dst_1_cols_channel_U_n_29}),
        .ap_clk_1({dst_1_cols_channel_U_n_30,dst_1_cols_channel_U_n_31,dst_1_cols_channel_U_n_32,dst_1_cols_channel_U_n_33}),
        .ap_clk_2({dst_1_cols_channel_U_n_71,dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74}),
        .ap_clk_3({dst_1_cols_channel_U_n_75,dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78}),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_cols_channel(ap_sync_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_cols_channel_reg(Block_entry2_proc_U0_n_10),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .in(Block_entry2_proc_U0_ap_return_5),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .int_ap_idle_reg(control_s_axi_U_n_11),
        .int_ap_idle_reg_0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .int_ap_idle_reg_1(convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .int_ap_idle_reg_2(control_s_axi_U_n_9),
        .mOutPtr0(mOutPtr0_23),
        .mOutPtr17_out(mOutPtr17_out_24),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg),
        .\mOutPtr_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_23),
        .\mOutPtr_reg[2]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_24),
        .out(dst_1_cols_channel_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .push(push_16),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S dst_1_data_U
       (.D(dst_1_data_dout),
        .Q(ap_CS_fsm_state3_28),
        .\SRL_SIG_reg[0][0] (ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][7] (trunc_ln105_reg_206),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_0(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push_11),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 dst_1_rows_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln104_fu_131_p2),
        .D(sub13_fu_112_p2),
        .DI({dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .Q(ap_CS_fsm_state2_27),
        .S({dst_1_rows_channel_U_n_43,dst_1_rows_channel_U_n_44}),
        .\ap_CS_fsm_reg[3]_i_2 (xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_rows_channel(ap_sync_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel_reg(Block_entry2_proc_U0_n_10),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .in(Block_entry2_proc_U0_ap_return_4),
        .mOutPtr0(mOutPtr0_25),
        .mOutPtr17_out(mOutPtr17_out_26),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg_18),
        .\mOutPtr_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\mOutPtr_reg[2]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_20),
        .out(dst_1_rows_channel_dout),
        .push(push_17),
        .sel(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_start(xfMat2axis_8_0_2160_3840_1_U0_ap_start));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S in_mat_cols_c15_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout),
        .DI({in_mat_cols_c15_channel_U_n_30,in_mat_cols_c15_channel_U_n_31}),
        .Q({\SRL_SIG_reg[1]_20 [11],\SRL_SIG_reg[1]_20 [9],\SRL_SIG_reg[1]_20 [7],\SRL_SIG_reg[1]_20 [5],\SRL_SIG_reg[1]_20 [3],\SRL_SIG_reg[1]_20 [1]}),
        .S({in_mat_cols_c15_channel_U_n_9,in_mat_cols_c15_channel_U_n_10,in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12}),
        .\SRL_SIG_reg[0][11] ({\SRL_SIG_reg[0]_19 [11],\SRL_SIG_reg[0]_19 [9],\SRL_SIG_reg[0]_19 [7],\SRL_SIG_reg[0]_19 [5],\SRL_SIG_reg[0]_19 [3],\SRL_SIG_reg[0]_19 [1]}),
        .\SRL_SIG_reg[0][14] ({in_mat_cols_c15_channel_U_n_26,in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29}),
        .\SRL_SIG_reg[0][22] ({in_mat_cols_c15_channel_U_n_44,in_mat_cols_c15_channel_U_n_45,in_mat_cols_c15_channel_U_n_46,in_mat_cols_c15_channel_U_n_47}),
        .\SRL_SIG_reg[0][30] ({in_mat_cols_c15_channel_U_n_36,in_mat_cols_c15_channel_U_n_37,in_mat_cols_c15_channel_U_n_38,in_mat_cols_c15_channel_U_n_39}),
        .\SRL_SIG_reg[0][30]_0 ({in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50,in_mat_cols_c15_channel_U_n_51}),
        .\SRL_SIG_reg[0][31] (Block_entry2_proc_U0_n_10),
        .\SRL_SIG_reg[1][22] ({in_mat_cols_c15_channel_U_n_32,in_mat_cols_c15_channel_U_n_33,in_mat_cols_c15_channel_U_n_34,in_mat_cols_c15_channel_U_n_35}),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_cols_c15_channel(ap_sync_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg(in_mat_cols_c15_channel_U_n_42),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .empty_n_reg_0(in_mat_cols_c15_channel_U_n_40),
        .empty_n_reg_1(ap_CS_fsm_state2),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_39),
        .icmp_ln81_fu_107_p2_carry(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .icmp_ln81_fu_107_p2_carry_0(axis2xfMat_24_16_2160_3840_1_U0_n_18),
        .icmp_ln81_fu_107_p2_carry_1(axis2xfMat_24_16_2160_3840_1_U0_n_19),
        .icmp_ln81_fu_107_p2_carry_2(axis2xfMat_24_16_2160_3840_1_U0_n_20),
        .icmp_ln81_fu_107_p2_carry__0({axis2xfMat_24_16_2160_3840_1_U0_n_11,axis2xfMat_24_16_2160_3840_1_U0_n_12,axis2xfMat_24_16_2160_3840_1_U0_n_13,axis2xfMat_24_16_2160_3840_1_U0_n_14,axis2xfMat_24_16_2160_3840_1_U0_n_15,axis2xfMat_24_16_2160_3840_1_U0_n_16}),
        .icmp_ln81_fu_107_p2_carry__0_0(axis2xfMat_24_16_2160_3840_1_U0_n_21),
        .icmp_ln81_fu_107_p2_carry__0_1(axis2xfMat_24_16_2160_3840_1_U0_n_22),
        .if_din(Block_entry2_proc_U0_ap_return_7),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1 in_mat_cols_c_U
       (.\SRL_SIG_reg[1][15] (in_mat_cols_c_dout),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_cols_c15_channel_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .push(push_7));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S in_mat_data_U
       (.D(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .Q(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594 ),
        .ap_block_pp0_stage0_subdone(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i603_i_reg_614(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614 ),
        .\cmp_i_i603_i_reg_614_reg[0] (\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .d1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_36),
        .\mOutPtr_reg[0]_1 (axis2xfMat_24_16_2160_3840_1_U0_n_42),
        .\mOutPtr_reg[1]_0 (\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1 ),
        .pop(pop),
        .push(push_9),
        .ram_reg_2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12),
        .ram_reg_2_0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 in_mat_rows_c14_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_rows_c14_channel_dout),
        .\SRL_SIG_reg[0][31] (Block_entry2_proc_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_rows_c14_channel(ap_sync_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg(in_mat_rows_c14_channel_U_n_28),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .empty_n_reg_0(in_mat_rows_c14_channel_U_n_26),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_39),
        .if_din(Block_entry2_proc_U0_ap_return_6),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .out(i_fu_76_reg),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_CS_fsm_state2));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 in_mat_rows_c_U
       (.\SRL_SIG_reg[1][15] (in_mat_rows_c_dout),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_rows_c14_channel_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .push(push_8));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4 p_dst_cols_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_15),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_p_dst_cols_channel(ap_sync_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel_reg(Block_entry2_proc_U0_n_10),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .in(Block_entry2_proc_U0_ap_return_3),
        .mOutPtr0(mOutPtr0_13),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .push(push_21),
        .\width_reg_160_reg[0] (control_s_axi_U_n_10));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S p_dst_data_U
       (.D(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .E(push_6),
        .\SRL_SIG_reg[1][9] (p_dst_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out_12),
        .\mOutPtr_reg[0]_0 (p_dst_data_U_n_9),
        .\mOutPtr_reg[0]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_data_full_n(p_dst_data_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 p_dst_rows_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_15),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_p_dst_rows_channel(ap_sync_channel_write_p_dst_rows_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel_reg(Block_entry2_proc_U0_n_10),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .\height_reg_165_reg[0] (control_s_axi_U_n_10),
        .in(Block_entry2_proc_U0_ap_return_2),
        .mOutPtr0(mOutPtr0_14),
        .out(p_dst_rows_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .push(push_22));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S p_dstgx_cols_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .Q(ap_CS_fsm_state9),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19),
        .in(Block_entry2_proc_U0_ap_return_1),
        .mOutPtr17_out(mOutPtr17_out),
        .out(p_dstgx_cols_channel_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n),
        .push(push));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6 p_dstgx_data_U
       (.D(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din),
        .E(push_1),
        .Q(ap_CS_fsm_state10),
        .ap_block_pp0_stage0_subdone(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr18_out(mOutPtr18_out_3),
        .\mOutPtr_reg[1]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7 p_dstgx_rows_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .Q(ap_CS_fsm_state9),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17),
        .in(Block_entry2_proc_U0_ap_return_0),
        .mOutPtr17_out(mOutPtr17_out_5),
        .out(p_dstgx_rows_channel_dout),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .push(push_0));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8 p_dstgy_data_U
       (.D(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din),
        .E(push_2),
        .Q(ap_CS_fsm_state10),
        .ap_block_pp0_stage0_subdone(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(p_dstgy_data_U_n_11),
        .mOutPtr18_out(mOutPtr18_out_4),
        .\mOutPtr_reg[1]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9 shift_c_U
       (.D({shift_c_U_n_9,shift_c_U_n_10,shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_U_n_14,shift_c_U_n_15,shift_c_U_n_16,shift_c_U_n_17,shift_c_U_n_18,shift_c_U_n_19,shift_c_U_n_20,shift_c_U_n_21,shift_c_U_n_22,shift_c_U_n_23,shift_c_U_n_24,shift_c_U_n_25,shift_c_U_n_26,shift_c_U_n_27,shift_c_U_n_28,shift_c_U_n_29,shift_c_U_n_30,shift_c_U_n_31,shift_c_U_n_32,shift_c_U_n_33,shift_c_U_n_34,shift_c_U_n_35,shift_c_U_n_36,shift_c_U_n_37,shift_c_U_n_38,shift_c_U_n_39,shift_c_U_n_40}),
        .Q(convertTo_2_0_2160_3840_1_2_2_8_U0_n_15),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .in(shift),
        .\mOutPtr_reg[3]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(shift_c_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .rev_fu_108_p2(rev_fu_108_p2),
        .sel(push_10),
        .shift_c_empty_n(shift_c_empty_n),
        .shift_c_full_n(shift_c_full_n));
  sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0 start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_U
       (.Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\height_reg_73_reg[15] (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32),
        .\mOutPtr_reg[1]_0 (in_mat_cols_c15_channel_U_n_40),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s xfMat2axis_8_0_2160_3840_1_U0
       (.\B_V_data_1_payload_B_reg[7] (dst_1_data_dout),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .CO(icmp_ln104_fu_131_p2),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_24,dst_1_cols_channel_U_n_25}),
        .Q({ap_CS_fsm_state3_28,ap_CS_fsm_state2_27,xfMat2axis_8_0_2160_3840_1_U0_n_14}),
        .S({dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70}),
        .\ap_CS_fsm_reg[3]_i_12_0 (dst_1_rows_channel_dout),
        .\ap_CS_fsm_reg[3]_i_3 ({dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .\ap_CS_fsm_reg[3]_i_3_0 ({dst_1_rows_channel_U_n_43,dst_1_rows_channel_U_n_44}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_reg({dst_1_cols_channel_U_n_30,dst_1_cols_channel_U_n_31,dst_1_cols_channel_U_n_32,dst_1_cols_channel_U_n_33}),
        .ap_enable_reg_pp0_iter1_reg_0({dst_1_cols_channel_U_n_75,dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(xfMat2axis_8_0_2160_3840_1_U0_n_20),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_24),
        .\i_fu_62_reg[11]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .icmp_ln106_fu_149_p2_carry__2({dst_1_cols_channel_U_n_26,dst_1_cols_channel_U_n_27,dst_1_cols_channel_U_n_28,dst_1_cols_channel_U_n_29}),
        .icmp_ln106_fu_149_p2_carry__2_0({dst_1_cols_channel_U_n_71,dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74}),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .mOutPtr0(mOutPtr0_25),
        .mOutPtr0_1(mOutPtr0_23),
        .mOutPtr17_out(mOutPtr17_out_26),
        .mOutPtr17_out_0(mOutPtr17_out_24),
        .\mOutPtr_reg[0] (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\mOutPtr_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_23),
        .\mOutPtr_reg[0]_1 (mOutPtr_reg_18),
        .\mOutPtr_reg[0]_2 (mOutPtr_reg),
        .out(dst_1_cols_channel_dout),
        .push(push_17),
        .push_2(push_16),
        .sel(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .\sub13_reg_169_reg[11]_0 (sub13_fu_112_p2),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
endmodule

(* ORIG_REF_NAME = "sobel_accel_Block_entry2_proc" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc
   (ap_sync_channel_write_p_dstgx_rows_channel,
    ap_done_reg_reg_rep_0,
    ap_sync_reg_channel_write_p_dstgx_rows_channel,
    push,
    ap_done_reg,
    ap_sync_channel_write_p_dstgx_cols_channel,
    push_0,
    ap_sync_ready,
    ap_sync_Block_entry2_proc_U0_ap_ready,
    ap_rst_n_inv,
    ap_rst_n_0,
    ap_rst_n_1,
    in,
    ap_done_reg_reg_0,
    if_din,
    ap_done_reg_reg_1,
    ap_done_reg_reg_rep_1,
    ap_done_reg_reg_rep_2,
    D,
    \ap_return_7_preg_reg[31]_0 ,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
    Block_entry2_proc_U0_ap_start,
    p_dstgx_rows_channel_full_n,
    ap_rst_n,
    dst_1_cols_channel_full_n,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_done_reg_reg_rep_3,
    \ap_return_0_preg_reg[0]_0 ,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    p_dstgx_cols_channel_full_n,
    p_dst_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg_reg_rep_4,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    shift_c_full_n,
    alpha_c_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_clk,
    Q,
    \ap_return_5_preg_reg[31]_0 );
  output ap_sync_channel_write_p_dstgx_rows_channel;
  output ap_done_reg_reg_rep_0;
  output ap_sync_reg_channel_write_p_dstgx_rows_channel;
  output push;
  output ap_done_reg;
  output ap_sync_channel_write_p_dstgx_cols_channel;
  output push_0;
  output ap_sync_ready;
  output ap_sync_Block_entry2_proc_U0_ap_ready;
  output ap_rst_n_inv;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [15:0]in;
  output [15:0]ap_done_reg_reg_0;
  output [15:0]if_din;
  output [15:0]ap_done_reg_reg_1;
  output [31:0]ap_done_reg_reg_rep_1;
  output [31:0]ap_done_reg_reg_rep_2;
  output [31:0]D;
  output [31:0]\ap_return_7_preg_reg[31]_0 ;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  input Block_entry2_proc_U0_ap_start;
  input p_dstgx_rows_channel_full_n;
  input ap_rst_n;
  input dst_1_cols_channel_full_n;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_done_reg_reg_rep_3;
  input \ap_return_0_preg_reg[0]_0 ;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input p_dstgx_cols_channel_full_n;
  input p_dst_cols_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg_reg_rep_4;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input shift_c_full_n;
  input alpha_c_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\ap_return_5_preg_reg[31]_0 ;

  wire Block_entry2_proc_U0_ap_done;
  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [31:0]Q;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_9;
  wire ap_done_reg_i_2_n_9;
  wire ap_done_reg_i_3_n_9;
  wire [15:0]ap_done_reg_reg_0;
  wire [15:0]ap_done_reg_reg_1;
  wire ap_done_reg_reg_rep_0;
  wire [31:0]ap_done_reg_reg_rep_1;
  wire [31:0]ap_done_reg_reg_rep_2;
  wire ap_done_reg_reg_rep_3;
  wire ap_done_reg_reg_rep_4;
  wire ap_done_reg_rep_i_1_n_9;
  wire [15:0]ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire [15:0]ap_return_1_preg;
  wire [15:0]ap_return_2_preg;
  wire [15:0]ap_return_3_preg;
  wire [31:0]ap_return_4_preg;
  wire [31:0]ap_return_5_preg;
  wire [31:0]\ap_return_5_preg_reg[31]_0 ;
  wire [31:0]ap_return_6_preg;
  wire [31:0]ap_return_7_preg;
  wire [31:0]\ap_return_7_preg_reg[31]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire dst_1_cols_channel_full_n;
  wire [15:0]if_din;
  wire [15:0]in;
  wire p_dst_cols_channel_full_n;
  wire p_dstgx_cols_channel_full_n;
  wire p_dstgx_rows_channel_full_n;
  wire push;
  wire push_0;
  wire shift_c_full_n;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(p_dstgx_rows_channel_full_n),
        .O(push));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(p_dstgx_cols_channel_full_n),
        .O(push_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_done_reg_i_2_n_9),
        .I4(ap_done_reg_i_3_n_9),
        .O(ap_done_reg_i_1_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_2
       (.I0(Block_entry2_proc_U0_ap_done),
        .I1(p_dst_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I3(p_dstgx_cols_channel_full_n),
        .I4(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I5(ap_done_reg_reg_rep_4),
        .O(ap_done_reg_i_2_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_3
       (.I0(Block_entry2_proc_U0_ap_done),
        .I1(dst_1_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I3(p_dstgx_rows_channel_full_n),
        .I4(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I5(ap_done_reg_reg_rep_3),
        .O(ap_done_reg_i_3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_4
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Block_entry2_proc_U0_ap_start),
        .O(Block_entry2_proc_U0_ap_done));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_9),
        .Q(ap_done_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_rep_i_1_n_9),
        .Q(ap_done_reg_reg_rep_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_done_reg_rep_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_done_reg_i_2_n_9),
        .I4(ap_done_reg_i_3_n_9),
        .O(ap_done_reg_rep_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[0]),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[10]),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[11]),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[12]),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[13]),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[14]),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[15]),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[1]),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[2]),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[3]),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[4]),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[5]),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[6]),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[7]),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[8]),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[9]),
        .O(if_din[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[0]),
        .O(ap_done_reg_reg_rep_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[10]),
        .O(ap_done_reg_reg_rep_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[11]),
        .O(ap_done_reg_reg_rep_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[12]),
        .O(ap_done_reg_reg_rep_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[13]),
        .O(ap_done_reg_reg_rep_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[14]),
        .O(ap_done_reg_reg_rep_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[15]),
        .O(ap_done_reg_reg_rep_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[16]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[16]),
        .O(ap_done_reg_reg_rep_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[17]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[17]),
        .O(ap_done_reg_reg_rep_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[18]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[18]),
        .O(ap_done_reg_reg_rep_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[19]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[19]),
        .O(ap_done_reg_reg_rep_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[1]),
        .O(ap_done_reg_reg_rep_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[20]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[20]),
        .O(ap_done_reg_reg_rep_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[21]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[21]),
        .O(ap_done_reg_reg_rep_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[22]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[22]),
        .O(ap_done_reg_reg_rep_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[23]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[23]),
        .O(ap_done_reg_reg_rep_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[24]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[24]),
        .O(ap_done_reg_reg_rep_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[25]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[25]),
        .O(ap_done_reg_reg_rep_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[26]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[26]),
        .O(ap_done_reg_reg_rep_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[27]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[27]),
        .O(ap_done_reg_reg_rep_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[28]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[28]),
        .O(ap_done_reg_reg_rep_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[29]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[29]),
        .O(ap_done_reg_reg_rep_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[2]),
        .O(ap_done_reg_reg_rep_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[30]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[30]),
        .O(ap_done_reg_reg_rep_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[31]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[31]),
        .O(ap_done_reg_reg_rep_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[3]),
        .O(ap_done_reg_reg_rep_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[4]),
        .O(ap_done_reg_reg_rep_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[5]),
        .O(ap_done_reg_reg_rep_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[6]),
        .O(ap_done_reg_reg_rep_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[7]),
        .O(ap_done_reg_reg_rep_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[8]),
        .O(ap_done_reg_reg_rep_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[9]),
        .O(ap_done_reg_reg_rep_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[16]),
        .Q(ap_return_4_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[17]),
        .Q(ap_return_4_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[18]),
        .Q(ap_return_4_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[19]),
        .Q(ap_return_4_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[20]),
        .Q(ap_return_4_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[21]),
        .Q(ap_return_4_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[22]),
        .Q(ap_return_4_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[23]),
        .Q(ap_return_4_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[24]),
        .Q(ap_return_4_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[25]),
        .Q(ap_return_4_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[26]),
        .Q(ap_return_4_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[27]),
        .Q(ap_return_4_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[28]),
        .Q(ap_return_4_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[29]),
        .Q(ap_return_4_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[30]),
        .Q(ap_return_4_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[31]),
        .Q(ap_return_4_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[0]),
        .O(ap_done_reg_reg_rep_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[10]),
        .O(ap_done_reg_reg_rep_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[11]),
        .O(ap_done_reg_reg_rep_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[12]),
        .O(ap_done_reg_reg_rep_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[13]),
        .O(ap_done_reg_reg_rep_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[14]),
        .O(ap_done_reg_reg_rep_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[15]),
        .O(ap_done_reg_reg_rep_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[16]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[16]),
        .O(ap_done_reg_reg_rep_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[17]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[17]),
        .O(ap_done_reg_reg_rep_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[18]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[18]),
        .O(ap_done_reg_reg_rep_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[19]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[19]),
        .O(ap_done_reg_reg_rep_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[1]),
        .O(ap_done_reg_reg_rep_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[20]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[20]),
        .O(ap_done_reg_reg_rep_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[21]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[21]),
        .O(ap_done_reg_reg_rep_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[22]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[22]),
        .O(ap_done_reg_reg_rep_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[23]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[23]),
        .O(ap_done_reg_reg_rep_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[24]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[24]),
        .O(ap_done_reg_reg_rep_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[25]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[25]),
        .O(ap_done_reg_reg_rep_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[26]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[26]),
        .O(ap_done_reg_reg_rep_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[27]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[27]),
        .O(ap_done_reg_reg_rep_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[28]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[28]),
        .O(ap_done_reg_reg_rep_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[29]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[29]),
        .O(ap_done_reg_reg_rep_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[2]),
        .O(ap_done_reg_reg_rep_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[30]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[30]),
        .O(ap_done_reg_reg_rep_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[31]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[31]),
        .O(ap_done_reg_reg_rep_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[3]),
        .O(ap_done_reg_reg_rep_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[4]),
        .O(ap_done_reg_reg_rep_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[5]),
        .O(ap_done_reg_reg_rep_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[6]),
        .O(ap_done_reg_reg_rep_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[7]),
        .O(ap_done_reg_reg_rep_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[8]),
        .O(ap_done_reg_reg_rep_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[9]),
        .O(ap_done_reg_reg_rep_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[16]),
        .Q(ap_return_5_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[17]),
        .Q(ap_return_5_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[18]),
        .Q(ap_return_5_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[19]),
        .Q(ap_return_5_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[20]),
        .Q(ap_return_5_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[21]),
        .Q(ap_return_5_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[22]),
        .Q(ap_return_5_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[23]),
        .Q(ap_return_5_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[24]),
        .Q(ap_return_5_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[25]),
        .Q(ap_return_5_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[26]),
        .Q(ap_return_5_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[27]),
        .Q(ap_return_5_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[28]),
        .Q(ap_return_5_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[29]),
        .Q(ap_return_5_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[30]),
        .Q(ap_return_5_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[31]),
        .Q(ap_return_5_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[16]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[17]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[18]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[19]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[20]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[21]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[22]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[23]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[24]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[25]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[26]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[27]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[28]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[29]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[30]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[31]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(ap_return_6_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(ap_return_6_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(ap_return_6_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(ap_return_6_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(ap_return_6_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(ap_return_6_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(ap_return_6_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(ap_return_6_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(ap_return_6_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(ap_return_6_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(ap_return_6_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(ap_return_6_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(ap_return_6_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(ap_return_6_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(ap_return_6_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(ap_return_6_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_return_7_preg[0]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [0]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[10]_i_1 
       (.I0(ap_return_7_preg[10]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [10]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[11]_i_1 
       (.I0(ap_return_7_preg[11]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [11]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[12]_i_1 
       (.I0(ap_return_7_preg[12]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [12]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[13]_i_1 
       (.I0(ap_return_7_preg[13]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [13]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[14]_i_1 
       (.I0(ap_return_7_preg[14]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [14]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[15]_i_1 
       (.I0(ap_return_7_preg[15]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [15]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[16]_i_1 
       (.I0(ap_return_7_preg[16]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [16]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[17]_i_1 
       (.I0(ap_return_7_preg[17]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [17]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[18]_i_1 
       (.I0(ap_return_7_preg[18]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [18]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[19]_i_1 
       (.I0(ap_return_7_preg[19]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [19]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(ap_return_7_preg[1]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [1]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[20]_i_1 
       (.I0(ap_return_7_preg[20]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [20]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[21]_i_1 
       (.I0(ap_return_7_preg[21]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [21]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[22]_i_1 
       (.I0(ap_return_7_preg[22]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [22]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[23]_i_1 
       (.I0(ap_return_7_preg[23]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [23]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[24]_i_1 
       (.I0(ap_return_7_preg[24]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [24]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[25]_i_1 
       (.I0(ap_return_7_preg[25]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [25]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[26]_i_1 
       (.I0(ap_return_7_preg[26]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [26]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[27]_i_1 
       (.I0(ap_return_7_preg[27]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [27]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[28]_i_1 
       (.I0(ap_return_7_preg[28]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [28]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[29]_i_1 
       (.I0(ap_return_7_preg[29]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [29]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(ap_return_7_preg[2]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [2]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[30]_i_1 
       (.I0(ap_return_7_preg[30]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [30]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[31]_i_1 
       (.I0(ap_return_7_preg[31]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [31]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[3]_i_1 
       (.I0(ap_return_7_preg[3]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [3]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[4]_i_1 
       (.I0(ap_return_7_preg[4]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [4]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[5]_i_1 
       (.I0(ap_return_7_preg[5]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [5]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[6]_i_1 
       (.I0(ap_return_7_preg[6]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [6]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[7]_i_1 
       (.I0(ap_return_7_preg[7]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [7]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[8]_i_1 
       (.I0(ap_return_7_preg[8]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [8]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[9]_i_1 
       (.I0(ap_return_7_preg[9]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [9]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [16]),
        .Q(ap_return_7_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [17]),
        .Q(ap_return_7_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [18]),
        .Q(ap_return_7_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [19]),
        .Q(ap_return_7_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [20]),
        .Q(ap_return_7_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [21]),
        .Q(ap_return_7_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [22]),
        .Q(ap_return_7_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [23]),
        .Q(ap_return_7_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [24]),
        .Q(ap_return_7_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [25]),
        .Q(ap_return_7_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [26]),
        .Q(ap_return_7_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [27]),
        .Q(ap_return_7_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [28]),
        .Q(ap_return_7_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [29]),
        .Q(ap_return_7_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [30]),
        .Q(ap_return_7_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [31]),
        .Q(ap_return_7_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0008080888888888)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(shift_c_full_n),
        .I4(alpha_c_full_n),
        .I5(ap_start),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .O(ap_sync_Block_entry2_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0054FFFF)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1
       (.I0(ap_done_reg_i_3_n_9),
        .I1(Block_entry2_proc_U0_ap_start),
        .I2(ap_done_reg_reg_rep_0),
        .I3(ap_done_reg_i_2_n_9),
        .I4(ap_rst_n),
        .O(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_2
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(ap_done_reg_reg_rep_0),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(p_dstgx_cols_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_cols_channel));
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I1(ap_done_reg_reg_rep_0),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(p_dstgx_rows_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_rows_channel));
  LUT6 #(
    .INIT(64'h22202020A0A0A0A0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(shift_c_full_n),
        .I4(alpha_c_full_n),
        .I5(ap_start),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hA8888888)) 
    int_ap_start_i_2
       (.I0(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(shift_c_full_n),
        .I3(alpha_c_full_n),
        .I4(ap_start),
        .O(ap_sync_ready));
endmodule

(* ORIG_REF_NAME = "sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s
   (cmp_i_i603_i_reg_614,
    ap_enable_reg_pp0_iter1,
    Q,
    \trunc_ln311_reg_594_reg[0] ,
    \trunc_ln311_reg_594_reg[0]_0 ,
    D,
    \GradientValuesY_reg_741_reg[7] ,
    pop,
    mOutPtr18_out,
    \ap_CS_fsm_reg[1]_0 ,
    push,
    push_0,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    in_mat_data_empty_n,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \ap_CS_fsm_reg[8] ,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    in_mat_rows_c14_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \height_reg_73_reg[15]_0 ,
    \width_reg_68_reg[15]_0 );
  output cmp_i_i603_i_reg_614;
  output ap_enable_reg_pp0_iter1;
  output [0:0]Q;
  output \trunc_ln311_reg_594_reg[0] ;
  output \trunc_ln311_reg_594_reg[0]_0 ;
  output [7:0]D;
  output [7:0]\GradientValuesY_reg_741_reg[7] ;
  output pop;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output push;
  output push_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input in_mat_data_empty_n;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input \ap_CS_fsm_reg[8] ;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input in_mat_rows_c14_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input [15:0]\height_reg_73_reg[15]_0 ;
  input [15:0]\width_reg_68_reg[15]_0 ;

  wire [7:0]D;
  wire [7:0]\GradientValuesY_reg_741_reg[7] ;
  wire [0:0]Q;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_0;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_done_cache_i_1_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]d1;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57;
  wire \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2 ;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg ;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9;
  wire [15:0]height_reg_73;
  wire [15:0]\height_reg_73_reg[15]_0 ;
  wire icmp_ln366_fu_235_p2;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire mOutPtr18_out;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \ref_tmp_reg_770[7]_i_2_n_9 ;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire \trunc_ln311_reg_594_reg[0]_0 ;
  wire [15:0]width_reg_68;
  wire [15:0]\width_reg_68_reg[15]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_9));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1__0
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27),
        .I2(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ),
        .I3(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I4(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .I1(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg ),
        .I2(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__1_n_9));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46
       (.CO(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2 ),
        .D(D),
        .\GradientValuesY_reg_741_reg[7] (\GradientValuesY_reg_741_reg[7] ),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state2_0}),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[4]_0 (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_0(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_1(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_9),
        .ap_done_cache_reg_0(ap_done_cache_i_1__0_n_9),
        .ap_done_cache_reg_1(ap_done_cache_i_1__1_n_9),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter2_reg(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg ),
        .ap_loop_exit_ready_pp0_iter5_reg(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ),
        .ap_loop_init_int(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i603_i_reg_614_reg[0]_0 (cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0]_1 (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28),
        .\cmp_i_i603_i_reg_614_reg[0]_2 (height_reg_73),
        .d1(d1),
        .empty_n_reg(ap_NS_fsm),
        .grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9),
        .\height_reg_73_reg[13] (icmp_ln366_fu_235_p2),
        .\i_fu_76_reg[0] (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29),
        .\i_fu_76_reg[1] (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30),
        .\icmp_ln225_reg_682_reg[0] (width_reg_68),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .\ref_tmp1_reg_775_reg[0] (\ref_tmp_reg_770[7]_i_2_n_9 ),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .\trunc_ln311_reg_594_reg[0]_0 (\trunc_ln311_reg_594_reg[0] ),
        .\trunc_ln311_reg_594_reg[0]_1 (\trunc_ln311_reg_594_reg[0]_0 ),
        .\trunc_ln311_reg_594_reg[1]_0 (Q),
        .\width_reg_68_reg[14] (\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57),
        .Q(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2_0),
        .I1(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9));
  LUT6 #(
    .INIT(64'hCC4CFFFFCC4CCC4C)) 
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28),
        .I3(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2 ),
        .I4(icmp_ln366_fu_235_p2),
        .I5(ap_CS_fsm_state5),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9));
  LUT5 #(
    .INIT(32'hFFFFF070)) 
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30),
        .I2(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .I3(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I4(ap_CS_fsm_state7),
        .O(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9));
  FDRE \height_reg_73_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [0]),
        .Q(height_reg_73[0]),
        .R(1'b0));
  FDRE \height_reg_73_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [10]),
        .Q(height_reg_73[10]),
        .R(1'b0));
  FDRE \height_reg_73_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [11]),
        .Q(height_reg_73[11]),
        .R(1'b0));
  FDRE \height_reg_73_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [12]),
        .Q(height_reg_73[12]),
        .R(1'b0));
  FDRE \height_reg_73_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [13]),
        .Q(height_reg_73[13]),
        .R(1'b0));
  FDRE \height_reg_73_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [14]),
        .Q(height_reg_73[14]),
        .R(1'b0));
  FDRE \height_reg_73_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [15]),
        .Q(height_reg_73[15]),
        .R(1'b0));
  FDRE \height_reg_73_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [1]),
        .Q(height_reg_73[1]),
        .R(1'b0));
  FDRE \height_reg_73_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [2]),
        .Q(height_reg_73[2]),
        .R(1'b0));
  FDRE \height_reg_73_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [3]),
        .Q(height_reg_73[3]),
        .R(1'b0));
  FDRE \height_reg_73_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [4]),
        .Q(height_reg_73[4]),
        .R(1'b0));
  FDRE \height_reg_73_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [5]),
        .Q(height_reg_73[5]),
        .R(1'b0));
  FDRE \height_reg_73_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [6]),
        .Q(height_reg_73[6]),
        .R(1'b0));
  FDRE \height_reg_73_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [7]),
        .Q(height_reg_73[7]),
        .R(1'b0));
  FDRE \height_reg_73_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [8]),
        .Q(height_reg_73[8]),
        .R(1'b0));
  FDRE \height_reg_73_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [9]),
        .Q(height_reg_73[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ref_tmp_reg_770[7]_i_2 
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18),
        .O(\ref_tmp_reg_770[7]_i_2_n_9 ));
  FDRE \width_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [0]),
        .Q(width_reg_68[0]),
        .R(1'b0));
  FDRE \width_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [10]),
        .Q(width_reg_68[10]),
        .R(1'b0));
  FDRE \width_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [11]),
        .Q(width_reg_68[11]),
        .R(1'b0));
  FDRE \width_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [12]),
        .Q(width_reg_68[12]),
        .R(1'b0));
  FDRE \width_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [13]),
        .Q(width_reg_68[13]),
        .R(1'b0));
  FDRE \width_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [14]),
        .Q(width_reg_68[14]),
        .R(1'b0));
  FDRE \width_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [15]),
        .Q(width_reg_68[15]),
        .R(1'b0));
  FDRE \width_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [1]),
        .Q(width_reg_68[1]),
        .R(1'b0));
  FDRE \width_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [2]),
        .Q(width_reg_68[2]),
        .R(1'b0));
  FDRE \width_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [3]),
        .Q(width_reg_68[3]),
        .R(1'b0));
  FDRE \width_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [4]),
        .Q(width_reg_68[4]),
        .R(1'b0));
  FDRE \width_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [5]),
        .Q(width_reg_68[5]),
        .R(1'b0));
  FDRE \width_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [6]),
        .Q(width_reg_68[6]),
        .R(1'b0));
  FDRE \width_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [7]),
        .Q(width_reg_68[7]),
        .R(1'b0));
  FDRE \width_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [8]),
        .Q(width_reg_68[8]),
        .R(1'b0));
  FDRE \width_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [9]),
        .Q(width_reg_68[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop
   (empty_n_reg,
    p_dst_data_din,
    ap_enable_reg_pp0_iter1_reg_0,
    push,
    mOutPtr18_out,
    \ap_CS_fsm_reg[9] ,
    mOutPtr18_out_1,
    \ap_CS_fsm_reg[9]_0 ,
    D,
    temp_4_fu_317_p2,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    ap_clk,
    Q,
    p_dstgy_data_dout,
    p_dstgx_data_dout,
    p_reg_reg,
    ap_rst_n_inv,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    push_4,
    push_5,
    icmp_ln64_fu_109_p2_carry__0_0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    ap_rst_n,
    sel,
    mul_ln78_reg_194_reg_0,
    tmp_reg_384,
    mul_ln78_reg_194_reg_1,
    mul_ln78_reg_194_reg_2,
    mul_ln78_reg_194_reg_3,
    mul_ln78_reg_194_reg_4,
    mul_ln78_reg_194_reg_5,
    mul_ln78_reg_194_reg_6,
    mul_ln78_reg_194_reg_7,
    mul_ln78_reg_194_reg_8,
    mul_ln78_reg_194_reg_9,
    mul_ln78_reg_194_reg_10,
    mul_ln78_reg_194_reg_11,
    mul_ln78_reg_194_reg_12,
    mul_ln78_reg_194_reg_13,
    mul_ln78_reg_194_reg_14,
    mul_ln78_reg_194_reg_15,
    mul_ln78_reg_194_reg_16,
    mul_ln78_reg_194_reg_17,
    mul_ln78_reg_194_reg_18,
    mul_ln78_reg_194_reg_19,
    mul_ln78_reg_194_reg_20,
    mul_ln78_reg_194_reg_21,
    mul_ln78_reg_194_reg_22,
    mul_ln78_reg_194_reg_23,
    CO);
  output empty_n_reg;
  output [9:0]p_dst_data_din;
  output ap_enable_reg_pp0_iter1_reg_0;
  output push;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[9] ;
  output mOutPtr18_out_1;
  output \ap_CS_fsm_reg[9]_0 ;
  output [1:0]D;
  output [22:0]temp_4_fu_317_p2;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  input ap_clk;
  input [2:0]Q;
  input [7:0]p_dstgy_data_dout;
  input [7:0]p_dstgx_data_dout;
  input [23:0]p_reg_reg;
  input ap_rst_n_inv;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input push_4;
  input push_5;
  input [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input ap_rst_n;
  input sel;
  input [0:0]mul_ln78_reg_194_reg_0;
  input tmp_reg_384;
  input mul_ln78_reg_194_reg_1;
  input mul_ln78_reg_194_reg_2;
  input mul_ln78_reg_194_reg_3;
  input mul_ln78_reg_194_reg_4;
  input mul_ln78_reg_194_reg_5;
  input mul_ln78_reg_194_reg_6;
  input mul_ln78_reg_194_reg_7;
  input mul_ln78_reg_194_reg_8;
  input mul_ln78_reg_194_reg_9;
  input mul_ln78_reg_194_reg_10;
  input mul_ln78_reg_194_reg_11;
  input mul_ln78_reg_194_reg_12;
  input mul_ln78_reg_194_reg_13;
  input mul_ln78_reg_194_reg_14;
  input mul_ln78_reg_194_reg_15;
  input mul_ln78_reg_194_reg_16;
  input mul_ln78_reg_194_reg_17;
  input mul_ln78_reg_194_reg_18;
  input mul_ln78_reg_194_reg_19;
  input mul_ln78_reg_194_reg_20;
  input mul_ln78_reg_194_reg_21;
  input mul_ln78_reg_194_reg_22;
  input mul_ln78_reg_194_reg_23;
  input [0:0]CO;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [15:0]add_ln64_fu_115_p2;
  wire add_ln64_fu_115_p2_carry__0_n_10;
  wire add_ln64_fu_115_p2_carry__0_n_11;
  wire add_ln64_fu_115_p2_carry__0_n_12;
  wire add_ln64_fu_115_p2_carry__0_n_9;
  wire add_ln64_fu_115_p2_carry__1_n_10;
  wire add_ln64_fu_115_p2_carry__1_n_11;
  wire add_ln64_fu_115_p2_carry__1_n_12;
  wire add_ln64_fu_115_p2_carry__1_n_9;
  wire add_ln64_fu_115_p2_carry__2_n_11;
  wire add_ln64_fu_115_p2_carry__2_n_12;
  wire add_ln64_fu_115_p2_carry_n_10;
  wire add_ln64_fu_115_p2_carry_n_11;
  wire add_ln64_fu_115_p2_carry_n_12;
  wire add_ln64_fu_115_p2_carry_n_9;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire icmp_ln64_fu_109_p2;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  wire icmp_ln64_fu_109_p2_carry__0_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_10;
  wire icmp_ln64_fu_109_p2_carry_n_11;
  wire icmp_ln64_fu_109_p2_carry_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_9;
  wire j_fu_52;
  wire \j_fu_52_reg_n_9_[0] ;
  wire \j_fu_52_reg_n_9_[10] ;
  wire \j_fu_52_reg_n_9_[11] ;
  wire \j_fu_52_reg_n_9_[12] ;
  wire \j_fu_52_reg_n_9_[13] ;
  wire \j_fu_52_reg_n_9_[14] ;
  wire \j_fu_52_reg_n_9_[15] ;
  wire \j_fu_52_reg_n_9_[1] ;
  wire \j_fu_52_reg_n_9_[2] ;
  wire \j_fu_52_reg_n_9_[3] ;
  wire \j_fu_52_reg_n_9_[4] ;
  wire \j_fu_52_reg_n_9_[5] ;
  wire \j_fu_52_reg_n_9_[6] ;
  wire \j_fu_52_reg_n_9_[7] ;
  wire \j_fu_52_reg_n_9_[8] ;
  wire \j_fu_52_reg_n_9_[9] ;
  wire mOutPtr18_out;
  wire mOutPtr18_out_1;
  wire [0:0]mul_ln78_reg_194_reg_0;
  wire mul_ln78_reg_194_reg_1;
  wire mul_ln78_reg_194_reg_10;
  wire mul_ln78_reg_194_reg_11;
  wire mul_ln78_reg_194_reg_12;
  wire mul_ln78_reg_194_reg_13;
  wire mul_ln78_reg_194_reg_14;
  wire mul_ln78_reg_194_reg_15;
  wire mul_ln78_reg_194_reg_16;
  wire mul_ln78_reg_194_reg_17;
  wire mul_ln78_reg_194_reg_18;
  wire mul_ln78_reg_194_reg_19;
  wire mul_ln78_reg_194_reg_2;
  wire mul_ln78_reg_194_reg_20;
  wire mul_ln78_reg_194_reg_21;
  wire mul_ln78_reg_194_reg_22;
  wire mul_ln78_reg_194_reg_23;
  wire mul_ln78_reg_194_reg_3;
  wire mul_ln78_reg_194_reg_4;
  wire mul_ln78_reg_194_reg_5;
  wire mul_ln78_reg_194_reg_6;
  wire mul_ln78_reg_194_reg_7;
  wire mul_ln78_reg_194_reg_8;
  wire mul_ln78_reg_194_reg_9;
  wire mul_ln78_reg_194_reg_i_11_n_10;
  wire mul_ln78_reg_194_reg_i_11_n_11;
  wire mul_ln78_reg_194_reg_i_11_n_12;
  wire mul_ln78_reg_194_reg_i_12_n_10;
  wire mul_ln78_reg_194_reg_i_12_n_11;
  wire mul_ln78_reg_194_reg_i_12_n_12;
  wire mul_ln78_reg_194_reg_i_12_n_9;
  wire mul_ln78_reg_194_reg_i_13_n_10;
  wire mul_ln78_reg_194_reg_i_13_n_11;
  wire mul_ln78_reg_194_reg_i_13_n_12;
  wire mul_ln78_reg_194_reg_i_13_n_9;
  wire mul_ln78_reg_194_reg_i_14_n_10;
  wire mul_ln78_reg_194_reg_i_14_n_11;
  wire mul_ln78_reg_194_reg_i_14_n_12;
  wire mul_ln78_reg_194_reg_i_14_n_9;
  wire mul_ln78_reg_194_reg_i_15_n_10;
  wire mul_ln78_reg_194_reg_i_15_n_11;
  wire mul_ln78_reg_194_reg_i_15_n_12;
  wire mul_ln78_reg_194_reg_i_15_n_9;
  wire mul_ln78_reg_194_reg_i_16_n_10;
  wire mul_ln78_reg_194_reg_i_16_n_11;
  wire mul_ln78_reg_194_reg_i_16_n_12;
  wire mul_ln78_reg_194_reg_i_16_n_9;
  wire mul_ln78_reg_194_reg_i_17_n_9;
  wire mul_ln78_reg_194_reg_i_18_n_9;
  wire mul_ln78_reg_194_reg_i_19_n_9;
  wire mul_ln78_reg_194_reg_i_20_n_9;
  wire mul_ln78_reg_194_reg_i_21_n_9;
  wire mul_ln78_reg_194_reg_i_22_n_9;
  wire mul_ln78_reg_194_reg_i_23_n_9;
  wire mul_ln78_reg_194_reg_i_24_n_9;
  wire mul_ln78_reg_194_reg_i_25_n_9;
  wire mul_ln78_reg_194_reg_i_26_n_9;
  wire mul_ln78_reg_194_reg_i_27_n_9;
  wire mul_ln78_reg_194_reg_i_28_n_9;
  wire mul_ln78_reg_194_reg_i_29_n_9;
  wire mul_ln78_reg_194_reg_i_30_n_9;
  wire mul_ln78_reg_194_reg_i_31_n_9;
  wire mul_ln78_reg_194_reg_i_32_n_9;
  wire mul_ln78_reg_194_reg_i_33_n_9;
  wire mul_ln78_reg_194_reg_i_34_n_9;
  wire mul_ln78_reg_194_reg_i_35_n_9;
  wire mul_ln78_reg_194_reg_i_36_n_9;
  wire mul_ln78_reg_194_reg_i_37_n_9;
  wire mul_ln78_reg_194_reg_i_38_n_9;
  wire mul_ln78_reg_194_reg_i_39_n_9;
  wire mul_ln78_reg_194_reg_i_40_n_9;
  wire mul_ln78_reg_194_reg_n_100;
  wire mul_ln78_reg_194_reg_n_101;
  wire mul_ln78_reg_194_reg_n_102;
  wire mul_ln78_reg_194_reg_n_103;
  wire mul_ln78_reg_194_reg_n_104;
  wire mul_ln78_reg_194_reg_n_105;
  wire mul_ln78_reg_194_reg_n_106;
  wire mul_ln78_reg_194_reg_n_107;
  wire mul_ln78_reg_194_reg_n_108;
  wire mul_ln78_reg_194_reg_n_109;
  wire mul_ln78_reg_194_reg_n_110;
  wire mul_ln78_reg_194_reg_n_111;
  wire mul_ln78_reg_194_reg_n_112;
  wire mul_ln78_reg_194_reg_n_113;
  wire mul_ln78_reg_194_reg_n_114;
  wire mul_ln78_reg_194_reg_n_83;
  wire mul_ln78_reg_194_reg_n_84;
  wire mul_ln78_reg_194_reg_n_85;
  wire mul_ln78_reg_194_reg_n_86;
  wire mul_ln78_reg_194_reg_n_87;
  wire mul_ln78_reg_194_reg_n_88;
  wire mul_ln78_reg_194_reg_n_89;
  wire mul_ln78_reg_194_reg_n_90;
  wire mul_ln78_reg_194_reg_n_91;
  wire mul_ln78_reg_194_reg_n_92;
  wire mul_ln78_reg_194_reg_n_93;
  wire mul_ln78_reg_194_reg_n_94;
  wire mul_ln78_reg_194_reg_n_95;
  wire mul_ln78_reg_194_reg_n_96;
  wire mul_ln78_reg_194_reg_n_97;
  wire mul_ln78_reg_194_reg_n_98;
  wire mul_ln78_reg_194_reg_n_99;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire [23:0]p_reg_reg;
  wire push;
  wire push_4;
  wire push_5;
  wire sel;
  wire [23:23]temp1_fu_334_p2;
  wire [22:0]temp_4_fu_317_p2;
  wire \temp_5_reg_429[12]_i_3_n_9 ;
  wire \temp_5_reg_429[12]_i_4_n_9 ;
  wire \temp_5_reg_429[12]_i_5_n_9 ;
  wire \temp_5_reg_429[12]_i_6_n_9 ;
  wire \temp_5_reg_429[16]_i_3_n_9 ;
  wire \temp_5_reg_429[16]_i_4_n_9 ;
  wire \temp_5_reg_429[16]_i_5_n_9 ;
  wire \temp_5_reg_429[16]_i_6_n_9 ;
  wire \temp_5_reg_429[20]_i_3_n_9 ;
  wire \temp_5_reg_429[20]_i_4_n_9 ;
  wire \temp_5_reg_429[20]_i_5_n_9 ;
  wire \temp_5_reg_429[20]_i_6_n_9 ;
  wire \temp_5_reg_429[23]_i_3_n_9 ;
  wire \temp_5_reg_429[23]_i_4_n_9 ;
  wire \temp_5_reg_429[23]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_3_n_9 ;
  wire \temp_5_reg_429[4]_i_4_n_9 ;
  wire \temp_5_reg_429[4]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_6_n_9 ;
  wire \temp_5_reg_429[4]_i_7_n_9 ;
  wire \temp_5_reg_429[8]_i_3_n_9 ;
  wire \temp_5_reg_429[8]_i_4_n_9 ;
  wire \temp_5_reg_429[8]_i_5_n_9 ;
  wire \temp_5_reg_429[8]_i_6_n_9 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[23]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[23]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_9 ;
  wire [22:0]temp_i_1_neg_fu_328_p2;
  wire [23:23]temp_i_1_neg_fu_328_p2__0;
  wire tmp_reg_384;
  wire [3:2]NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln78_reg_194_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_mul_ln78_reg_194_reg_i_11_CO_UNCONNECTED;
  wire [3:2]\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000888800000000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[2]),
        .I2(p_dstgx_data_empty_n),
        .I3(p_dstgy_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(p_dst_data_full_n),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry
       (.CI(1'b0),
        .CO({add_ln64_fu_115_p2_carry_n_9,add_ln64_fu_115_p2_carry_n_10,add_ln64_fu_115_p2_carry_n_11,add_ln64_fu_115_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[4:1]),
        .S(ap_sig_allocacmp_j_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__0
       (.CI(add_ln64_fu_115_p2_carry_n_9),
        .CO({add_ln64_fu_115_p2_carry__0_n_9,add_ln64_fu_115_p2_carry__0_n_10,add_ln64_fu_115_p2_carry__0_n_11,add_ln64_fu_115_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[8:5]),
        .S(ap_sig_allocacmp_j_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__1
       (.CI(add_ln64_fu_115_p2_carry__0_n_9),
        .CO({add_ln64_fu_115_p2_carry__1_n_9,add_ln64_fu_115_p2_carry__1_n_10,add_ln64_fu_115_p2_carry__1_n_11,add_ln64_fu_115_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[12:9]),
        .S(ap_sig_allocacmp_j_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__2
       (.CI(add_ln64_fu_115_p2_carry__1_n_9),
        .CO({NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED[3:2],add_ln64_fu_115_p2_carry__2_n_11,add_ln64_fu_115_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED[3],add_ln64_fu_115_p2[15:13]}),
        .S({1'b0,ap_sig_allocacmp_j_load[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\accumulateWeighted_0_2_2160_3840_1_2_2_2_U0/grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_n_reg),
        .CLK(ap_clk),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln64_fu_109_p2),
        .D(D),
        .E(j_fu_52),
        .Q({\j_fu_52_reg_n_9_[15] ,\j_fu_52_reg_n_9_[14] ,\j_fu_52_reg_n_9_[13] ,\j_fu_52_reg_n_9_[12] ,\j_fu_52_reg_n_9_[11] ,\j_fu_52_reg_n_9_[10] ,\j_fu_52_reg_n_9_[9] ,\j_fu_52_reg_n_9_[8] ,\j_fu_52_reg_n_9_[7] ,\j_fu_52_reg_n_9_[6] ,\j_fu_52_reg_n_9_[5] ,\j_fu_52_reg_n_9_[4] ,\j_fu_52_reg_n_9_[3] ,\j_fu_52_reg_n_9_[2] ,\j_fu_52_reg_n_9_[1] ,\j_fu_52_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_15),
        .\ap_CS_fsm_reg[8] (Q),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(empty_n_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(add_ln64_fu_115_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(CO),
        .icmp_ln64_fu_109_p2_carry__0(icmp_ln64_fu_109_p2_carry__0_0),
        .\j_fu_52_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .sel(sel));
  CARRY4 icmp_ln64_fu_109_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln64_fu_109_p2_carry_n_9,icmp_ln64_fu_109_p2_carry_n_10,icmp_ln64_fu_109_p2_carry_n_11,icmp_ln64_fu_109_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}));
  CARRY4 icmp_ln64_fu_109_p2_carry__0
       (.CI(icmp_ln64_fu_109_p2_carry_n_9),
        .CO({NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln64_fu_109_p2,icmp_ln64_fu_109_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}));
  FDRE \j_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[0]),
        .Q(\j_fu_52_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[10]),
        .Q(\j_fu_52_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[11]),
        .Q(\j_fu_52_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[12]),
        .Q(\j_fu_52_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[13]),
        .Q(\j_fu_52_reg_n_9_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[14]),
        .Q(\j_fu_52_reg_n_9_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[15]),
        .Q(\j_fu_52_reg_n_9_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[1]),
        .Q(\j_fu_52_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[2]),
        .Q(\j_fu_52_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[3]),
        .Q(\j_fu_52_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[4]),
        .Q(\j_fu_52_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[5]),
        .Q(\j_fu_52_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[6]),
        .Q(\j_fu_52_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[7]),
        .Q(\j_fu_52_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[8]),
        .Q(\j_fu_52_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[9]),
        .Q(\j_fu_52_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgy_data_empty_n),
        .I4(push_4),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgx_data_empty_n),
        .I4(push_5),
        .O(\ap_CS_fsm_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgy_data_empty_n),
        .I4(push_4),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgx_data_empty_n),
        .I4(push_5),
        .O(mOutPtr18_out_1));
  sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1 mac_muladd_24ns_8ns_32ns_33_4_1_U105
       (.P({mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .empty_n_reg(empty_n_reg),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(ap_enable_reg_pp0_iter1_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln78_reg_194_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp1_fu_334_p2,temp_i_1_neg_fu_328_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_dstgy_data_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(empty_n_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(empty_n_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(empty_n_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln78_reg_194_reg_P_UNCONNECTED[47:32],mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .PATTERNBDETECT(NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln78_reg_194_reg_i_10
       (.I0(temp_i_1_neg_fu_328_p2__0),
        .O(temp1_fu_334_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_11
       (.CI(mul_ln78_reg_194_reg_i_12_n_9),
        .CO({NLW_mul_ln78_reg_194_reg_i_11_CO_UNCONNECTED[3],mul_ln78_reg_194_reg_i_11_n_10,mul_ln78_reg_194_reg_i_11_n_11,mul_ln78_reg_194_reg_i_11_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({temp_i_1_neg_fu_328_p2__0,temp_i_1_neg_fu_328_p2[22:20]}),
        .S({mul_ln78_reg_194_reg_i_17_n_9,mul_ln78_reg_194_reg_i_18_n_9,mul_ln78_reg_194_reg_i_19_n_9,mul_ln78_reg_194_reg_i_20_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_12
       (.CI(mul_ln78_reg_194_reg_i_13_n_9),
        .CO({mul_ln78_reg_194_reg_i_12_n_9,mul_ln78_reg_194_reg_i_12_n_10,mul_ln78_reg_194_reg_i_12_n_11,mul_ln78_reg_194_reg_i_12_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[19:16]),
        .S({mul_ln78_reg_194_reg_i_21_n_9,mul_ln78_reg_194_reg_i_22_n_9,mul_ln78_reg_194_reg_i_23_n_9,mul_ln78_reg_194_reg_i_24_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_13
       (.CI(mul_ln78_reg_194_reg_i_14_n_9),
        .CO({mul_ln78_reg_194_reg_i_13_n_9,mul_ln78_reg_194_reg_i_13_n_10,mul_ln78_reg_194_reg_i_13_n_11,mul_ln78_reg_194_reg_i_13_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[15:12]),
        .S({mul_ln78_reg_194_reg_i_25_n_9,mul_ln78_reg_194_reg_i_26_n_9,mul_ln78_reg_194_reg_i_27_n_9,mul_ln78_reg_194_reg_i_28_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_14
       (.CI(mul_ln78_reg_194_reg_i_15_n_9),
        .CO({mul_ln78_reg_194_reg_i_14_n_9,mul_ln78_reg_194_reg_i_14_n_10,mul_ln78_reg_194_reg_i_14_n_11,mul_ln78_reg_194_reg_i_14_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[11:8]),
        .S({mul_ln78_reg_194_reg_i_29_n_9,mul_ln78_reg_194_reg_i_30_n_9,mul_ln78_reg_194_reg_i_31_n_9,mul_ln78_reg_194_reg_i_32_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_15
       (.CI(mul_ln78_reg_194_reg_i_16_n_9),
        .CO({mul_ln78_reg_194_reg_i_15_n_9,mul_ln78_reg_194_reg_i_15_n_10,mul_ln78_reg_194_reg_i_15_n_11,mul_ln78_reg_194_reg_i_15_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[7:4]),
        .S({mul_ln78_reg_194_reg_i_33_n_9,mul_ln78_reg_194_reg_i_34_n_9,mul_ln78_reg_194_reg_i_35_n_9,mul_ln78_reg_194_reg_i_36_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_16
       (.CI(1'b0),
        .CO({mul_ln78_reg_194_reg_i_16_n_9,mul_ln78_reg_194_reg_i_16_n_10,mul_ln78_reg_194_reg_i_16_n_11,mul_ln78_reg_194_reg_i_16_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(temp_i_1_neg_fu_328_p2[3:0]),
        .S({mul_ln78_reg_194_reg_i_37_n_9,mul_ln78_reg_194_reg_i_38_n_9,mul_ln78_reg_194_reg_i_39_n_9,mul_ln78_reg_194_reg_i_40_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_17
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_23),
        .I2(temp_4_fu_317_p2[22]),
        .O(mul_ln78_reg_194_reg_i_17_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_18
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_22),
        .I2(temp_4_fu_317_p2[21]),
        .O(mul_ln78_reg_194_reg_i_18_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_19
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_21),
        .I2(temp_4_fu_317_p2[20]),
        .O(mul_ln78_reg_194_reg_i_19_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_20
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_20),
        .I2(temp_4_fu_317_p2[19]),
        .O(mul_ln78_reg_194_reg_i_20_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_21
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_19),
        .I2(temp_4_fu_317_p2[18]),
        .O(mul_ln78_reg_194_reg_i_21_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_22
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_18),
        .I2(temp_4_fu_317_p2[17]),
        .O(mul_ln78_reg_194_reg_i_22_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_23
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_17),
        .I2(temp_4_fu_317_p2[16]),
        .O(mul_ln78_reg_194_reg_i_23_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_24
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_16),
        .I2(temp_4_fu_317_p2[15]),
        .O(mul_ln78_reg_194_reg_i_24_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_25
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_15),
        .I2(temp_4_fu_317_p2[14]),
        .O(mul_ln78_reg_194_reg_i_25_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_26
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_14),
        .I2(temp_4_fu_317_p2[13]),
        .O(mul_ln78_reg_194_reg_i_26_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_27
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_13),
        .I2(temp_4_fu_317_p2[12]),
        .O(mul_ln78_reg_194_reg_i_27_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_28
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_12),
        .I2(temp_4_fu_317_p2[11]),
        .O(mul_ln78_reg_194_reg_i_28_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_29
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_11),
        .I2(temp_4_fu_317_p2[10]),
        .O(mul_ln78_reg_194_reg_i_29_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_30
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_10),
        .I2(temp_4_fu_317_p2[9]),
        .O(mul_ln78_reg_194_reg_i_30_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_31
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_9),
        .I2(temp_4_fu_317_p2[8]),
        .O(mul_ln78_reg_194_reg_i_31_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_32
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_8),
        .I2(temp_4_fu_317_p2[7]),
        .O(mul_ln78_reg_194_reg_i_32_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_33
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_7),
        .I2(temp_4_fu_317_p2[6]),
        .O(mul_ln78_reg_194_reg_i_33_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_34
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_6),
        .I2(temp_4_fu_317_p2[5]),
        .O(mul_ln78_reg_194_reg_i_34_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_35
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_5),
        .I2(temp_4_fu_317_p2[4]),
        .O(mul_ln78_reg_194_reg_i_35_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_36
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_4),
        .I2(temp_4_fu_317_p2[3]),
        .O(mul_ln78_reg_194_reg_i_36_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_37
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_3),
        .I2(temp_4_fu_317_p2[2]),
        .O(mul_ln78_reg_194_reg_i_37_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_38
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_2),
        .I2(temp_4_fu_317_p2[1]),
        .O(mul_ln78_reg_194_reg_i_38_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_39
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_1),
        .I2(temp_4_fu_317_p2[0]),
        .O(mul_ln78_reg_194_reg_i_39_n_9));
  LUT1 #(
    .INIT(2'h2)) 
    mul_ln78_reg_194_reg_i_40
       (.I0(mul_ln78_reg_194_reg_0),
        .O(mul_ln78_reg_194_reg_i_40_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_3 
       (.I0(mul_ln78_reg_194_reg_12),
        .O(\temp_5_reg_429[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_4 
       (.I0(mul_ln78_reg_194_reg_11),
        .O(\temp_5_reg_429[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_5 
       (.I0(mul_ln78_reg_194_reg_10),
        .O(\temp_5_reg_429[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_6 
       (.I0(mul_ln78_reg_194_reg_9),
        .O(\temp_5_reg_429[12]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_3 
       (.I0(mul_ln78_reg_194_reg_16),
        .O(\temp_5_reg_429[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_4 
       (.I0(mul_ln78_reg_194_reg_15),
        .O(\temp_5_reg_429[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_5 
       (.I0(mul_ln78_reg_194_reg_14),
        .O(\temp_5_reg_429[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_6 
       (.I0(mul_ln78_reg_194_reg_13),
        .O(\temp_5_reg_429[16]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_3 
       (.I0(mul_ln78_reg_194_reg_20),
        .O(\temp_5_reg_429[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_4 
       (.I0(mul_ln78_reg_194_reg_19),
        .O(\temp_5_reg_429[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_5 
       (.I0(mul_ln78_reg_194_reg_18),
        .O(\temp_5_reg_429[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_6 
       (.I0(mul_ln78_reg_194_reg_17),
        .O(\temp_5_reg_429[20]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_3 
       (.I0(mul_ln78_reg_194_reg_23),
        .O(\temp_5_reg_429[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_4 
       (.I0(mul_ln78_reg_194_reg_22),
        .O(\temp_5_reg_429[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_5 
       (.I0(mul_ln78_reg_194_reg_21),
        .O(\temp_5_reg_429[23]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_3 
       (.I0(mul_ln78_reg_194_reg_0),
        .O(\temp_5_reg_429[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_4 
       (.I0(mul_ln78_reg_194_reg_4),
        .O(\temp_5_reg_429[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_5 
       (.I0(mul_ln78_reg_194_reg_3),
        .O(\temp_5_reg_429[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_6 
       (.I0(mul_ln78_reg_194_reg_2),
        .O(\temp_5_reg_429[4]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_7 
       (.I0(mul_ln78_reg_194_reg_1),
        .O(\temp_5_reg_429[4]_i_7_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_3 
       (.I0(mul_ln78_reg_194_reg_8),
        .O(\temp_5_reg_429[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_4 
       (.I0(mul_ln78_reg_194_reg_7),
        .O(\temp_5_reg_429[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_5 
       (.I0(mul_ln78_reg_194_reg_6),
        .O(\temp_5_reg_429[8]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_6 
       (.I0(mul_ln78_reg_194_reg_5),
        .O(\temp_5_reg_429[8]_i_6_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[12]_i_2 
       (.CI(\temp_5_reg_429_reg[8]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[12]_i_2_n_9 ,\temp_5_reg_429_reg[12]_i_2_n_10 ,\temp_5_reg_429_reg[12]_i_2_n_11 ,\temp_5_reg_429_reg[12]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[11:8]),
        .S({\temp_5_reg_429[12]_i_3_n_9 ,\temp_5_reg_429[12]_i_4_n_9 ,\temp_5_reg_429[12]_i_5_n_9 ,\temp_5_reg_429[12]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[16]_i_2 
       (.CI(\temp_5_reg_429_reg[12]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[16]_i_2_n_9 ,\temp_5_reg_429_reg[16]_i_2_n_10 ,\temp_5_reg_429_reg[16]_i_2_n_11 ,\temp_5_reg_429_reg[16]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[15:12]),
        .S({\temp_5_reg_429[16]_i_3_n_9 ,\temp_5_reg_429[16]_i_4_n_9 ,\temp_5_reg_429[16]_i_5_n_9 ,\temp_5_reg_429[16]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[20]_i_2 
       (.CI(\temp_5_reg_429_reg[16]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[20]_i_2_n_9 ,\temp_5_reg_429_reg[20]_i_2_n_10 ,\temp_5_reg_429_reg[20]_i_2_n_11 ,\temp_5_reg_429_reg[20]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[19:16]),
        .S({\temp_5_reg_429[20]_i_3_n_9 ,\temp_5_reg_429[20]_i_4_n_9 ,\temp_5_reg_429[20]_i_5_n_9 ,\temp_5_reg_429[20]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[23]_i_2 
       (.CI(\temp_5_reg_429_reg[20]_i_2_n_9 ),
        .CO({\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED [3:2],\temp_5_reg_429_reg[23]_i_2_n_11 ,\temp_5_reg_429_reg[23]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED [3],temp_4_fu_317_p2[22:20]}),
        .S({1'b0,\temp_5_reg_429[23]_i_3_n_9 ,\temp_5_reg_429[23]_i_4_n_9 ,\temp_5_reg_429[23]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\temp_5_reg_429_reg[4]_i_2_n_9 ,\temp_5_reg_429_reg[4]_i_2_n_10 ,\temp_5_reg_429_reg[4]_i_2_n_11 ,\temp_5_reg_429_reg[4]_i_2_n_12 }),
        .CYINIT(\temp_5_reg_429[4]_i_3_n_9 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[3:0]),
        .S({\temp_5_reg_429[4]_i_4_n_9 ,\temp_5_reg_429[4]_i_5_n_9 ,\temp_5_reg_429[4]_i_6_n_9 ,\temp_5_reg_429[4]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[8]_i_2 
       (.CI(\temp_5_reg_429_reg[4]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[8]_i_2_n_9 ,\temp_5_reg_429_reg[8]_i_2_n_10 ,\temp_5_reg_429_reg[8]_i_2_n_11 ,\temp_5_reg_429_reg[8]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[7:4]),
        .S({\temp_5_reg_429[8]_i_3_n_9 ,\temp_5_reg_429[8]_i_4_n_9 ,\temp_5_reg_429[8]_i_5_n_9 ,\temp_5_reg_429[8]_i_6_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s
   (ap_block_pp0_stage0_subdone,
    push,
    Q,
    ap_enable_reg_pp0_iter1,
    mOutPtr17_out,
    CO,
    \ap_CS_fsm_reg[8]_0 ,
    mOutPtr17_out_0,
    \ap_CS_fsm_reg[8]_1 ,
    mOutPtr18_out,
    \ap_CS_fsm_reg[9]_0 ,
    mOutPtr18_out_1,
    \ap_CS_fsm_reg[9]_1 ,
    p_dst_data_din,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
    ap_clk,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    p_dstgx_rows_channel_empty_n,
    push_2,
    p_dstgx_cols_channel_empty_n,
    push_3,
    push_4,
    push_5,
    ap_rst_n_inv,
    p_dstgy_data_dout,
    p_dstgx_data_dout,
    out,
    if_dout,
    \trunc_ln119_reg_424_reg[15]_0 ,
    ap_rst_n,
    alpha_c_empty_n);
  output ap_block_pp0_stage0_subdone;
  output push;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter1;
  output mOutPtr17_out;
  output [0:0]CO;
  output \ap_CS_fsm_reg[8]_0 ;
  output mOutPtr17_out_0;
  output \ap_CS_fsm_reg[8]_1 ;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[9]_0 ;
  output mOutPtr18_out_1;
  output \ap_CS_fsm_reg[9]_1 ;
  output [9:0]p_dst_data_din;
  output accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  output accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  input ap_clk;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input p_dstgx_rows_channel_empty_n;
  input push_2;
  input p_dstgx_cols_channel_empty_n;
  input push_3;
  input push_4;
  input push_5;
  input ap_rst_n_inv;
  input [7:0]p_dstgy_data_dout;
  input [7:0]p_dstgx_data_dout;
  input [15:0]out;
  input [31:0]if_dout;
  input [15:0]\trunc_ln119_reg_424_reg[15]_0 ;
  input ap_rst_n;
  input alpha_c_empty_n;

  wire [0:0]CO;
  wire [2:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire alpha_c_empty_n;
  wire [31:0]alpha_read_reg_374;
  wire \ap_CS_fsm[0]_i_10__0_n_9 ;
  wire \ap_CS_fsm[0]_i_11__0_n_9 ;
  wire \ap_CS_fsm[0]_i_12__0_n_9 ;
  wire \ap_CS_fsm[0]_i_13__0_n_9 ;
  wire \ap_CS_fsm[0]_i_14__0_n_9 ;
  wire \ap_CS_fsm[0]_i_15__0_n_9 ;
  wire \ap_CS_fsm[0]_i_16__0_n_9 ;
  wire \ap_CS_fsm[0]_i_17__0_n_9 ;
  wire \ap_CS_fsm[0]_i_18__0_n_9 ;
  wire \ap_CS_fsm[0]_i_19_n_9 ;
  wire \ap_CS_fsm[0]_i_4__0_n_9 ;
  wire \ap_CS_fsm[0]_i_5__0_n_9 ;
  wire \ap_CS_fsm[0]_i_6__0_n_9 ;
  wire \ap_CS_fsm[0]_i_7_n_9 ;
  wire \ap_CS_fsm[0]_i_8__0_n_9 ;
  wire \ap_CS_fsm[0]_i_9__0_n_9 ;
  wire \ap_CS_fsm[1]_i_2__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_9 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg_n_9_[1] ;
  wire \ap_CS_fsm_reg_n_9_[2] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]empty_reg_439;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51;
  wire \i_fu_88[0]_i_3_n_9 ;
  wire [12:0]i_fu_88_reg;
  wire \i_fu_88_reg[0]_i_2_n_10 ;
  wire \i_fu_88_reg[0]_i_2_n_11 ;
  wire \i_fu_88_reg[0]_i_2_n_12 ;
  wire \i_fu_88_reg[0]_i_2_n_13 ;
  wire \i_fu_88_reg[0]_i_2_n_14 ;
  wire \i_fu_88_reg[0]_i_2_n_15 ;
  wire \i_fu_88_reg[0]_i_2_n_16 ;
  wire \i_fu_88_reg[0]_i_2_n_9 ;
  wire \i_fu_88_reg[12]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_10 ;
  wire \i_fu_88_reg[4]_i_1_n_11 ;
  wire \i_fu_88_reg[4]_i_1_n_12 ;
  wire \i_fu_88_reg[4]_i_1_n_13 ;
  wire \i_fu_88_reg[4]_i_1_n_14 ;
  wire \i_fu_88_reg[4]_i_1_n_15 ;
  wire \i_fu_88_reg[4]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_9 ;
  wire \i_fu_88_reg[8]_i_1_n_10 ;
  wire \i_fu_88_reg[8]_i_1_n_11 ;
  wire \i_fu_88_reg[8]_i_1_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_13 ;
  wire \i_fu_88_reg[8]_i_1_n_14 ;
  wire \i_fu_88_reg[8]_i_1_n_15 ;
  wire \i_fu_88_reg[8]_i_1_n_16 ;
  wire \i_fu_88_reg[8]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_2_n_9 ;
  wire \icmp_ln295_1_reg_412_reg_n_9_[0] ;
  wire \icmp_ln295_reg_394[0]_i_10_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_1_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_2_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_3_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_4_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_5_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_6_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_7_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_8_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_9_n_9 ;
  wire \icmp_ln295_reg_394_reg_n_9_[0] ;
  wire [31:0]if_dout;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire mOutPtr18_out;
  wire mOutPtr18_out_1;
  wire [15:0]out;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire p_dstgx_cols_channel_empty_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire push;
  wire push_2;
  wire push_3;
  wire push_4;
  wire push_5;
  wire [31:0]r_tdata;
  wire [8:0]sub_ln295_reg_400;
  wire \sub_ln295_reg_400[1]_i_1_n_9 ;
  wire \sub_ln295_reg_400[2]_i_1_n_9 ;
  wire \sub_ln295_reg_400[3]_i_1_n_9 ;
  wire \sub_ln295_reg_400[4]_i_1_n_9 ;
  wire \sub_ln295_reg_400[5]_i_1_n_9 ;
  wire \sub_ln295_reg_400[6]_i_1_n_9 ;
  wire \sub_ln295_reg_400[7]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_2_n_9 ;
  wire [22:0]temp_3_fu_305_p3;
  wire [23:23]temp_3_reg_418;
  wire \temp_3_reg_418[0]_i_10_n_9 ;
  wire \temp_3_reg_418[0]_i_11_n_9 ;
  wire \temp_3_reg_418[0]_i_12_n_9 ;
  wire \temp_3_reg_418[0]_i_13_n_9 ;
  wire \temp_3_reg_418[0]_i_2_n_9 ;
  wire \temp_3_reg_418[0]_i_3_n_9 ;
  wire \temp_3_reg_418[0]_i_4_n_9 ;
  wire \temp_3_reg_418[0]_i_5_n_9 ;
  wire \temp_3_reg_418[0]_i_6_n_9 ;
  wire \temp_3_reg_418[0]_i_7_n_9 ;
  wire \temp_3_reg_418[0]_i_8_n_9 ;
  wire \temp_3_reg_418[0]_i_9_n_9 ;
  wire \temp_3_reg_418[10]_i_2_n_9 ;
  wire \temp_3_reg_418[10]_i_3_n_9 ;
  wire \temp_3_reg_418[10]_i_4_n_9 ;
  wire \temp_3_reg_418[10]_i_5_n_9 ;
  wire \temp_3_reg_418[10]_i_6_n_9 ;
  wire \temp_3_reg_418[10]_i_7_n_9 ;
  wire \temp_3_reg_418[11]_i_2_n_9 ;
  wire \temp_3_reg_418[11]_i_3_n_9 ;
  wire \temp_3_reg_418[11]_i_4_n_9 ;
  wire \temp_3_reg_418[11]_i_5_n_9 ;
  wire \temp_3_reg_418[11]_i_6_n_9 ;
  wire \temp_3_reg_418[12]_i_2_n_9 ;
  wire \temp_3_reg_418[12]_i_3_n_9 ;
  wire \temp_3_reg_418[12]_i_4_n_9 ;
  wire \temp_3_reg_418[12]_i_5_n_9 ;
  wire \temp_3_reg_418[12]_i_6_n_9 ;
  wire \temp_3_reg_418[13]_i_2_n_9 ;
  wire \temp_3_reg_418[13]_i_3_n_9 ;
  wire \temp_3_reg_418[13]_i_4_n_9 ;
  wire \temp_3_reg_418[13]_i_5_n_9 ;
  wire \temp_3_reg_418[13]_i_6_n_9 ;
  wire \temp_3_reg_418[14]_i_2_n_9 ;
  wire \temp_3_reg_418[14]_i_3_n_9 ;
  wire \temp_3_reg_418[14]_i_4_n_9 ;
  wire \temp_3_reg_418[14]_i_5_n_9 ;
  wire \temp_3_reg_418[14]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_2_n_9 ;
  wire \temp_3_reg_418[15]_i_3_n_9 ;
  wire \temp_3_reg_418[15]_i_4_n_9 ;
  wire \temp_3_reg_418[15]_i_5_n_9 ;
  wire \temp_3_reg_418[15]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_7_n_9 ;
  wire \temp_3_reg_418[16]_i_2_n_9 ;
  wire \temp_3_reg_418[16]_i_3_n_9 ;
  wire \temp_3_reg_418[16]_i_4_n_9 ;
  wire \temp_3_reg_418[16]_i_5_n_9 ;
  wire \temp_3_reg_418[16]_i_6_n_9 ;
  wire \temp_3_reg_418[16]_i_7_n_9 ;
  wire \temp_3_reg_418[17]_i_2_n_9 ;
  wire \temp_3_reg_418[17]_i_3_n_9 ;
  wire \temp_3_reg_418[17]_i_4_n_9 ;
  wire \temp_3_reg_418[17]_i_5_n_9 ;
  wire \temp_3_reg_418[17]_i_6_n_9 ;
  wire \temp_3_reg_418[17]_i_7_n_9 ;
  wire \temp_3_reg_418[18]_i_2_n_9 ;
  wire \temp_3_reg_418[18]_i_3_n_9 ;
  wire \temp_3_reg_418[18]_i_4_n_9 ;
  wire \temp_3_reg_418[18]_i_5_n_9 ;
  wire \temp_3_reg_418[18]_i_6_n_9 ;
  wire \temp_3_reg_418[18]_i_7_n_9 ;
  wire \temp_3_reg_418[19]_i_2_n_9 ;
  wire \temp_3_reg_418[19]_i_3_n_9 ;
  wire \temp_3_reg_418[19]_i_4_n_9 ;
  wire \temp_3_reg_418[19]_i_5_n_9 ;
  wire \temp_3_reg_418[1]_i_2_n_9 ;
  wire \temp_3_reg_418[1]_i_3_n_9 ;
  wire \temp_3_reg_418[20]_i_2_n_9 ;
  wire \temp_3_reg_418[20]_i_3_n_9 ;
  wire \temp_3_reg_418[20]_i_4_n_9 ;
  wire \temp_3_reg_418[20]_i_5_n_9 ;
  wire \temp_3_reg_418[20]_i_6_n_9 ;
  wire \temp_3_reg_418[21]_i_2_n_9 ;
  wire \temp_3_reg_418[21]_i_3_n_9 ;
  wire \temp_3_reg_418[21]_i_4_n_9 ;
  wire \temp_3_reg_418[21]_i_5_n_9 ;
  wire \temp_3_reg_418[22]_i_10_n_9 ;
  wire \temp_3_reg_418[22]_i_11_n_9 ;
  wire \temp_3_reg_418[22]_i_12_n_9 ;
  wire \temp_3_reg_418[22]_i_13_n_9 ;
  wire \temp_3_reg_418[22]_i_14_n_9 ;
  wire \temp_3_reg_418[22]_i_15_n_9 ;
  wire \temp_3_reg_418[22]_i_16_n_9 ;
  wire \temp_3_reg_418[22]_i_17_n_9 ;
  wire \temp_3_reg_418[22]_i_18_n_9 ;
  wire \temp_3_reg_418[22]_i_19_n_9 ;
  wire \temp_3_reg_418[22]_i_20_n_9 ;
  wire \temp_3_reg_418[22]_i_21_n_9 ;
  wire \temp_3_reg_418[22]_i_22_n_9 ;
  wire \temp_3_reg_418[22]_i_23_n_9 ;
  wire \temp_3_reg_418[22]_i_24_n_9 ;
  wire \temp_3_reg_418[22]_i_25_n_9 ;
  wire \temp_3_reg_418[22]_i_26_n_9 ;
  wire \temp_3_reg_418[22]_i_27_n_9 ;
  wire \temp_3_reg_418[22]_i_3_n_9 ;
  wire \temp_3_reg_418[22]_i_4_n_9 ;
  wire \temp_3_reg_418[22]_i_5_n_9 ;
  wire \temp_3_reg_418[22]_i_6_n_9 ;
  wire \temp_3_reg_418[22]_i_7_n_9 ;
  wire \temp_3_reg_418[22]_i_8_n_9 ;
  wire \temp_3_reg_418[22]_i_9_n_9 ;
  wire \temp_3_reg_418[23]_i_1_n_9 ;
  wire \temp_3_reg_418[23]_i_2_n_9 ;
  wire \temp_3_reg_418[23]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_2_n_9 ;
  wire \temp_3_reg_418[2]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_4_n_9 ;
  wire \temp_3_reg_418[3]_i_2_n_9 ;
  wire \temp_3_reg_418[3]_i_3_n_9 ;
  wire \temp_3_reg_418[3]_i_4_n_9 ;
  wire \temp_3_reg_418[4]_i_2_n_9 ;
  wire \temp_3_reg_418[4]_i_3_n_9 ;
  wire \temp_3_reg_418[4]_i_4_n_9 ;
  wire \temp_3_reg_418[4]_i_5_n_9 ;
  wire \temp_3_reg_418[5]_i_2_n_9 ;
  wire \temp_3_reg_418[5]_i_3_n_9 ;
  wire \temp_3_reg_418[5]_i_4_n_9 ;
  wire \temp_3_reg_418[5]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_2_n_9 ;
  wire \temp_3_reg_418[6]_i_3_n_9 ;
  wire \temp_3_reg_418[6]_i_4_n_9 ;
  wire \temp_3_reg_418[6]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_2_n_9 ;
  wire \temp_3_reg_418[7]_i_3_n_9 ;
  wire \temp_3_reg_418[7]_i_4_n_9 ;
  wire \temp_3_reg_418[7]_i_5_n_9 ;
  wire \temp_3_reg_418[7]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_7_n_9 ;
  wire \temp_3_reg_418[8]_i_2_n_9 ;
  wire \temp_3_reg_418[8]_i_3_n_9 ;
  wire \temp_3_reg_418[8]_i_4_n_9 ;
  wire \temp_3_reg_418[8]_i_5_n_9 ;
  wire \temp_3_reg_418[8]_i_6_n_9 ;
  wire \temp_3_reg_418[8]_i_7_n_9 ;
  wire \temp_3_reg_418[9]_i_2_n_9 ;
  wire \temp_3_reg_418[9]_i_3_n_9 ;
  wire \temp_3_reg_418[9]_i_4_n_9 ;
  wire \temp_3_reg_418[9]_i_5_n_9 ;
  wire \temp_3_reg_418[9]_i_6_n_9 ;
  wire \temp_3_reg_418[9]_i_7_n_9 ;
  wire \temp_3_reg_418_reg_n_9_[10] ;
  wire \temp_3_reg_418_reg_n_9_[11] ;
  wire \temp_3_reg_418_reg_n_9_[12] ;
  wire \temp_3_reg_418_reg_n_9_[13] ;
  wire \temp_3_reg_418_reg_n_9_[14] ;
  wire \temp_3_reg_418_reg_n_9_[15] ;
  wire \temp_3_reg_418_reg_n_9_[16] ;
  wire \temp_3_reg_418_reg_n_9_[17] ;
  wire \temp_3_reg_418_reg_n_9_[18] ;
  wire \temp_3_reg_418_reg_n_9_[19] ;
  wire \temp_3_reg_418_reg_n_9_[1] ;
  wire \temp_3_reg_418_reg_n_9_[20] ;
  wire \temp_3_reg_418_reg_n_9_[21] ;
  wire \temp_3_reg_418_reg_n_9_[22] ;
  wire \temp_3_reg_418_reg_n_9_[23] ;
  wire \temp_3_reg_418_reg_n_9_[2] ;
  wire \temp_3_reg_418_reg_n_9_[3] ;
  wire \temp_3_reg_418_reg_n_9_[4] ;
  wire \temp_3_reg_418_reg_n_9_[5] ;
  wire \temp_3_reg_418_reg_n_9_[6] ;
  wire \temp_3_reg_418_reg_n_9_[7] ;
  wire \temp_3_reg_418_reg_n_9_[8] ;
  wire \temp_3_reg_418_reg_n_9_[9] ;
  wire [23:1]temp_4_fu_317_p2;
  wire [23:0]temp_5_fu_322_p3;
  wire [23:0]temp_5_reg_429;
  wire [22:0]temp_fu_188_p3;
  wire tmp_reg_384;
  wire [15:0]trunc_ln119_reg_424;
  wire [15:0]\trunc_ln119_reg_424_reg[15]_0 ;
  wire \val_reg_379_reg_n_9_[0] ;
  wire \val_reg_379_reg_n_9_[10] ;
  wire \val_reg_379_reg_n_9_[11] ;
  wire \val_reg_379_reg_n_9_[12] ;
  wire \val_reg_379_reg_n_9_[13] ;
  wire \val_reg_379_reg_n_9_[14] ;
  wire \val_reg_379_reg_n_9_[15] ;
  wire \val_reg_379_reg_n_9_[16] ;
  wire \val_reg_379_reg_n_9_[17] ;
  wire \val_reg_379_reg_n_9_[18] ;
  wire \val_reg_379_reg_n_9_[19] ;
  wire \val_reg_379_reg_n_9_[1] ;
  wire \val_reg_379_reg_n_9_[20] ;
  wire \val_reg_379_reg_n_9_[21] ;
  wire \val_reg_379_reg_n_9_[22] ;
  wire \val_reg_379_reg_n_9_[23] ;
  wire \val_reg_379_reg_n_9_[24] ;
  wire \val_reg_379_reg_n_9_[25] ;
  wire \val_reg_379_reg_n_9_[26] ;
  wire \val_reg_379_reg_n_9_[27] ;
  wire \val_reg_379_reg_n_9_[28] ;
  wire \val_reg_379_reg_n_9_[29] ;
  wire \val_reg_379_reg_n_9_[2] ;
  wire \val_reg_379_reg_n_9_[30] ;
  wire \val_reg_379_reg_n_9_[31] ;
  wire \val_reg_379_reg_n_9_[3] ;
  wire \val_reg_379_reg_n_9_[4] ;
  wire \val_reg_379_reg_n_9_[5] ;
  wire \val_reg_379_reg_n_9_[6] ;
  wire \val_reg_379_reg_n_9_[7] ;
  wire \val_reg_379_reg_n_9_[8] ;
  wire \val_reg_379_reg_n_9_[9] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \alpha_read_reg_374[31]_i_1 
       (.I0(Q[0]),
        .I1(alpha_c_empty_n),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(p_dstgx_cols_channel_empty_n),
        .O(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \alpha_read_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[0]),
        .Q(alpha_read_reg_374[0]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[10]),
        .Q(alpha_read_reg_374[10]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[11]),
        .Q(alpha_read_reg_374[11]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[12]),
        .Q(alpha_read_reg_374[12]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[13]),
        .Q(alpha_read_reg_374[13]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[14]),
        .Q(alpha_read_reg_374[14]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[15]),
        .Q(alpha_read_reg_374[15]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[16] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[16]),
        .Q(alpha_read_reg_374[16]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[17] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[17]),
        .Q(alpha_read_reg_374[17]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[18] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[18]),
        .Q(alpha_read_reg_374[18]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[19] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[19]),
        .Q(alpha_read_reg_374[19]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[1]),
        .Q(alpha_read_reg_374[1]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[20] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[20]),
        .Q(alpha_read_reg_374[20]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[21] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[21]),
        .Q(alpha_read_reg_374[21]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[22] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[22]),
        .Q(alpha_read_reg_374[22]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[23] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[23]),
        .Q(alpha_read_reg_374[23]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[24] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[24]),
        .Q(alpha_read_reg_374[24]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[25] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[25]),
        .Q(alpha_read_reg_374[25]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[26] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[26]),
        .Q(alpha_read_reg_374[26]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[27] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[27]),
        .Q(alpha_read_reg_374[27]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[28] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[28]),
        .Q(alpha_read_reg_374[28]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[29] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[29]),
        .Q(alpha_read_reg_374[29]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[2]),
        .Q(alpha_read_reg_374[2]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[30] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[30]),
        .Q(alpha_read_reg_374[30]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[31] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[31]),
        .Q(alpha_read_reg_374[31]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[3]),
        .Q(alpha_read_reg_374[3]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[4]),
        .Q(alpha_read_reg_374[4]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[5]),
        .Q(alpha_read_reg_374[5]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[6]),
        .Q(alpha_read_reg_374[6]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[7]),
        .Q(alpha_read_reg_374[7]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[8]),
        .Q(alpha_read_reg_374[8]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[9]),
        .Q(alpha_read_reg_374[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_10__0 
       (.I0(i_fu_88_reg[11]),
        .I1(trunc_ln119_reg_424[11]),
        .I2(i_fu_88_reg[10]),
        .I3(trunc_ln119_reg_424[10]),
        .O(\ap_CS_fsm[0]_i_10__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_11__0 
       (.I0(i_fu_88_reg[9]),
        .I1(trunc_ln119_reg_424[9]),
        .I2(i_fu_88_reg[8]),
        .I3(trunc_ln119_reg_424[8]),
        .O(\ap_CS_fsm[0]_i_11__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_12__0 
       (.I0(trunc_ln119_reg_424[7]),
        .I1(i_fu_88_reg[7]),
        .I2(trunc_ln119_reg_424[6]),
        .I3(i_fu_88_reg[6]),
        .O(\ap_CS_fsm[0]_i_12__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_13__0 
       (.I0(trunc_ln119_reg_424[5]),
        .I1(i_fu_88_reg[5]),
        .I2(trunc_ln119_reg_424[4]),
        .I3(i_fu_88_reg[4]),
        .O(\ap_CS_fsm[0]_i_13__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_14__0 
       (.I0(trunc_ln119_reg_424[3]),
        .I1(i_fu_88_reg[3]),
        .I2(trunc_ln119_reg_424[2]),
        .I3(i_fu_88_reg[2]),
        .O(\ap_CS_fsm[0]_i_14__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_15__0 
       (.I0(trunc_ln119_reg_424[1]),
        .I1(i_fu_88_reg[1]),
        .I2(trunc_ln119_reg_424[0]),
        .I3(i_fu_88_reg[0]),
        .O(\ap_CS_fsm[0]_i_15__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_16__0 
       (.I0(i_fu_88_reg[7]),
        .I1(trunc_ln119_reg_424[7]),
        .I2(i_fu_88_reg[6]),
        .I3(trunc_ln119_reg_424[6]),
        .O(\ap_CS_fsm[0]_i_16__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_17__0 
       (.I0(i_fu_88_reg[5]),
        .I1(trunc_ln119_reg_424[5]),
        .I2(i_fu_88_reg[4]),
        .I3(trunc_ln119_reg_424[4]),
        .O(\ap_CS_fsm[0]_i_17__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_18__0 
       (.I0(i_fu_88_reg[3]),
        .I1(trunc_ln119_reg_424[3]),
        .I2(i_fu_88_reg[2]),
        .I3(trunc_ln119_reg_424[2]),
        .O(\ap_CS_fsm[0]_i_18__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_19 
       (.I0(i_fu_88_reg[1]),
        .I1(trunc_ln119_reg_424[1]),
        .I2(i_fu_88_reg[0]),
        .I3(trunc_ln119_reg_424[0]),
        .O(\ap_CS_fsm[0]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(p_dstgx_rows_channel_empty_n),
        .I4(alpha_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(trunc_ln119_reg_424[15]),
        .I1(trunc_ln119_reg_424[14]),
        .O(\ap_CS_fsm[0]_i_4__0_n_9 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_5__0 
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(\ap_CS_fsm[0]_i_5__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_6__0 
       (.I0(trunc_ln119_reg_424[11]),
        .I1(i_fu_88_reg[11]),
        .I2(trunc_ln119_reg_424[10]),
        .I3(i_fu_88_reg[10]),
        .O(\ap_CS_fsm[0]_i_6__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(trunc_ln119_reg_424[9]),
        .I1(i_fu_88_reg[9]),
        .I2(trunc_ln119_reg_424[8]),
        .I3(i_fu_88_reg[8]),
        .O(\ap_CS_fsm[0]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_8__0 
       (.I0(trunc_ln119_reg_424[14]),
        .I1(trunc_ln119_reg_424[15]),
        .O(\ap_CS_fsm[0]_i_8__0_n_9 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[0]_i_9__0 
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(\ap_CS_fsm[0]_i_9__0_n_9 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_9 ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_9_[1] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm_reg_n_9_[2] ),
        .I5(\ap_CS_fsm_reg_n_9_[3] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_2__0 
       (.CI(\ap_CS_fsm_reg[0]_i_3__0_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[0]_i_2__0_n_10 ,\ap_CS_fsm_reg[0]_i_2__0_n_11 ,\ap_CS_fsm_reg[0]_i_2__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_4__0_n_9 ,\ap_CS_fsm[0]_i_5__0_n_9 ,\ap_CS_fsm[0]_i_6__0_n_9 ,\ap_CS_fsm[0]_i_7_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_8__0_n_9 ,\ap_CS_fsm[0]_i_9__0_n_9 ,\ap_CS_fsm[0]_i_10__0_n_9 ,\ap_CS_fsm[0]_i_11__0_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[0]_i_3__0_n_9 ,\ap_CS_fsm_reg[0]_i_3__0_n_10 ,\ap_CS_fsm_reg[0]_i_3__0_n_11 ,\ap_CS_fsm_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_12__0_n_9 ,\ap_CS_fsm[0]_i_13__0_n_9 ,\ap_CS_fsm[0]_i_14__0_n_9 ,\ap_CS_fsm[0]_i_15__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_16__0_n_9 ,\ap_CS_fsm[0]_i_17__0_n_9 ,\ap_CS_fsm[0]_i_18__0_n_9 ,\ap_CS_fsm[0]_i_19_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[1] ),
        .Q(\ap_CS_fsm_reg_n_9_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[2] ),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \empty_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[0]),
        .Q(empty_reg_439[0]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[10]),
        .Q(empty_reg_439[10]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[11]),
        .Q(empty_reg_439[11]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[12]),
        .Q(empty_reg_439[12]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[13]),
        .Q(empty_reg_439[13]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[14]),
        .Q(empty_reg_439[14]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[15]),
        .Q(empty_reg_439[15]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[1]),
        .Q(empty_reg_439[1]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[2]),
        .Q(empty_reg_439[2]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[3]),
        .Q(empty_reg_439[3]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[4]),
        .Q(empty_reg_439[4]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[5]),
        .Q(empty_reg_439[5]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[6]),
        .Q(empty_reg_439[6]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[7]),
        .Q(empty_reg_439[7]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[8]),
        .Q(empty_reg_439[8]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[9]),
        .Q(empty_reg_439[9]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1 fmul_32ns_32ns_32_4_max_dsp_1_U114
       (.D(r_tdata),
        .Q(alpha_read_reg_374),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    full_n_i_2__5
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(push_2),
        .O(mOutPtr17_out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    full_n_i_2__6
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(push_3),
        .O(mOutPtr17_out_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_3__2
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(push_2),
        .O(\ap_CS_fsm_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_3__3
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(push_3),
        .O(\ap_CS_fsm_reg[8]_1 ));
  sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110
       (.CO(CO),
        .D(ap_NS_fsm[9:8]),
        .Q({Q[2:1],ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9]_0 ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(ap_block_pp0_stage0_subdone),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51),
        .icmp_ln64_fu_109_p2_carry__0_0(empty_reg_439),
        .mOutPtr18_out(mOutPtr18_out),
        .mOutPtr18_out_1(mOutPtr18_out_1),
        .mul_ln78_reg_194_reg_0(temp_5_fu_322_p3[0]),
        .mul_ln78_reg_194_reg_1(\temp_3_reg_418_reg_n_9_[1] ),
        .mul_ln78_reg_194_reg_10(\temp_3_reg_418_reg_n_9_[10] ),
        .mul_ln78_reg_194_reg_11(\temp_3_reg_418_reg_n_9_[11] ),
        .mul_ln78_reg_194_reg_12(\temp_3_reg_418_reg_n_9_[12] ),
        .mul_ln78_reg_194_reg_13(\temp_3_reg_418_reg_n_9_[13] ),
        .mul_ln78_reg_194_reg_14(\temp_3_reg_418_reg_n_9_[14] ),
        .mul_ln78_reg_194_reg_15(\temp_3_reg_418_reg_n_9_[15] ),
        .mul_ln78_reg_194_reg_16(\temp_3_reg_418_reg_n_9_[16] ),
        .mul_ln78_reg_194_reg_17(\temp_3_reg_418_reg_n_9_[17] ),
        .mul_ln78_reg_194_reg_18(\temp_3_reg_418_reg_n_9_[18] ),
        .mul_ln78_reg_194_reg_19(\temp_3_reg_418_reg_n_9_[19] ),
        .mul_ln78_reg_194_reg_2(\temp_3_reg_418_reg_n_9_[2] ),
        .mul_ln78_reg_194_reg_20(\temp_3_reg_418_reg_n_9_[20] ),
        .mul_ln78_reg_194_reg_21(\temp_3_reg_418_reg_n_9_[21] ),
        .mul_ln78_reg_194_reg_22(\temp_3_reg_418_reg_n_9_[22] ),
        .mul_ln78_reg_194_reg_23(\temp_3_reg_418_reg_n_9_[23] ),
        .mul_ln78_reg_194_reg_3(\temp_3_reg_418_reg_n_9_[3] ),
        .mul_ln78_reg_194_reg_4(\temp_3_reg_418_reg_n_9_[4] ),
        .mul_ln78_reg_194_reg_5(\temp_3_reg_418_reg_n_9_[5] ),
        .mul_ln78_reg_194_reg_6(\temp_3_reg_418_reg_n_9_[6] ),
        .mul_ln78_reg_194_reg_7(\temp_3_reg_418_reg_n_9_[7] ),
        .mul_ln78_reg_194_reg_8(\temp_3_reg_418_reg_n_9_[8] ),
        .mul_ln78_reg_194_reg_9(\temp_3_reg_418_reg_n_9_[9] ),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(temp_5_reg_429),
        .push(push),
        .push_4(push_4),
        .push_5(push_5),
        .sel(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .temp_4_fu_317_p2(temp_4_fu_317_p2),
        .tmp_reg_384(tmp_reg_384));
  FDRE #(
    .INIT(1'b0)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51),
        .Q(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_88[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_3 
       (.I0(i_fu_88_reg[0]),
        .O(\i_fu_88[0]_i_3_n_9 ));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_16 ),
        .Q(i_fu_88_reg[0]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_88_reg[0]_i_2_n_9 ,\i_fu_88_reg[0]_i_2_n_10 ,\i_fu_88_reg[0]_i_2_n_11 ,\i_fu_88_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_88_reg[0]_i_2_n_13 ,\i_fu_88_reg[0]_i_2_n_14 ,\i_fu_88_reg[0]_i_2_n_15 ,\i_fu_88_reg[0]_i_2_n_16 }),
        .S({i_fu_88_reg[3:1],\i_fu_88[0]_i_3_n_9 }));
  FDRE \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_14 ),
        .Q(i_fu_88_reg[10]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_13 ),
        .Q(i_fu_88_reg[11]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[12]_i_1_n_16 ),
        .Q(i_fu_88_reg[12]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[12]_i_1 
       (.CI(\i_fu_88_reg[8]_i_1_n_9 ),
        .CO(\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED [3:1],\i_fu_88_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,i_fu_88_reg[12]}));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_15 ),
        .Q(i_fu_88_reg[1]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_14 ),
        .Q(i_fu_88_reg[2]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_13 ),
        .Q(i_fu_88_reg[3]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_16 ),
        .Q(i_fu_88_reg[4]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[4]_i_1 
       (.CI(\i_fu_88_reg[0]_i_2_n_9 ),
        .CO({\i_fu_88_reg[4]_i_1_n_9 ,\i_fu_88_reg[4]_i_1_n_10 ,\i_fu_88_reg[4]_i_1_n_11 ,\i_fu_88_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[4]_i_1_n_13 ,\i_fu_88_reg[4]_i_1_n_14 ,\i_fu_88_reg[4]_i_1_n_15 ,\i_fu_88_reg[4]_i_1_n_16 }),
        .S(i_fu_88_reg[7:4]));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_15 ),
        .Q(i_fu_88_reg[5]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_14 ),
        .Q(i_fu_88_reg[6]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_13 ),
        .Q(i_fu_88_reg[7]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_16 ),
        .Q(i_fu_88_reg[8]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[8]_i_1 
       (.CI(\i_fu_88_reg[4]_i_1_n_9 ),
        .CO({\i_fu_88_reg[8]_i_1_n_9 ,\i_fu_88_reg[8]_i_1_n_10 ,\i_fu_88_reg[8]_i_1_n_11 ,\i_fu_88_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[8]_i_1_n_13 ,\i_fu_88_reg[8]_i_1_n_14 ,\i_fu_88_reg[8]_i_1_n_15 ,\i_fu_88_reg[8]_i_1_n_16 }),
        .S(i_fu_88_reg[11:8]));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_15 ),
        .Q(i_fu_88_reg[9]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \icmp_ln295_1_reg_412[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(\icmp_ln295_1_reg_412[0]_i_2_n_9 ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .I4(\val_reg_379_reg_n_9_[30] ),
        .I5(\val_reg_379_reg_n_9_[25] ),
        .O(\icmp_ln295_1_reg_412[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \icmp_ln295_1_reg_412[0]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .I2(\val_reg_379_reg_n_9_[24] ),
        .I3(\val_reg_379_reg_n_9_[27] ),
        .I4(\val_reg_379_reg_n_9_[28] ),
        .I5(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_1_reg_412[0]_i_2_n_9 ));
  FDRE \icmp_ln295_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_1_reg_412[0]_i_1_n_9 ),
        .Q(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \icmp_ln295_reg_394[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I2(\icmp_ln295_reg_394[0]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394[0]_i_3_n_9 ),
        .I4(\icmp_ln295_reg_394[0]_i_4_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_5_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_10 
       (.I0(\val_reg_379_reg_n_9_[10] ),
        .I1(\val_reg_379_reg_n_9_[11] ),
        .I2(\val_reg_379_reg_n_9_[16] ),
        .I3(\val_reg_379_reg_n_9_[3] ),
        .O(\icmp_ln295_reg_394[0]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_2 
       (.I0(\val_reg_379_reg_n_9_[14] ),
        .I1(\val_reg_379_reg_n_9_[18] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[15] ),
        .I4(\icmp_ln295_reg_394[0]_i_6_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_7_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_3 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\val_reg_379_reg_n_9_[6] ),
        .I2(\val_reg_379_reg_n_9_[27] ),
        .I3(\val_reg_379_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394[0]_i_8_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln295_reg_394[0]_i_4 
       (.I0(\val_reg_379_reg_n_9_[12] ),
        .I1(\val_reg_379_reg_n_9_[20] ),
        .I2(\val_reg_379_reg_n_9_[1] ),
        .I3(\val_reg_379_reg_n_9_[13] ),
        .I4(\icmp_ln295_reg_394[0]_i_9_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_5 
       (.I0(\val_reg_379_reg_n_9_[22] ),
        .I1(\val_reg_379_reg_n_9_[21] ),
        .I2(\val_reg_379_reg_n_9_[5] ),
        .I3(\val_reg_379_reg_n_9_[4] ),
        .I4(\icmp_ln295_reg_394[0]_i_10_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln295_reg_394[0]_i_6 
       (.I0(\val_reg_379_reg_n_9_[23] ),
        .I1(ap_CS_fsm_state6),
        .O(\icmp_ln295_reg_394[0]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln295_reg_394[0]_i_7 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_reg_394[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_8 
       (.I0(\val_reg_379_reg_n_9_[9] ),
        .I1(\val_reg_379_reg_n_9_[2] ),
        .I2(\val_reg_379_reg_n_9_[17] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\icmp_ln295_reg_394[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_9 
       (.I0(\val_reg_379_reg_n_9_[7] ),
        .I1(\val_reg_379_reg_n_9_[8] ),
        .I2(\val_reg_379_reg_n_9_[19] ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .O(\icmp_ln295_reg_394[0]_i_9_n_9 ));
  FDRE \icmp_ln295_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_reg_394[0]_i_1_n_9 ),
        .Q(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .O(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln295_reg_400[1]_i_1 
       (.I0(\val_reg_379_reg_n_9_[24] ),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \sub_ln295_reg_400[2]_i_1 
       (.I0(\val_reg_379_reg_n_9_[25] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sub_ln295_reg_400[3]_i_1 
       (.I0(\val_reg_379_reg_n_9_[26] ),
        .I1(\val_reg_379_reg_n_9_[25] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\sub_ln295_reg_400[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    \sub_ln295_reg_400[4]_i_1 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h56666666AAAAAAAA)) 
    \sub_ln295_reg_400[5]_i_1 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[26] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[23] ),
        .I4(\val_reg_379_reg_n_9_[24] ),
        .I5(\val_reg_379_reg_n_9_[27] ),
        .O(\sub_ln295_reg_400[5]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln295_reg_400[6]_i_1 
       (.I0(\val_reg_379_reg_n_9_[29] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .O(\sub_ln295_reg_400[6]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_ln295_reg_400[7]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sub_ln295_reg_400[8]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[8]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \sub_ln295_reg_400[8]_i_2 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[8]_i_2_n_9 ));
  FDRE \sub_ln295_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[23] ),
        .Q(sub_ln295_reg_400[0]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[1]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[1]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[2]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[2]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[3]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[3]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[4]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[4]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[5]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[5]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[6]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[6]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[7]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[7]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[8]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF00F8)) 
    \temp_3_reg_418[0]_i_1 
       (.I0(\temp_3_reg_418[0]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(\temp_3_reg_418[22]_i_3_n_9 ),
        .I4(\temp_3_reg_418[0]_i_4_n_9 ),
        .O(temp_3_fu_305_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[0]_i_10 
       (.I0(\temp_3_reg_418[0]_i_12_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[0]_i_13_n_9 ),
        .O(\temp_3_reg_418[0]_i_10_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_11 
       (.I0(temp_fu_188_p3[11]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[0]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_12 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[6]),
        .O(\temp_3_reg_418[0]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_13 
       (.I0(temp_fu_188_p3[10]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[18]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[0]_i_13_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \temp_3_reg_418[0]_i_2 
       (.I0(\temp_3_reg_418[0]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[0]_i_6_n_9 ),
        .I3(sub_ln295_reg_400[2]),
        .I4(\temp_3_reg_418[0]_i_7_n_9 ),
        .O(\temp_3_reg_418[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \temp_3_reg_418[0]_i_3 
       (.I0(\temp_3_reg_418[0]_i_8_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[0]_i_9_n_9 ),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[0]_i_10_n_9 ),
        .I5(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h80808080808080B0)) 
    \temp_3_reg_418[0]_i_4 
       (.I0(\temp_3_reg_418[22]_i_3_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(sub_ln295_reg_400[3]),
        .I4(\temp_3_reg_418[22]_i_12_n_9 ),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h3B38FFFF3B380000)) 
    \temp_3_reg_418[0]_i_5 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_11_n_9 ),
        .O(\temp_3_reg_418[0]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[5]),
        .O(\temp_3_reg_418[0]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_7 
       (.I0(temp_fu_188_p3[9]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[17]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[1]),
        .O(\temp_3_reg_418[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_8 
       (.I0(temp_fu_188_p3[8]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[16]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[0]_i_8_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_9 
       (.I0(temp_fu_188_p3[12]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[0]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \temp_3_reg_418[10]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[11]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[10]_i_2_n_9 ),
        .I4(\temp_3_reg_418[10]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[10]_i_2 
       (.I0(\temp_3_reg_418[10]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[12]_i_4_n_9 ),
        .O(\temp_3_reg_418[10]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[10]_i_3 
       (.I0(\temp_3_reg_418[11]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[10]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[10]),
        .O(\temp_3_reg_418[10]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \temp_3_reg_418[10]_i_4 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[10]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[10]_i_5 
       (.I0(\temp_3_reg_418[12]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[10]_i_6_n_9 ),
        .O(\temp_3_reg_418[10]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[10]_i_6 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[10]_i_7_n_9 ),
        .O(\temp_3_reg_418[10]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[10]_i_7 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[10]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \temp_3_reg_418[11]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[12]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[11]_i_2_n_9 ),
        .I4(\temp_3_reg_418[11]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[11]_i_2 
       (.I0(\temp_3_reg_418[11]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[13]_i_5_n_9 ),
        .O(\temp_3_reg_418[11]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[11]_i_3 
       (.I0(\temp_3_reg_418[12]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[11]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[11]),
        .O(\temp_3_reg_418[11]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[11]_i_4 
       (.I0(temp_fu_188_p3[4]),
        .I1(temp_fu_188_p3[0]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[8]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[11]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[11]_i_5 
       (.I0(\temp_3_reg_418[13]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[11]_i_6_n_9 ),
        .O(\temp_3_reg_418[11]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00000000FCBBFC88)) 
    \temp_3_reg_418[11]_i_6 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[3]),
        .I4(temp_fu_188_p3[11]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[11]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4501)) 
    \temp_3_reg_418[12]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[13]_i_3_n_9 ),
        .I3(\temp_3_reg_418[12]_i_2_n_9 ),
        .I4(\temp_3_reg_418[12]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[12]_i_2 
       (.I0(\temp_3_reg_418[12]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[14]_i_5_n_9 ),
        .O(\temp_3_reg_418[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00727200007272)) 
    \temp_3_reg_418[12]_i_3 
       (.I0(sub_ln295_reg_400[0]),
        .I1(\temp_3_reg_418[13]_i_4_n_9 ),
        .I2(\temp_3_reg_418[12]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[12]_i_4 
       (.I0(temp_fu_188_p3[5]),
        .I1(temp_fu_188_p3[1]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[9]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[12]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[12]_i_5 
       (.I0(\temp_3_reg_418[14]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[12]_i_6_n_9 ),
        .O(\temp_3_reg_418[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \temp_3_reg_418[12]_i_6 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[3]),
        .I4(temp_fu_188_p3[12]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[12]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[13]_i_1 
       (.I0(\temp_3_reg_418[13]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[14]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[13]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[13]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[13]_i_2 
       (.I0(temp_fu_188_p3[13]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[13]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[14]_i_4_n_9 ),
        .O(\temp_3_reg_418[13]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[13]_i_3 
       (.I0(\temp_3_reg_418[13]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[15]_i_4_n_9 ),
        .O(\temp_3_reg_418[13]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \temp_3_reg_418[13]_i_4 
       (.I0(\temp_3_reg_418[15]_i_7_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[13]_i_6_n_9 ),
        .O(\temp_3_reg_418[13]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[13]_i_5 
       (.I0(temp_fu_188_p3[6]),
        .I1(temp_fu_188_p3[2]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[10]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[13]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \temp_3_reg_418[13]_i_6 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[3]),
        .I4(temp_fu_188_p3[13]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[13]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[14]_i_1 
       (.I0(\temp_3_reg_418[14]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[15]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[14]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[14]));
  LUT5 #(
    .INIT(32'hFF008B8B)) 
    \temp_3_reg_418[14]_i_2 
       (.I0(\temp_3_reg_418[15]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[14]_i_4_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .O(\temp_3_reg_418[14]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[14]_i_3 
       (.I0(\temp_3_reg_418[14]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[16]_i_4_n_9 ),
        .O(\temp_3_reg_418[14]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \temp_3_reg_418[14]_i_4 
       (.I0(\temp_3_reg_418[16]_i_7_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[14]_i_6_n_9 ),
        .O(\temp_3_reg_418[14]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[14]_i_5 
       (.I0(temp_fu_188_p3[7]),
        .I1(temp_fu_188_p3[3]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[11]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[14]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0033000000B800B8)) 
    \temp_3_reg_418[14]_i_6 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[14]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[22]),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[14]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \temp_3_reg_418[15]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[16]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[15]_i_2_n_9 ),
        .I4(\temp_3_reg_418[15]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[15]_i_2 
       (.I0(\temp_3_reg_418[15]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_5_n_9 ),
        .O(\temp_3_reg_418[15]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF002E2E00002E2E)) 
    \temp_3_reg_418[15]_i_3 
       (.I0(\temp_3_reg_418[15]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[16]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[15]_i_4 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[8]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[15]_i_6_n_9 ),
        .O(\temp_3_reg_418[15]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \temp_3_reg_418[15]_i_5 
       (.I0(\temp_3_reg_418[17]_i_6_n_9 ),
        .I1(\temp_3_reg_418[15]_i_7_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[15]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[15]_i_6 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[15]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFCFCF1FD)) 
    \temp_3_reg_418[15]_i_7 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[19]),
        .I4(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[15]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[16]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[16]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_3_n_9 ),
        .I4(\temp_3_reg_418[16]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[16]_i_2 
       (.I0(\temp_3_reg_418[16]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[18]_i_5_n_9 ),
        .O(\temp_3_reg_418[16]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF008B8B00008B8B)) 
    \temp_3_reg_418[16]_i_3 
       (.I0(\temp_3_reg_418[17]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[16]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[16]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7F4F7FFFF0000)) 
    \temp_3_reg_418[16]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[9]),
        .I4(\temp_3_reg_418[16]_i_6_n_9 ),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[16]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \temp_3_reg_418[16]_i_5 
       (.I0(\temp_3_reg_418[18]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[16]_i_7_n_9 ),
        .O(\temp_3_reg_418[16]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[16]_i_6 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .O(\temp_3_reg_418[16]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \temp_3_reg_418[16]_i_7 
       (.I0(temp_fu_188_p3[20]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[16]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[16]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[17]_i_1 
       (.I0(\temp_3_reg_418[17]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[18]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[17]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[17]));
  LUT6 #(
    .INIT(64'h88B8B8B88888B888)) 
    \temp_3_reg_418[17]_i_2 
       (.I0(temp_fu_188_p3[17]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[18]_i_4_n_9 ),
        .I5(\temp_3_reg_418[17]_i_4_n_9 ),
        .O(\temp_3_reg_418[17]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[17]_i_3 
       (.I0(\temp_3_reg_418[17]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[19]_i_5_n_9 ),
        .O(\temp_3_reg_418[17]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h1110FFFF11100000)) 
    \temp_3_reg_418[17]_i_4 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[17]_i_6_n_9 ),
        .O(\temp_3_reg_418[17]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[17]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[10]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[17]_i_7_n_9 ),
        .O(\temp_3_reg_418[17]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \temp_3_reg_418[17]_i_6 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[17]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[17]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[17]_i_7 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .O(\temp_3_reg_418[17]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[18]_i_1 
       (.I0(\temp_3_reg_418[18]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[19]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[18]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[18]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[18]_i_2 
       (.I0(temp_fu_188_p3[18]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[18]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[19]_i_4_n_9 ),
        .O(\temp_3_reg_418[18]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[18]_i_3 
       (.I0(\temp_3_reg_418[18]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[20]_i_6_n_9 ),
        .O(\temp_3_reg_418[18]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFEFF0000FEFFFFFF)) 
    \temp_3_reg_418[18]_i_4 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[2]),
        .I3(temp_fu_188_p3[20]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[18]_i_6_n_9 ),
        .O(\temp_3_reg_418[18]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \temp_3_reg_418[18]_i_5 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[11]),
        .I4(\temp_3_reg_418[18]_i_7_n_9 ),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[18]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \temp_3_reg_418[18]_i_6 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[18]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[18]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[18]_i_7 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[18]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[19]_i_1 
       (.I0(\temp_3_reg_418[19]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[20]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[19]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[19]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[19]_i_2 
       (.I0(temp_fu_188_p3[19]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[19]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_4_n_9 ),
        .O(\temp_3_reg_418[19]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[19]_i_3 
       (.I0(\temp_3_reg_418[19]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[19]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFF4FFF7)) 
    \temp_3_reg_418[19]_i_4 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[19]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[19]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[19]_i_5 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_16_n_9 ),
        .O(\temp_3_reg_418[19]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000202F)) 
    \temp_3_reg_418[1]_i_1 
       (.I0(sub_ln295_reg_400[1]),
        .I1(\temp_3_reg_418[1]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[2]_i_2_n_9 ),
        .I4(\temp_3_reg_418[22]_i_4_n_9 ),
        .I5(\temp_3_reg_418[1]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[1]));
  LUT6 #(
    .INIT(64'h777FFFFEFFFFFFFF)) 
    \temp_3_reg_418[1]_i_2 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(sub_ln295_reg_400[3]),
        .I5(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[1]_i_3 
       (.I0(\temp_3_reg_418[0]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[2]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[1]),
        .O(\temp_3_reg_418[1]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_1 
       (.I0(\temp_3_reg_418[20]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[21]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[20]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_2 
       (.I0(temp_fu_188_p3[20]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[20]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_5_n_9 ),
        .O(\temp_3_reg_418[20]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[20]_i_3 
       (.I0(\temp_3_reg_418[20]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_22_n_9 ),
        .O(\temp_3_reg_418[20]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \temp_3_reg_418[20]_i_4 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[4]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[20]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFCFFFD)) 
    \temp_3_reg_418[20]_i_5 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[20]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[20]_i_6 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_26_n_9 ),
        .O(\temp_3_reg_418[20]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[21]_i_1 
       (.I0(\temp_3_reg_418[21]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_8_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[21]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[21]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_3_reg_418[21]_i_2 
       (.I0(temp_fu_188_p3[21]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[21]_i_4_n_9 ),
        .O(\temp_3_reg_418[21]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hEFFB2FF8E00B2008)) 
    \temp_3_reg_418[21]_i_3 
       (.I0(\temp_3_reg_418[22]_i_16_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_17_n_9 ),
        .I5(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[21]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFC4FFFFFFC7)) 
    \temp_3_reg_418[21]_i_4 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .I3(sub_ln295_reg_400[2]),
        .I4(\temp_3_reg_418[22]_i_15_n_9 ),
        .I5(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[21]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[21]_i_5 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[21]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \temp_3_reg_418[22]_i_1 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(\temp_3_reg_418[22]_i_3_n_9 ),
        .I4(\temp_3_reg_418[22]_i_4_n_9 ),
        .O(temp_3_reg_418));
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_10 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .O(\temp_3_reg_418[22]_i_10_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \temp_3_reg_418[22]_i_11 
       (.I0(sub_ln295_reg_400[5]),
        .I1(sub_ln295_reg_400[6]),
        .I2(sub_ln295_reg_400[7]),
        .I3(sub_ln295_reg_400[8]),
        .O(\temp_3_reg_418[22]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_3_reg_418[22]_i_12 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[22]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \temp_3_reg_418[22]_i_13 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_3_reg_418[22]_i_14 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[22]_i_14_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_15 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_15_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_16 
       (.I0(temp_fu_188_p3[8]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[22]_i_16_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_17 
       (.I0(temp_fu_188_p3[12]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[4]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[22]_i_17_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \temp_3_reg_418[22]_i_18 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[22]_i_18_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_19 
       (.I0(temp_fu_188_p3[10]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[2]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[18]),
        .O(\temp_3_reg_418[22]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[22]_i_2 
       (.I0(\temp_3_reg_418[22]_i_5_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_7_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_8_n_9 ),
        .O(temp_3_fu_305_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \temp_3_reg_418[22]_i_20 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[22]_i_20_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_21 
       (.I0(temp_fu_188_p3[14]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[6]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[22]),
        .O(\temp_3_reg_418[22]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[22]_i_22 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_25_n_9 ),
        .O(\temp_3_reg_418[22]_i_22_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \temp_3_reg_418[22]_i_23 
       (.I0(\temp_3_reg_418[22]_i_26_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_27_n_9 ),
        .O(\temp_3_reg_418[22]_i_23_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \temp_3_reg_418[22]_i_24 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[2]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[22]_i_24_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_25 
       (.I0(temp_fu_188_p3[11]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[3]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[19]),
        .O(\temp_3_reg_418[22]_i_25_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_26 
       (.I0(temp_fu_188_p3[9]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[1]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[17]),
        .O(\temp_3_reg_418[22]_i_26_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_27 
       (.I0(temp_fu_188_p3[13]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[5]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[22]_i_27_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFEFEFEFEF)) 
    \temp_3_reg_418[22]_i_3 
       (.I0(\temp_3_reg_418[22]_i_9_n_9 ),
        .I1(\temp_3_reg_418[22]_i_10_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[4]),
        .I4(\temp_3_reg_418[22]_i_12_n_9 ),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF75FFFFFFFF)) 
    \temp_3_reg_418[22]_i_4 
       (.I0(\temp_3_reg_418[22]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[4]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I5(\temp_3_reg_418[22]_i_9_n_9 ),
        .O(\temp_3_reg_418[22]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00EE40)) 
    \temp_3_reg_418[22]_i_5 
       (.I0(\temp_3_reg_418[22]_i_3_n_9 ),
        .I1(\temp_3_reg_418[22]_i_11_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(temp_fu_188_p3[22]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[22]_i_14_n_9 ),
        .O(\temp_3_reg_418[22]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFE000000000001)) 
    \temp_3_reg_418[22]_i_6 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[2]),
        .I3(\temp_3_reg_418[22]_i_15_n_9 ),
        .I4(sub_ln295_reg_400[6]),
        .I5(sub_ln295_reg_400[5]),
        .O(\temp_3_reg_418[22]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_3_reg_418[22]_i_7 
       (.I0(\temp_3_reg_418[22]_i_16_n_9 ),
        .I1(\temp_3_reg_418[22]_i_17_n_9 ),
        .I2(\temp_3_reg_418[22]_i_18_n_9 ),
        .I3(\temp_3_reg_418[22]_i_19_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_21_n_9 ),
        .O(\temp_3_reg_418[22]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[22]_i_8 
       (.I0(\temp_3_reg_418[22]_i_22_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_23_n_9 ),
        .O(\temp_3_reg_418[22]_i_8_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \temp_3_reg_418[22]_i_9 
       (.I0(sub_ln295_reg_400[8]),
        .I1(sub_ln295_reg_400[7]),
        .I2(sub_ln295_reg_400[5]),
        .I3(sub_ln295_reg_400[6]),
        .I4(\temp_3_reg_418[22]_i_24_n_9 ),
        .O(\temp_3_reg_418[22]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h30FF303022222222)) 
    \temp_3_reg_418[23]_i_1 
       (.I0(\temp_3_reg_418_reg_n_9_[23] ),
        .I1(temp_3_reg_418),
        .I2(\temp_3_reg_418[23]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I4(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state7),
        .O(\temp_3_reg_418[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \temp_3_reg_418[23]_i_2 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[23]_i_3_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .I3(\temp_3_reg_418[22]_i_23_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_7_n_9 ),
        .O(\temp_3_reg_418[23]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBB8B8888BB8BBB88)) 
    \temp_3_reg_418[23]_i_3 
       (.I0(\temp_3_reg_418[22]_i_25_n_9 ),
        .I1(\temp_3_reg_418[22]_i_20_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[22]_i_13_n_9 ),
        .I4(\temp_3_reg_418[6]_i_5_n_9 ),
        .I5(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[23]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    \temp_3_reg_418[2]_i_1 
       (.I0(\temp_3_reg_418[2]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_2_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[2]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFD)) 
    \temp_3_reg_418[2]_i_2 
       (.I0(temp_fu_188_p3[1]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[1]),
        .I3(sub_ln295_reg_400[0]),
        .I4(sub_ln295_reg_400[2]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[2]_i_3 
       (.I0(\temp_3_reg_418[2]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[2]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[2]_i_4 
       (.I0(\temp_3_reg_418[4]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[0]_i_10_n_9 ),
        .O(\temp_3_reg_418[2]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \temp_3_reg_418[3]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[4]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[3]_i_2_n_9 ),
        .I4(\temp_3_reg_418[3]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \temp_3_reg_418[3]_i_2 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_18_n_9 ),
        .I2(\temp_3_reg_418[22]_i_20_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[2]),
        .I5(\temp_3_reg_418[22]_i_13_n_9 ),
        .O(\temp_3_reg_418[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[3]_i_3 
       (.I0(\temp_3_reg_418[3]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[4]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[3]_i_4 
       (.I0(\temp_3_reg_418[5]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[0]_i_5_n_9 ),
        .O(\temp_3_reg_418[3]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[4]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[4]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[5]_i_3_n_9 ),
        .I4(\temp_3_reg_418[4]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[4]));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \temp_3_reg_418[4]_i_2 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_18_n_9 ),
        .I2(\temp_3_reg_418[22]_i_20_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[3]),
        .I5(\temp_3_reg_418[22]_i_13_n_9 ),
        .O(\temp_3_reg_418[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[4]_i_3 
       (.I0(\temp_3_reg_418[4]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[5]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[4]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[4]_i_4 
       (.I0(\temp_3_reg_418[6]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[4]_i_5_n_9 ),
        .O(\temp_3_reg_418[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[4]_i_5 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_9_n_9 ),
        .O(\temp_3_reg_418[4]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[5]_i_1 
       (.I0(\temp_3_reg_418[5]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[6]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[5]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[5]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[5]_i_2 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[5]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[6]_i_4_n_9 ),
        .O(\temp_3_reg_418[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \temp_3_reg_418[5]_i_3 
       (.I0(\temp_3_reg_418[22]_i_20_n_9 ),
        .I1(\temp_3_reg_418[6]_i_5_n_9 ),
        .I2(temp_fu_188_p3[2]),
        .I3(\temp_3_reg_418[22]_i_13_n_9 ),
        .I4(\temp_3_reg_418[22]_i_18_n_9 ),
        .I5(\temp_3_reg_418[7]_i_4_n_9 ),
        .O(\temp_3_reg_418[5]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[5]_i_4 
       (.I0(\temp_3_reg_418[7]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[5]_i_5_n_9 ),
        .O(\temp_3_reg_418[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[5]_i_5 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_6_n_9 ),
        .O(\temp_3_reg_418[5]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[6]_i_1 
       (.I0(\temp_3_reg_418[6]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[7]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[6]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[6]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[6]_i_2 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[6]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[7]_i_5_n_9 ),
        .O(\temp_3_reg_418[6]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFCFF55555555)) 
    \temp_3_reg_418[6]_i_3 
       (.I0(\temp_3_reg_418[8]_i_4_n_9 ),
        .I1(\temp_3_reg_418[22]_i_20_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[3]),
        .I4(\temp_3_reg_418[22]_i_13_n_9 ),
        .I5(\temp_3_reg_418[22]_i_18_n_9 ),
        .O(\temp_3_reg_418[6]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[6]_i_4 
       (.I0(\temp_3_reg_418[8]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[6]_i_6_n_9 ),
        .O(\temp_3_reg_418[6]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \temp_3_reg_418[6]_i_5 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[6]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[6]_i_6 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_12_n_9 ),
        .O(\temp_3_reg_418[6]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \temp_3_reg_418[7]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[8]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[7]_i_2_n_9 ),
        .I4(\temp_3_reg_418[7]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[7]_i_2 
       (.I0(\temp_3_reg_418[7]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_5_n_9 ),
        .O(\temp_3_reg_418[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[7]_i_3 
       (.I0(\temp_3_reg_418[8]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[7]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[7]),
        .O(\temp_3_reg_418[7]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \temp_3_reg_418[7]_i_4 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_20_n_9 ),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(temp_fu_188_p3[4]),
        .I4(\temp_3_reg_418[6]_i_5_n_9 ),
        .O(\temp_3_reg_418[7]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[7]_i_5 
       (.I0(\temp_3_reg_418[9]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[7]_i_6_n_9 ),
        .O(\temp_3_reg_418[7]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[7]_i_6 
       (.I0(temp_fu_188_p3[19]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[11]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[7]_i_7_n_9 ),
        .O(\temp_3_reg_418[7]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h3B38)) 
    \temp_3_reg_418[7]_i_7 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .O(\temp_3_reg_418[7]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[8]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[8]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_3_n_9 ),
        .I4(\temp_3_reg_418[8]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[8]_i_2 
       (.I0(\temp_3_reg_418[8]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[10]_i_4_n_9 ),
        .O(\temp_3_reg_418[8]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[8]_i_3 
       (.I0(\temp_3_reg_418[9]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[8]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[8]),
        .O(\temp_3_reg_418[8]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \temp_3_reg_418[8]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[5]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[8]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[8]_i_5 
       (.I0(\temp_3_reg_418[10]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[8]_i_6_n_9 ),
        .O(\temp_3_reg_418[8]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[8]_i_6 
       (.I0(temp_fu_188_p3[20]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[12]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[8]_i_7_n_9 ),
        .O(\temp_3_reg_418[8]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[8]_i_7 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[8]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \temp_3_reg_418[9]_i_1 
       (.I0(\temp_3_reg_418[9]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[9]_i_3_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[10]_i_2_n_9 ),
        .O(temp_3_fu_305_p3[9]));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[9]_i_2 
       (.I0(\temp_3_reg_418[9]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[10]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[9]),
        .O(\temp_3_reg_418[9]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[9]_i_3 
       (.I0(\temp_3_reg_418[9]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[11]_i_4_n_9 ),
        .O(\temp_3_reg_418[9]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[9]_i_4 
       (.I0(\temp_3_reg_418[11]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[9]_i_6_n_9 ),
        .O(\temp_3_reg_418[9]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFDDFFCF)) 
    \temp_3_reg_418[9]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[6]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[9]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[9]_i_6 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[13]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[9]_i_7_n_9 ),
        .O(\temp_3_reg_418[9]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[9]_i_7 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[9]_i_7_n_9 ));
  FDRE \temp_3_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[0]),
        .Q(temp_5_fu_322_p3[0]),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[10]),
        .Q(\temp_3_reg_418_reg_n_9_[10] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[11]),
        .Q(\temp_3_reg_418_reg_n_9_[11] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[12]),
        .Q(\temp_3_reg_418_reg_n_9_[12] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[13]),
        .Q(\temp_3_reg_418_reg_n_9_[13] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[14]),
        .Q(\temp_3_reg_418_reg_n_9_[14] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[15]),
        .Q(\temp_3_reg_418_reg_n_9_[15] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[16]),
        .Q(\temp_3_reg_418_reg_n_9_[16] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[17]),
        .Q(\temp_3_reg_418_reg_n_9_[17] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[18]),
        .Q(\temp_3_reg_418_reg_n_9_[18] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[19]),
        .Q(\temp_3_reg_418_reg_n_9_[19] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[1]),
        .Q(\temp_3_reg_418_reg_n_9_[1] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[20]),
        .Q(\temp_3_reg_418_reg_n_9_[20] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[21]),
        .Q(\temp_3_reg_418_reg_n_9_[21] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[22]),
        .Q(\temp_3_reg_418_reg_n_9_[22] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\temp_3_reg_418[23]_i_1_n_9 ),
        .Q(\temp_3_reg_418_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \temp_3_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[2]),
        .Q(\temp_3_reg_418_reg_n_9_[2] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[3]),
        .Q(\temp_3_reg_418_reg_n_9_[3] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[4]),
        .Q(\temp_3_reg_418_reg_n_9_[4] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[5]),
        .Q(\temp_3_reg_418_reg_n_9_[5] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[6]),
        .Q(\temp_3_reg_418_reg_n_9_[6] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[7]),
        .Q(\temp_3_reg_418_reg_n_9_[7] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[8]),
        .Q(\temp_3_reg_418_reg_n_9_[8] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[9]),
        .Q(\temp_3_reg_418_reg_n_9_[9] ),
        .R(temp_3_reg_418));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[10]_i_1 
       (.I0(temp_4_fu_317_p2[10]),
        .I1(\temp_3_reg_418_reg_n_9_[10] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[11]_i_1 
       (.I0(temp_4_fu_317_p2[11]),
        .I1(\temp_3_reg_418_reg_n_9_[11] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[12]_i_1 
       (.I0(temp_4_fu_317_p2[12]),
        .I1(\temp_3_reg_418_reg_n_9_[12] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[13]_i_1 
       (.I0(temp_4_fu_317_p2[13]),
        .I1(\temp_3_reg_418_reg_n_9_[13] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[14]_i_1 
       (.I0(temp_4_fu_317_p2[14]),
        .I1(\temp_3_reg_418_reg_n_9_[14] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[15]_i_1 
       (.I0(temp_4_fu_317_p2[15]),
        .I1(\temp_3_reg_418_reg_n_9_[15] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[16]_i_1 
       (.I0(temp_4_fu_317_p2[16]),
        .I1(\temp_3_reg_418_reg_n_9_[16] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[17]_i_1 
       (.I0(temp_4_fu_317_p2[17]),
        .I1(\temp_3_reg_418_reg_n_9_[17] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[18]_i_1 
       (.I0(temp_4_fu_317_p2[18]),
        .I1(\temp_3_reg_418_reg_n_9_[18] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[19]_i_1 
       (.I0(temp_4_fu_317_p2[19]),
        .I1(\temp_3_reg_418_reg_n_9_[19] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[1]_i_1 
       (.I0(temp_4_fu_317_p2[1]),
        .I1(\temp_3_reg_418_reg_n_9_[1] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[20]_i_1 
       (.I0(temp_4_fu_317_p2[20]),
        .I1(\temp_3_reg_418_reg_n_9_[20] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[21]_i_1 
       (.I0(temp_4_fu_317_p2[21]),
        .I1(\temp_3_reg_418_reg_n_9_[21] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[22]_i_1 
       (.I0(temp_4_fu_317_p2[22]),
        .I1(\temp_3_reg_418_reg_n_9_[22] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[23]_i_1 
       (.I0(temp_4_fu_317_p2[23]),
        .I1(\temp_3_reg_418_reg_n_9_[23] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[2]_i_1 
       (.I0(temp_4_fu_317_p2[2]),
        .I1(\temp_3_reg_418_reg_n_9_[2] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[3]_i_1 
       (.I0(temp_4_fu_317_p2[3]),
        .I1(\temp_3_reg_418_reg_n_9_[3] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[4]_i_1 
       (.I0(temp_4_fu_317_p2[4]),
        .I1(\temp_3_reg_418_reg_n_9_[4] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[5]_i_1 
       (.I0(temp_4_fu_317_p2[5]),
        .I1(\temp_3_reg_418_reg_n_9_[5] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[6]_i_1 
       (.I0(temp_4_fu_317_p2[6]),
        .I1(\temp_3_reg_418_reg_n_9_[6] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[7]_i_1 
       (.I0(temp_4_fu_317_p2[7]),
        .I1(\temp_3_reg_418_reg_n_9_[7] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[8]_i_1 
       (.I0(temp_4_fu_317_p2[8]),
        .I1(\temp_3_reg_418_reg_n_9_[8] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[9]_i_1 
       (.I0(temp_4_fu_317_p2[9]),
        .I1(\temp_3_reg_418_reg_n_9_[9] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[9]));
  FDRE \temp_5_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[0]),
        .Q(temp_5_reg_429[0]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[10]),
        .Q(temp_5_reg_429[10]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[11]),
        .Q(temp_5_reg_429[11]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[12]),
        .Q(temp_5_reg_429[12]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[13]),
        .Q(temp_5_reg_429[13]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[14]),
        .Q(temp_5_reg_429[14]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[15]),
        .Q(temp_5_reg_429[15]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[16]),
        .Q(temp_5_reg_429[16]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[17]),
        .Q(temp_5_reg_429[17]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[18]),
        .Q(temp_5_reg_429[18]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[19]),
        .Q(temp_5_reg_429[19]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[1]),
        .Q(temp_5_reg_429[1]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[20]),
        .Q(temp_5_reg_429[20]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[21]),
        .Q(temp_5_reg_429[21]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[22]),
        .Q(temp_5_reg_429[22]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[23]),
        .Q(temp_5_reg_429[23]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[2]),
        .Q(temp_5_reg_429[2]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[3]),
        .Q(temp_5_reg_429[3]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[4]),
        .Q(temp_5_reg_429[4]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[5]),
        .Q(temp_5_reg_429[5]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[6]),
        .Q(temp_5_reg_429[6]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[7]),
        .Q(temp_5_reg_429[7]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[8]),
        .Q(temp_5_reg_429[8]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[9]),
        .Q(temp_5_reg_429[9]),
        .R(1'b0));
  FDRE \tmp_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[31] ),
        .Q(tmp_reg_384),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [0]),
        .Q(trunc_ln119_reg_424[0]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [10]),
        .Q(trunc_ln119_reg_424[10]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [11]),
        .Q(trunc_ln119_reg_424[11]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [12]),
        .Q(trunc_ln119_reg_424[12]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [13]),
        .Q(trunc_ln119_reg_424[13]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [14]),
        .Q(trunc_ln119_reg_424[14]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [15]),
        .Q(trunc_ln119_reg_424[15]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [1]),
        .Q(trunc_ln119_reg_424[1]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [2]),
        .Q(trunc_ln119_reg_424[2]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [3]),
        .Q(trunc_ln119_reg_424[3]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [4]),
        .Q(trunc_ln119_reg_424[4]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [5]),
        .Q(trunc_ln119_reg_424[5]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [6]),
        .Q(trunc_ln119_reg_424[6]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [7]),
        .Q(trunc_ln119_reg_424[7]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [8]),
        .Q(trunc_ln119_reg_424[8]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [9]),
        .Q(trunc_ln119_reg_424[9]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[0] ),
        .Q(temp_fu_188_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[10] ),
        .Q(temp_fu_188_p3[10]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[11] ),
        .Q(temp_fu_188_p3[11]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[12] ),
        .Q(temp_fu_188_p3[12]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[13] ),
        .Q(temp_fu_188_p3[13]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[14] ),
        .Q(temp_fu_188_p3[14]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[15] ),
        .Q(temp_fu_188_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[16] ),
        .Q(temp_fu_188_p3[16]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[17] ),
        .Q(temp_fu_188_p3[17]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[18] ),
        .Q(temp_fu_188_p3[18]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[19] ),
        .Q(temp_fu_188_p3[19]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[1] ),
        .Q(temp_fu_188_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[20] ),
        .Q(temp_fu_188_p3[20]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[21] ),
        .Q(temp_fu_188_p3[21]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[22] ),
        .Q(temp_fu_188_p3[22]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[2] ),
        .Q(temp_fu_188_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[3] ),
        .Q(temp_fu_188_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[4] ),
        .Q(temp_fu_188_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[5] ),
        .Q(temp_fu_188_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[6] ),
        .Q(temp_fu_188_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[7] ),
        .Q(temp_fu_188_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[8] ),
        .Q(temp_fu_188_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[9] ),
        .Q(temp_fu_188_p3[9]),
        .R(1'b0));
  FDRE \val_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[0]),
        .Q(\val_reg_379_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[10]),
        .Q(\val_reg_379_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[11]),
        .Q(\val_reg_379_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[12]),
        .Q(\val_reg_379_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[13]),
        .Q(\val_reg_379_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[14]),
        .Q(\val_reg_379_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[15]),
        .Q(\val_reg_379_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[16]),
        .Q(\val_reg_379_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[17]),
        .Q(\val_reg_379_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[18]),
        .Q(\val_reg_379_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[19]),
        .Q(\val_reg_379_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[1]),
        .Q(\val_reg_379_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[20]),
        .Q(\val_reg_379_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[21]),
        .Q(\val_reg_379_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[22]),
        .Q(\val_reg_379_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[23]),
        .Q(\val_reg_379_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[24]),
        .Q(\val_reg_379_reg_n_9_[24] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[25]),
        .Q(\val_reg_379_reg_n_9_[25] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[26]),
        .Q(\val_reg_379_reg_n_9_[26] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[27]),
        .Q(\val_reg_379_reg_n_9_[27] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[28]),
        .Q(\val_reg_379_reg_n_9_[28] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[29]),
        .Q(\val_reg_379_reg_n_9_[29] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[2]),
        .Q(\val_reg_379_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[30]),
        .Q(\val_reg_379_reg_n_9_[30] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[31]),
        .Q(\val_reg_379_reg_n_9_[31] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[3]),
        .Q(\val_reg_379_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[4]),
        .Q(\val_reg_379_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[5]),
        .Q(\val_reg_379_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[6]),
        .Q(\val_reg_379_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[7]),
        .Q(\val_reg_379_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[8]),
        .Q(\val_reg_379_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[9]),
        .Q(\val_reg_379_reg_n_9_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1_0,
    icmp_ln81_fu_107_p2_carry__2_0,
    icmp_ln81_fu_107_p2_carry__2_1,
    \j_2_fu_60_reg[11]_0 ,
    \j_2_fu_60_reg[11]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    in_mat_data_full_n,
    img_inp_TVALID_int_regslice,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    D,
    addr,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_1 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    E,
    \axi_data_reg_138_reg[23]_1 ,
    \axi_data_reg_138_reg[23]_2 );
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  input [3:0]\j_2_fu_60_reg[11]_0 ;
  input [3:0]\j_2_fu_60_reg[11]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_full_n;
  input img_inp_TVALID_int_regslice;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input [0:0]E;
  input [0:0]\axi_data_reg_138_reg[23]_1 ;
  input [23:0]\axi_data_reg_138_reg[23]_2 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_9;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [0:0]\axi_data_reg_138_reg[23]_1 ;
  wire [23:0]\axi_data_reg_138_reg[23]_2 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln81_fu_107_p2_carry__0_n_10;
  wire icmp_ln81_fu_107_p2_carry__0_n_11;
  wire icmp_ln81_fu_107_p2_carry__0_n_12;
  wire icmp_ln81_fu_107_p2_carry__0_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  wire icmp_ln81_fu_107_p2_carry__1_n_10;
  wire icmp_ln81_fu_107_p2_carry__1_n_11;
  wire icmp_ln81_fu_107_p2_carry__1_n_12;
  wire icmp_ln81_fu_107_p2_carry__1_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  wire icmp_ln81_fu_107_p2_carry__2_n_10;
  wire icmp_ln81_fu_107_p2_carry__2_n_11;
  wire icmp_ln81_fu_107_p2_carry__2_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_10;
  wire icmp_ln81_fu_107_p2_carry_n_11;
  wire icmp_ln81_fu_107_p2_carry_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_9;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [3:0]\j_2_fu_60_reg[11]_0 ;
  wire [3:0]\j_2_fu_60_reg[11]_1 ;
  wire \j_2_fu_60_reg_n_9_[11] ;
  wire \j_2_fu_60_reg_n_9_[1] ;
  wire \j_2_fu_60_reg_n_9_[3] ;
  wire \j_2_fu_60_reg_n_9_[5] ;
  wire \j_2_fu_60_reg_n_9_[7] ;
  wire \j_2_fu_60_reg_n_9_[9] ;
  wire [11:0]j_3_fu_113_p2;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8A888A000A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(in_mat_data_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_inp_TVALID_int_regslice),
        .I5(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .Q({\j_2_fu_60_reg_n_9_[11] ,Q[5],\j_2_fu_60_reg_n_9_[9] ,Q[4],\j_2_fu_60_reg_n_9_[7] ,Q[3],\j_2_fu_60_reg_n_9_[5] ,Q[2],\j_2_fu_60_reg_n_9_[3] ,Q[1],\j_2_fu_60_reg_n_9_[1] ,Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_36),
        .addr(addr),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_5(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry__0_i_7(icmp_ln81_fu_107_p2_carry__0_i_7),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0(icmp_ln81_fu_107_p2_carry__0_i_7_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_2_fu_60_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\j_2_fu_60_reg[11] (j_3_fu_113_p2),
        .\j_2_fu_60_reg[11]_0 (ap_enable_reg_pp0_iter1));
  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(CO),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_107_p2_carry_n_9,icmp_ln81_fu_107_p2_carry_n_10,icmp_ln81_fu_107_p2_carry_n_11,icmp_ln81_fu_107_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .O(NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__0
       (.CI(icmp_ln81_fu_107_p2_carry_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__0_n_9,icmp_ln81_fu_107_p2_carry__0_n_10,icmp_ln81_fu_107_p2_carry__0_n_11,icmp_ln81_fu_107_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .O(NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__1
       (.CI(icmp_ln81_fu_107_p2_carry__0_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__1_n_9,icmp_ln81_fu_107_p2_carry__1_n_10,icmp_ln81_fu_107_p2_carry__1_n_11,icmp_ln81_fu_107_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln81_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__2
       (.CI(icmp_ln81_fu_107_p2_carry__1_n_9),
        .CO({CO,icmp_ln81_fu_107_p2_carry__2_n_10,icmp_ln81_fu_107_p2_carry__2_n_11,icmp_ln81_fu_107_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\j_2_fu_60_reg[11]_0 ),
        .O(NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_2_fu_60_reg[11]_1 ));
  FDRE \j_2_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[0]),
        .Q(Q[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[10]),
        .Q(Q[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[11]),
        .Q(\j_2_fu_60_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[1]),
        .Q(\j_2_fu_60_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[2]),
        .Q(Q[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[3]),
        .Q(\j_2_fu_60_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[4]),
        .Q(Q[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[5]),
        .Q(\j_2_fu_60_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[6]),
        .Q(Q[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[7]),
        .Q(\j_2_fu_60_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[8]),
        .Q(Q[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[9]),
        .Q(\j_2_fu_60_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
endmodule

(* ORIG_REF_NAME = "sobel_accel_axis2xfMat_24_16_2160_3840_1_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[1]_0 ,
    out,
    push,
    \ap_CS_fsm_reg[1]_1 ,
    push_0,
    push_1,
    \mOutPtr_reg[0] ,
    \axi_data_reg_138_reg[23] ,
    ap_rst_n_inv,
    ap_clk,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1,
    icmp_ln81_fu_107_p2_carry__2,
    icmp_ln81_fu_107_p2_carry__2_0,
    \j_2_fu_60_reg[11] ,
    \j_2_fu_60_reg[11]_0 ,
    start_once_reg_reg_0,
    ap_rst_n,
    in_mat_data_full_n,
    D,
    addr,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    img_inp_TVALID,
    CO,
    \ap_CS_fsm_reg[1]_2 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    pop,
    \mOutPtr_reg[0]_0 ,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [11:0]out;
  output push;
  output \ap_CS_fsm_reg[1]_1 ;
  output push_0;
  output push_1;
  output \mOutPtr_reg[0] ;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1;
  input [3:0]icmp_ln81_fu_107_p2_carry__2;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]\j_2_fu_60_reg[11] ;
  input [3:0]\j_2_fu_60_reg[11]_0 ;
  input start_once_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_full_n;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input img_inp_TVALID;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_2 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input pop;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]img_inp_TDATA;

  wire [23:0]B_V_data_1_data_out;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire \ap_CS_fsm[0]_i_1__4_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26;
  wire \i_fu_76[0]_i_4_n_9 ;
  wire \i_fu_76_reg[0]_i_3_n_10 ;
  wire \i_fu_76_reg[0]_i_3_n_11 ;
  wire \i_fu_76_reg[0]_i_3_n_12 ;
  wire \i_fu_76_reg[0]_i_3_n_13 ;
  wire \i_fu_76_reg[0]_i_3_n_14 ;
  wire \i_fu_76_reg[0]_i_3_n_15 ;
  wire \i_fu_76_reg[0]_i_3_n_16 ;
  wire \i_fu_76_reg[0]_i_3_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_15 ;
  wire \i_fu_76_reg[4]_i_1_n_16 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_15 ;
  wire \i_fu_76_reg[8]_i_1_n_16 ;
  wire icmp_ln81_fu_107_p2;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [3:0]\j_2_fu_60_reg[11] ;
  wire [3:0]\j_2_fu_60_reg[11]_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [11:0]out;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire regslice_both_img_inp_V_data_V_U_n_11;
  wire regslice_both_img_inp_V_data_V_U_n_13;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(push_1));
  LUT6 #(
    .INIT(64'hAAAAFFFF2AAA2AAA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\ap_CS_fsm[0]_i_1__4_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_9 ),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__7
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_1 ));
  sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108
       (.CO(icmp_ln81_fu_107_p2),
        .D(D),
        .DI(DI),
        .E(regslice_both_img_inp_V_data_V_U_n_13),
        .Q(Q),
        .S(S),
        .addr(addr),
        .\ap_CS_fsm_reg[0] ({grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25}),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state3,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (regslice_both_img_inp_V_data_V_U_n_11),
        .\axi_data_reg_138_reg[23]_2 (B_V_data_1_data_out),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry__0_i_7(icmp_ln81_fu_107_p2_carry__0_i_7),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0(icmp_ln81_fu_107_p2_carry__0_i_7_0),
        .icmp_ln81_fu_107_p2_carry__1_0(icmp_ln81_fu_107_p2_carry__1),
        .icmp_ln81_fu_107_p2_carry__2_0(icmp_ln81_fu_107_p2_carry__2),
        .icmp_ln81_fu_107_p2_carry__2_1(icmp_ln81_fu_107_p2_carry__2_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_2_fu_60_reg[11]_0 (\j_2_fu_60_reg[11] ),
        .\j_2_fu_60_reg[11]_1 (\j_2_fu_60_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26),
        .Q(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_76[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_4 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_4_n_9 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_16 ),
        .Q(out[0]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_3_n_9 ,\i_fu_76_reg[0]_i_3_n_10 ,\i_fu_76_reg[0]_i_3_n_11 ,\i_fu_76_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_3_n_13 ,\i_fu_76_reg[0]_i_3_n_14 ,\i_fu_76_reg[0]_i_3_n_15 ,\i_fu_76_reg[0]_i_3_n_16 }),
        .S({out[3:1],\i_fu_76[0]_i_4_n_9 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_14 ),
        .Q(out[10]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_13 ),
        .Q(out[11]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_15 ),
        .Q(out[1]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_14 ),
        .Q(out[2]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_13 ),
        .Q(out[3]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_16 ),
        .Q(out[4]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_3_n_9 ),
        .CO({\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 ,\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 ,\i_fu_76_reg[4]_i_1_n_15 ,\i_fu_76_reg[4]_i_1_n_16 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_15 ),
        .Q(out[5]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_14 ),
        .Q(out[6]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_13 ),
        .Q(out[7]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_16 ),
        .Q(out[8]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_10 ,\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 ,\i_fu_76_reg[8]_i_1_n_15 ,\i_fu_76_reg[8]_i_1_n_16 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_15 ),
        .Q(out[9]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  sobel_design_sobel_accel_0_0_sobel_accel_regslice_both regslice_both_img_inp_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln81_fu_107_p2),
        .E(regslice_both_img_inp_V_data_V_U_n_13),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(regslice_both_img_inp_V_data_V_U_n_11),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .pop(pop),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_control_s_axi" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi
   (\ap_CS_fsm_reg[0] ,
    int_ap_start_reg_0,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_start,
    Block_entry2_proc_U0_ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    sel,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    alpha,
    shift,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    Q,
    p_dstgx_cols_channel_empty_n,
    p_dstgx_rows_channel_empty_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_start,
    int_ap_idle_i_2,
    \int_isr_reg[1]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    alpha_c_full_n,
    shift_c_full_n,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_sync_Block_entry2_proc_U0_ap_ready,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    ap_idle);
  output \ap_CS_fsm_reg[0] ;
  output int_ap_start_reg_0;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output ap_start;
  output Block_entry2_proc_U0_ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output sel;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]alpha;
  output [31:0]shift;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [0:0]Q;
  input p_dstgx_cols_channel_empty_n;
  input p_dstgx_rows_channel_empty_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_start;
  input [0:0]int_ap_idle_i_2;
  input \int_isr_reg[1]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input alpha_c_full_n;
  input shift_c_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_control_WDATA;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input ap_sync_Block_entry2_proc_U0_ap_ready;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input ap_idle;

  wire Block_entry2_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_9 ;
  wire \FSM_onehot_rstate[2]_i_1_n_9 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_9 ;
  wire \FSM_onehot_wstate[2]_i_1_n_9 ;
  wire \FSM_onehot_wstate[3]_i_1_n_9 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [31:0]alpha;
  wire alpha_c_full_n;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_9;
  wire auto_restart_status_reg_n_9;
  wire [31:0]cols;
  wire [31:0]int_alpha0;
  wire \int_alpha[31]_i_1_n_9 ;
  wire \int_alpha[31]_i_3_n_9 ;
  wire [0:0]int_ap_idle_i_2;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_9;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_9;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_9;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_9 ;
  wire int_gie_i_1_n_9;
  wire int_gie_reg_n_9;
  wire \int_ier[0]_i_1_n_9 ;
  wire \int_ier[1]_i_1_n_9 ;
  wire \int_ier[1]_i_2_n_9 ;
  wire \int_ier_reg_n_9_[0] ;
  wire int_interrupt0;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_9 ;
  wire \int_isr[1]_i_1_n_9 ;
  wire \int_isr_reg[1]_0 ;
  wire \int_isr_reg_n_9_[0] ;
  wire \int_isr_reg_n_9_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_9 ;
  wire \int_rows[31]_i_3_n_9 ;
  wire [31:0]int_shift0;
  wire \int_shift[31]_i_1_n_9 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_9;
  wire int_task_ap_done_i_3_n_9;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire \rdata[0]_i_1_n_9 ;
  wire \rdata[0]_i_2_n_9 ;
  wire \rdata[0]_i_3_n_9 ;
  wire \rdata[0]_i_4_n_9 ;
  wire \rdata[0]_i_5_n_9 ;
  wire \rdata[10]_i_1_n_9 ;
  wire \rdata[11]_i_1_n_9 ;
  wire \rdata[12]_i_1_n_9 ;
  wire \rdata[13]_i_1_n_9 ;
  wire \rdata[14]_i_1_n_9 ;
  wire \rdata[15]_i_1_n_9 ;
  wire \rdata[16]_i_1_n_9 ;
  wire \rdata[17]_i_1_n_9 ;
  wire \rdata[18]_i_1_n_9 ;
  wire \rdata[19]_i_1_n_9 ;
  wire \rdata[1]_i_1_n_9 ;
  wire \rdata[1]_i_2_n_9 ;
  wire \rdata[1]_i_3_n_9 ;
  wire \rdata[1]_i_4_n_9 ;
  wire \rdata[1]_i_5_n_9 ;
  wire \rdata[20]_i_1_n_9 ;
  wire \rdata[21]_i_1_n_9 ;
  wire \rdata[22]_i_1_n_9 ;
  wire \rdata[23]_i_1_n_9 ;
  wire \rdata[24]_i_1_n_9 ;
  wire \rdata[25]_i_1_n_9 ;
  wire \rdata[26]_i_1_n_9 ;
  wire \rdata[27]_i_1_n_9 ;
  wire \rdata[28]_i_1_n_9 ;
  wire \rdata[29]_i_1_n_9 ;
  wire \rdata[2]_i_1_n_9 ;
  wire \rdata[2]_i_2_n_9 ;
  wire \rdata[30]_i_1_n_9 ;
  wire \rdata[31]_i_1_n_9 ;
  wire \rdata[31]_i_3_n_9 ;
  wire \rdata[3]_i_1_n_9 ;
  wire \rdata[3]_i_2_n_9 ;
  wire \rdata[4]_i_1_n_9 ;
  wire \rdata[5]_i_1_n_9 ;
  wire \rdata[6]_i_1_n_9 ;
  wire \rdata[7]_i_1_n_9 ;
  wire \rdata[7]_i_2_n_9 ;
  wire \rdata[8]_i_1_n_9 ;
  wire \rdata[9]_i_1_n_9 ;
  wire \rdata[9]_i_2_n_9 ;
  wire \rdata[9]_i_3_n_9 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sel;
  wire [31:0]shift;
  wire shift_c_full_n;
  wire waddr;
  wire \waddr_reg_n_9_[0] ;
  wire \waddr_reg_n_9_[1] ;
  wire \waddr_reg_n_9_[2] ;
  wire \waddr_reg_n_9_[3] ;
  wire \waddr_reg_n_9_[4] ;
  wire \waddr_reg_n_9_[5] ;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_9 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_9 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_9 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(\int_isr_reg[1]_0 ),
        .I1(ap_start),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[15]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_4_preg[31]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(Block_entry2_proc_U0_ap_start));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_9),
        .O(auto_restart_status_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_9),
        .Q(auto_restart_status_reg_n_9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[0]_i_1 
       (.I0(alpha[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_alpha0[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[10]_i_1 
       (.I0(alpha[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_alpha0[10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[11]_i_1 
       (.I0(alpha[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_alpha0[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[12]_i_1 
       (.I0(alpha[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_alpha0[12]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[13]_i_1 
       (.I0(alpha[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_alpha0[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[14]_i_1 
       (.I0(alpha[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_alpha0[14]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[15]_i_1 
       (.I0(alpha[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_alpha0[15]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[16]_i_1 
       (.I0(alpha[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_alpha0[16]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[17]_i_1 
       (.I0(alpha[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_alpha0[17]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[18]_i_1 
       (.I0(alpha[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_alpha0[18]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[19]_i_1 
       (.I0(alpha[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_alpha0[19]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[1]_i_1 
       (.I0(alpha[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_alpha0[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[20]_i_1 
       (.I0(alpha[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_alpha0[20]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[21]_i_1 
       (.I0(alpha[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_alpha0[21]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[22]_i_1 
       (.I0(alpha[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_alpha0[22]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[23]_i_1 
       (.I0(alpha[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_alpha0[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[24]_i_1 
       (.I0(alpha[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_alpha0[24]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[25]_i_1 
       (.I0(alpha[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_alpha0[25]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[26]_i_1 
       (.I0(alpha[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_alpha0[26]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[27]_i_1 
       (.I0(alpha[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_alpha0[27]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[28]_i_1 
       (.I0(alpha[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_alpha0[28]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[29]_i_1 
       (.I0(alpha[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_alpha0[29]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[2]_i_1 
       (.I0(alpha[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_alpha0[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[30]_i_1 
       (.I0(alpha[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_alpha0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_alpha[31]_i_1 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[4] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_alpha[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[31]_i_2 
       (.I0(alpha[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_alpha0[31]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_alpha[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_9_[0] ),
        .I3(\waddr_reg_n_9_[1] ),
        .I4(\waddr_reg_n_9_[5] ),
        .O(\int_alpha[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[3]_i_1 
       (.I0(alpha[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_alpha0[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[4]_i_1 
       (.I0(alpha[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_alpha0[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[5]_i_1 
       (.I0(alpha[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_alpha0[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[6]_i_1 
       (.I0(alpha[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_alpha0[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[7]_i_1 
       (.I0(alpha[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_alpha0[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[8]_i_1 
       (.I0(alpha[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_alpha0[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[9]_i_1 
       (.I0(alpha[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_alpha0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[0] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[0]),
        .Q(alpha[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[10] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[10]),
        .Q(alpha[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[11] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[11]),
        .Q(alpha[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[12] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[12]),
        .Q(alpha[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[13] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[13]),
        .Q(alpha[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[14] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[14]),
        .Q(alpha[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[15] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[15]),
        .Q(alpha[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[16] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[16]),
        .Q(alpha[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[17] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[17]),
        .Q(alpha[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[18] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[18]),
        .Q(alpha[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[19] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[19]),
        .Q(alpha[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[1] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[1]),
        .Q(alpha[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[20] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[20]),
        .Q(alpha[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[21] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[21]),
        .Q(alpha[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[22] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[22]),
        .Q(alpha[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[23] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[23]),
        .Q(alpha[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[24] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[24]),
        .Q(alpha[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[25] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[25]),
        .Q(alpha[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[26] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[26]),
        .Q(alpha[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[27] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[27]),
        .Q(alpha[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[28] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[28]),
        .Q(alpha[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[29] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[29]),
        .Q(alpha[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[2] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[2]),
        .Q(alpha[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[30] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[30]),
        .Q(alpha[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[31] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[31]),
        .Q(alpha[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[3] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[3]),
        .Q(alpha[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[4] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[4]),
        .Q(alpha[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[5] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[5]),
        .Q(alpha[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[6] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[6]),
        .Q(alpha[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[7] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[7]),
        .Q(alpha[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[8] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[8]),
        .Q(alpha[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[9] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[9]),
        .Q(alpha[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_idle_i_3
       (.I0(\int_isr_reg[1]_0 ),
        .I1(ap_start),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h0000044400000000)) 
    int_ap_idle_i_5
       (.I0(int_ap_start_reg_0),
        .I1(Q),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(p_dstgx_rows_channel_empty_n),
        .I4(xfMat2axis_8_0_2160_3840_1_U0_ap_start),
        .I5(int_ap_idle_i_2),
        .O(\ap_CS_fsm_reg[0] ));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_9),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_9));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .I4(\waddr_reg_n_9_[2] ),
        .I5(\waddr_reg_n_9_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_9),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(p_4_in[7]),
        .O(int_auto_restart_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_9),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[0]_i_1 
       (.I0(cols[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[10]_i_1 
       (.I0(cols[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[11]_i_1 
       (.I0(cols[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[12]_i_1 
       (.I0(cols[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[13]_i_1 
       (.I0(cols[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[14]_i_1 
       (.I0(cols[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[15]_i_1 
       (.I0(cols[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[16]_i_1 
       (.I0(cols[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[17]_i_1 
       (.I0(cols[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[18]_i_1 
       (.I0(cols[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[19]_i_1 
       (.I0(cols[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[1]_i_1 
       (.I0(cols[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[20]_i_1 
       (.I0(cols[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[21]_i_1 
       (.I0(cols[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[22]_i_1 
       (.I0(cols[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[23]_i_1 
       (.I0(cols[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[24]_i_1 
       (.I0(cols[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[25]_i_1 
       (.I0(cols[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[26]_i_1 
       (.I0(cols[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[27]_i_1 
       (.I0(cols[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[28]_i_1 
       (.I0(cols[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[29]_i_1 
       (.I0(cols[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[2]_i_1 
       (.I0(cols[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[30]_i_1 
       (.I0(cols[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_rows[31]_i_3_n_9 ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[5] ),
        .O(\int_cols[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[31]_i_2 
       (.I0(cols[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[3]_i_1 
       (.I0(cols[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[4]_i_1 
       (.I0(cols[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[5]_i_1 
       (.I0(cols[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[6]_i_1 
       (.I0(cols[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[7]_i_1 
       (.I0(cols[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[8]_i_1 
       (.I0(cols[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[9]_i_1 
       (.I0(cols[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(int_gie_reg_n_9),
        .O(int_gie_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_9),
        .Q(int_gie_reg_n_9),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(\int_ier_reg_n_9_[0] ),
        .O(\int_ier[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_9_[4] ),
        .I2(\int_alpha[31]_i_3_n_9 ),
        .O(\int_ier[1]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_9 ),
        .Q(\int_ier_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_9 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_9_[0] ),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(int_gie_reg_n_9),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_9_[0] ),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\int_isr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\int_alpha[31]_i_3_n_9 ),
        .I3(\waddr_reg_n_9_[4] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(int_isr),
        .I5(\int_isr_reg_n_9_[1] ),
        .O(\int_isr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    \int_isr[1]_i_2 
       (.I0(ap_start),
        .I1(alpha_c_full_n),
        .I2(shift_c_full_n),
        .I3(\int_isr_reg[1]_0 ),
        .I4(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I5(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[0]_i_1 
       (.I0(rows[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[10]_i_1 
       (.I0(rows[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[11]_i_1 
       (.I0(rows[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[12]_i_1 
       (.I0(rows[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[13]_i_1 
       (.I0(rows[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[14]_i_1 
       (.I0(rows[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[15]_i_1 
       (.I0(rows[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[16]_i_1 
       (.I0(rows[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[17]_i_1 
       (.I0(rows[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[18]_i_1 
       (.I0(rows[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[19]_i_1 
       (.I0(rows[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[1]_i_1 
       (.I0(rows[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[20]_i_1 
       (.I0(rows[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[21]_i_1 
       (.I0(rows[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[22]_i_1 
       (.I0(rows[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[23]_i_1 
       (.I0(rows[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[24]_i_1 
       (.I0(rows[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[25]_i_1 
       (.I0(rows[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[26]_i_1 
       (.I0(rows[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[27]_i_1 
       (.I0(rows[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[28]_i_1 
       (.I0(rows[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[29]_i_1 
       (.I0(rows[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[2]_i_1 
       (.I0(rows[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[30]_i_1 
       (.I0(rows[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_rows[31]_i_3_n_9 ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[5] ),
        .O(\int_rows[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[31]_i_2 
       (.I0(rows[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_9_[1] ),
        .I1(\waddr_reg_n_9_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_rows[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[3]_i_1 
       (.I0(rows[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[4]_i_1 
       (.I0(rows[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[5]_i_1 
       (.I0(rows[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[6]_i_1 
       (.I0(rows[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[7]_i_1 
       (.I0(rows[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[8]_i_1 
       (.I0(rows[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[9]_i_1 
       (.I0(rows[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[0]_i_1 
       (.I0(shift[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_shift0[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[10]_i_1 
       (.I0(shift[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_shift0[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[11]_i_1 
       (.I0(shift[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_shift0[11]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[12]_i_1 
       (.I0(shift[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_shift0[12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[13]_i_1 
       (.I0(shift[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_shift0[13]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[14]_i_1 
       (.I0(shift[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_shift0[14]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[15]_i_1 
       (.I0(shift[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_shift0[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[16]_i_1 
       (.I0(shift[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_shift0[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[17]_i_1 
       (.I0(shift[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_shift0[17]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[18]_i_1 
       (.I0(shift[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_shift0[18]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[19]_i_1 
       (.I0(shift[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_shift0[19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[1]_i_1 
       (.I0(shift[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_shift0[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[20]_i_1 
       (.I0(shift[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_shift0[20]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[21]_i_1 
       (.I0(shift[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_shift0[21]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[22]_i_1 
       (.I0(shift[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_shift0[22]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[23]_i_1 
       (.I0(shift[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_shift0[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[24]_i_1 
       (.I0(shift[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_shift0[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[25]_i_1 
       (.I0(shift[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_shift0[25]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[26]_i_1 
       (.I0(shift[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_shift0[26]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[27]_i_1 
       (.I0(shift[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_shift0[27]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[28]_i_1 
       (.I0(shift[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_shift0[28]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[29]_i_1 
       (.I0(shift[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_shift0[29]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[2]_i_1 
       (.I0(shift[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_shift0[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[30]_i_1 
       (.I0(shift[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_shift0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_shift[31]_i_1 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_shift[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[31]_i_2 
       (.I0(shift[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_shift0[31]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[3]_i_1 
       (.I0(shift[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_shift0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[4]_i_1 
       (.I0(shift[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_shift0[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[5]_i_1 
       (.I0(shift[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_shift0[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[6]_i_1 
       (.I0(shift[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_shift0[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[7]_i_1 
       (.I0(shift[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_shift0[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[8]_i_1 
       (.I0(shift[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_shift0[8]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[9]_i_1 
       (.I0(shift[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_shift0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[0]),
        .Q(shift[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[10] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[10]),
        .Q(shift[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[11] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[11]),
        .Q(shift[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[12] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[12]),
        .Q(shift[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[13] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[13]),
        .Q(shift[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[14] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[14]),
        .Q(shift[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[15] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[15]),
        .Q(shift[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[16] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[16]),
        .Q(shift[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[17] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[17]),
        .Q(shift[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[18] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[18]),
        .Q(shift[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[19] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[19]),
        .Q(shift[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[1]),
        .Q(shift[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[20] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[20]),
        .Q(shift[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[21] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[21]),
        .Q(shift[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[22] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[22]),
        .Q(shift[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[23] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[23]),
        .Q(shift[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[24] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[24]),
        .Q(shift[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[25] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[25]),
        .Q(shift[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[26] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[26]),
        .Q(shift[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[27] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[27]),
        .Q(shift[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[28] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[28]),
        .Q(shift[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[29] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[29]),
        .Q(shift[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[2]),
        .Q(shift[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[30] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[30]),
        .Q(shift[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[31] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[31]),
        .Q(shift[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[3]),
        .Q(shift[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[4]),
        .Q(shift[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[5]),
        .Q(shift[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[6]),
        .Q(shift[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[7]),
        .Q(shift[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[8] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[8]),
        .Q(shift[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[9] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[9]),
        .Q(shift[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I1(auto_restart_status_reg_n_9),
        .I2(p_4_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_9));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(int_task_ap_done_i_3_n_9),
        .I3(ar_hs),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_9),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_9 ),
        .I3(\rdata[0]_i_4_n_9 ),
        .I4(\rdata[0]_i_5_n_9 ),
        .O(\rdata[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(alpha[0]),
        .I2(rows[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_9_[0] ),
        .I1(shift[0]),
        .I2(cols[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_gie_reg_n_9),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_isr_reg_n_9_[0] ),
        .O(\rdata[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[10]_i_1 
       (.I0(alpha[10]),
        .I1(shift[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[10]),
        .I5(cols[10]),
        .O(\rdata[10]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[11]_i_1 
       (.I0(alpha[11]),
        .I1(shift[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[11]),
        .I5(cols[11]),
        .O(\rdata[11]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[12]_i_1 
       (.I0(alpha[12]),
        .I1(shift[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[12]),
        .I5(cols[12]),
        .O(\rdata[12]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[13]_i_1 
       (.I0(alpha[13]),
        .I1(shift[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[13]),
        .I5(cols[13]),
        .O(\rdata[13]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[14]_i_1 
       (.I0(alpha[14]),
        .I1(shift[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[14]),
        .I5(cols[14]),
        .O(\rdata[14]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[15]_i_1 
       (.I0(alpha[15]),
        .I1(shift[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[15]),
        .I5(cols[15]),
        .O(\rdata[15]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[16]_i_1 
       (.I0(alpha[16]),
        .I1(shift[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[16]),
        .I5(cols[16]),
        .O(\rdata[16]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[17]_i_1 
       (.I0(alpha[17]),
        .I1(shift[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[17]),
        .I5(cols[17]),
        .O(\rdata[17]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[18]_i_1 
       (.I0(alpha[18]),
        .I1(shift[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[18]),
        .I5(cols[18]),
        .O(\rdata[18]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[19]_i_1 
       (.I0(alpha[19]),
        .I1(shift[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[19]),
        .I5(cols[19]),
        .O(\rdata[19]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[1]_i_3_n_9 ),
        .I3(\rdata[1]_i_4_n_9 ),
        .I4(\rdata[1]_i_5_n_9 ),
        .O(\rdata[1]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done__0),
        .I1(alpha[1]),
        .I2(rows[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(shift[1]),
        .I2(cols[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[20]_i_1 
       (.I0(alpha[20]),
        .I1(shift[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[20]),
        .I5(cols[20]),
        .O(\rdata[20]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[21]_i_1 
       (.I0(alpha[21]),
        .I1(shift[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[21]),
        .I5(cols[21]),
        .O(\rdata[21]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[22]_i_1 
       (.I0(alpha[22]),
        .I1(shift[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[22]),
        .I5(cols[22]),
        .O(\rdata[22]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[23]_i_1 
       (.I0(alpha[23]),
        .I1(shift[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[23]),
        .I5(cols[23]),
        .O(\rdata[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[24]_i_1 
       (.I0(alpha[24]),
        .I1(shift[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[24]),
        .I5(cols[24]),
        .O(\rdata[24]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[25]_i_1 
       (.I0(alpha[25]),
        .I1(shift[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[25]),
        .I5(cols[25]),
        .O(\rdata[25]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[26]_i_1 
       (.I0(alpha[26]),
        .I1(shift[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[26]),
        .I5(cols[26]),
        .O(\rdata[26]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[27]_i_1 
       (.I0(alpha[27]),
        .I1(shift[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[27]),
        .I5(cols[27]),
        .O(\rdata[27]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[28]_i_1 
       (.I0(alpha[28]),
        .I1(shift[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[28]),
        .I5(cols[28]),
        .O(\rdata[28]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[29]_i_1 
       (.I0(alpha[29]),
        .I1(shift[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[29]),
        .I5(cols[29]),
        .O(\rdata[29]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_9 ),
        .I1(shift[2]),
        .I2(cols[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[2]),
        .I3(alpha[2]),
        .I4(p_4_in[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[30]_i_1 
       (.I0(alpha[30]),
        .I1(shift[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[30]),
        .I5(cols[30]),
        .O(\rdata[30]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[31]_i_3 
       (.I0(alpha[31]),
        .I1(shift[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[31]),
        .I5(cols[31]),
        .O(\rdata[31]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_9 ),
        .I1(shift[3]),
        .I2(cols[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[3]),
        .I3(alpha[3]),
        .I4(int_ap_ready__0),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[4]_i_1 
       (.I0(alpha[4]),
        .I1(shift[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[4]),
        .I5(cols[4]),
        .O(\rdata[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[5]_i_1 
       (.I0(alpha[5]),
        .I1(shift[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[5]),
        .I5(cols[5]),
        .O(\rdata[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[6]_i_1 
       (.I0(alpha[6]),
        .I1(shift[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[6]),
        .I5(cols[6]),
        .O(\rdata[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_9 ),
        .I1(shift[7]),
        .I2(cols[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[7]),
        .I3(alpha[7]),
        .I4(p_4_in[7]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[8]_i_1 
       (.I0(alpha[8]),
        .I1(shift[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[8]),
        .I5(cols[8]),
        .O(\rdata[8]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_9 ),
        .I1(shift[9]),
        .I2(cols[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[9]),
        .I3(alpha[9]),
        .I4(interrupt),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_9 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_9 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_9 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[9]_i_1_n_9 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_9 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[9]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_9_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_convertTo_2_0_2160_3840_1_2_2_8" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8
   (convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    Q,
    CO,
    mOutPtr0,
    mOutPtr0_0,
    \ap_CS_fsm_reg[2]_0 ,
    mOutPtr0_1,
    mOutPtr18_out,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    \ap_CS_fsm_reg[1]_0 ,
    \trunc_ln105_reg_206_reg[7] ,
    rev_fu_108_p2,
    ap_clk,
    ap_rst_n_inv,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    p_dst_rows_channel_empty_n,
    push_2,
    p_dst_cols_channel_empty_n,
    push_3,
    push_4,
    \mOutPtr_reg[0] ,
    int_ap_idle_i_2,
    int_ap_idle_i_2_0,
    out,
    D,
    \buf_reg_201_reg[9] ,
    if_dout,
    \height_reg_165_reg[15]_0 ,
    ap_rst_n,
    shift_c_empty_n);
  output convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  output icmp_ln104_reg_211;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output [2:0]Q;
  output [0:0]CO;
  output mOutPtr0;
  output mOutPtr0_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output mOutPtr0_1;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output push;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]\trunc_ln105_reg_206_reg[7] ;
  input rev_fu_108_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input p_dst_rows_channel_empty_n;
  input push_2;
  input p_dst_cols_channel_empty_n;
  input push_3;
  input push_4;
  input \mOutPtr_reg[0] ;
  input [0:0]int_ap_idle_i_2;
  input int_ap_idle_i_2_0;
  input [15:0]out;
  input [31:0]D;
  input [9:0]\buf_reg_201_reg[9] ;
  input [31:0]if_dout;
  input [15:0]\height_reg_165_reg[15]_0 ;
  input ap_rst_n;
  input shift_c_empty_n;

  wire [0:0]CO;
  wire [31:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[0]_i_1__1_n_9 ;
  wire \ap_CS_fsm[2]_i_10_n_9 ;
  wire \ap_CS_fsm[2]_i_11_n_9 ;
  wire \ap_CS_fsm[2]_i_12_n_9 ;
  wire \ap_CS_fsm[2]_i_13_n_9 ;
  wire \ap_CS_fsm[2]_i_14__0_n_9 ;
  wire \ap_CS_fsm[2]_i_15__0_n_9 ;
  wire \ap_CS_fsm[2]_i_16__0_n_9 ;
  wire \ap_CS_fsm[2]_i_17__0_n_9 ;
  wire \ap_CS_fsm[2]_i_18_n_9 ;
  wire \ap_CS_fsm[2]_i_19_n_9 ;
  wire \ap_CS_fsm[2]_i_20_n_9 ;
  wire \ap_CS_fsm[2]_i_5_n_9 ;
  wire \ap_CS_fsm[2]_i_6__0_n_9 ;
  wire \ap_CS_fsm[2]_i_7__0_n_9 ;
  wire \ap_CS_fsm[2]_i_8__0_n_9 ;
  wire \ap_CS_fsm[2]_i_9__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]\buf_reg_201_reg[9] ;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_data_full_n;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18;
  wire [15:0]height_reg_165;
  wire [15:0]\height_reg_165_reg[15]_0 ;
  wire icmp_ln104_reg_211;
  wire [31:0]if_dout;
  wire [0:0]int_ap_idle_i_2;
  wire int_ap_idle_i_2_0;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire mOutPtr0_1;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire [31:0]p_shift_read_reg_155;
  wire push;
  wire push_2;
  wire push_3;
  wire push_4;
  wire rev_fu_108_p2;
  wire rev_reg_170;
  wire \row_fu_58[0]_i_3_n_9 ;
  wire [12:0]row_fu_58_reg;
  wire \row_fu_58_reg[0]_i_2_n_10 ;
  wire \row_fu_58_reg[0]_i_2_n_11 ;
  wire \row_fu_58_reg[0]_i_2_n_12 ;
  wire \row_fu_58_reg[0]_i_2_n_13 ;
  wire \row_fu_58_reg[0]_i_2_n_14 ;
  wire \row_fu_58_reg[0]_i_2_n_15 ;
  wire \row_fu_58_reg[0]_i_2_n_16 ;
  wire \row_fu_58_reg[0]_i_2_n_9 ;
  wire \row_fu_58_reg[12]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_10 ;
  wire \row_fu_58_reg[4]_i_1_n_11 ;
  wire \row_fu_58_reg[4]_i_1_n_12 ;
  wire \row_fu_58_reg[4]_i_1_n_13 ;
  wire \row_fu_58_reg[4]_i_1_n_14 ;
  wire \row_fu_58_reg[4]_i_1_n_15 ;
  wire \row_fu_58_reg[4]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_9 ;
  wire \row_fu_58_reg[8]_i_1_n_10 ;
  wire \row_fu_58_reg[8]_i_1_n_11 ;
  wire \row_fu_58_reg[8]_i_1_n_12 ;
  wire \row_fu_58_reg[8]_i_1_n_13 ;
  wire \row_fu_58_reg[8]_i_1_n_14 ;
  wire \row_fu_58_reg[8]_i_1_n_15 ;
  wire \row_fu_58_reg[8]_i_1_n_16 ;
  wire \row_fu_58_reg[8]_i_1_n_9 ;
  wire shift_c_empty_n;
  wire [31:0]sub_i377_i_reg_175;
  wire [7:0]\trunc_ln105_reg_206_reg[7] ;
  wire [15:0]width_reg_160;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF55553FFF0000)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CO),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(shift_c_empty_n),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__1_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(height_reg_165[12]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[13]),
        .O(\ap_CS_fsm[2]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(height_reg_165[10]),
        .I1(row_fu_58_reg[10]),
        .I2(height_reg_165[11]),
        .I3(row_fu_58_reg[11]),
        .O(\ap_CS_fsm[2]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(height_reg_165[8]),
        .I1(row_fu_58_reg[8]),
        .I2(height_reg_165[9]),
        .I3(row_fu_58_reg[9]),
        .O(\ap_CS_fsm[2]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(height_reg_165[6]),
        .I1(row_fu_58_reg[6]),
        .I2(row_fu_58_reg[7]),
        .I3(height_reg_165[7]),
        .O(\ap_CS_fsm[2]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(height_reg_165[4]),
        .I1(row_fu_58_reg[4]),
        .I2(row_fu_58_reg[5]),
        .I3(height_reg_165[5]),
        .O(\ap_CS_fsm[2]_i_14__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(height_reg_165[2]),
        .I1(row_fu_58_reg[2]),
        .I2(row_fu_58_reg[3]),
        .I3(height_reg_165[3]),
        .O(\ap_CS_fsm[2]_i_15__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(height_reg_165[0]),
        .I1(row_fu_58_reg[0]),
        .I2(row_fu_58_reg[1]),
        .I3(height_reg_165[1]),
        .O(\ap_CS_fsm[2]_i_16__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(height_reg_165[6]),
        .I1(row_fu_58_reg[6]),
        .I2(height_reg_165[7]),
        .I3(row_fu_58_reg[7]),
        .O(\ap_CS_fsm[2]_i_17__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(height_reg_165[4]),
        .I1(row_fu_58_reg[4]),
        .I2(height_reg_165[5]),
        .I3(row_fu_58_reg[5]),
        .O(\ap_CS_fsm[2]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(height_reg_165[2]),
        .I1(row_fu_58_reg[2]),
        .I2(height_reg_165[3]),
        .I3(row_fu_58_reg[3]),
        .O(\ap_CS_fsm[2]_i_19_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(height_reg_165[0]),
        .I1(row_fu_58_reg[0]),
        .I2(height_reg_165[1]),
        .I3(row_fu_58_reg[1]),
        .O(\ap_CS_fsm[2]_i_20_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(\ap_CS_fsm[2]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(height_reg_165[12]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[13]),
        .O(\ap_CS_fsm[2]_i_6__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(height_reg_165[10]),
        .I1(row_fu_58_reg[10]),
        .I2(row_fu_58_reg[11]),
        .I3(height_reg_165[11]),
        .O(\ap_CS_fsm[2]_i_7__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(height_reg_165[8]),
        .I1(row_fu_58_reg[8]),
        .I2(row_fu_58_reg[9]),
        .I3(height_reg_165[9]),
        .O(\ap_CS_fsm[2]_i_8__0_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(\ap_CS_fsm[2]_i_9__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_9 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__0_n_10 ,\ap_CS_fsm_reg[2]_i_2__0_n_11 ,\ap_CS_fsm_reg[2]_i_2__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_9 ,\ap_CS_fsm[2]_i_6__0_n_9 ,\ap_CS_fsm[2]_i_7__0_n_9 ,\ap_CS_fsm[2]_i_8__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__0_n_9 ,\ap_CS_fsm[2]_i_10_n_9 ,\ap_CS_fsm[2]_i_11_n_9 ,\ap_CS_fsm[2]_i_12_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_9 ,\ap_CS_fsm_reg[2]_i_4__0_n_10 ,\ap_CS_fsm_reg[2]_i_4__0_n_11 ,\ap_CS_fsm_reg[2]_i_4__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_9 ,\ap_CS_fsm[2]_i_14__0_n_9 ,\ap_CS_fsm[2]_i_15__0_n_9 ,\ap_CS_fsm[2]_i_16__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__0_n_9 ,\ap_CS_fsm[2]_i_18_n_9 ,\ap_CS_fsm[2]_i_19_n_9 ,\ap_CS_fsm[2]_i_20_n_9 }));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_3__0
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__1
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(push_2),
        .O(mOutPtr0));
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__2
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(push_3),
        .O(mOutPtr0_0));
  sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80
       (.CO(CO),
        .D({grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17,grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18}),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_reg_201_reg[9]_0 (\buf_reg_201_reg[9] ),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .\icmp_ln104_reg_211[0]_i_18_0 (sub_i377_i_reg_175),
        .\icmp_ln104_reg_211[0]_i_21_0 (p_shift_read_reg_155),
        .icmp_ln81_fu_111_p2_carry__0_0(width_reg_160),
        .mOutPtr0_1(mOutPtr0_1),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push),
        .push_4(push_4),
        .rev_reg_170(rev_reg_170),
        .shift_c_empty_n(shift_c_empty_n),
        .\trunc_ln105_reg_206_reg[7]_0 (\trunc_ln105_reg_206_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12),
        .Q(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \height_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [0]),
        .Q(height_reg_165[0]),
        .R(1'b0));
  FDRE \height_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [10]),
        .Q(height_reg_165[10]),
        .R(1'b0));
  FDRE \height_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [11]),
        .Q(height_reg_165[11]),
        .R(1'b0));
  FDRE \height_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [12]),
        .Q(height_reg_165[12]),
        .R(1'b0));
  FDRE \height_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [13]),
        .Q(height_reg_165[13]),
        .R(1'b0));
  FDRE \height_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [14]),
        .Q(height_reg_165[14]),
        .R(1'b0));
  FDRE \height_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [15]),
        .Q(height_reg_165[15]),
        .R(1'b0));
  FDRE \height_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [1]),
        .Q(height_reg_165[1]),
        .R(1'b0));
  FDRE \height_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [2]),
        .Q(height_reg_165[2]),
        .R(1'b0));
  FDRE \height_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [3]),
        .Q(height_reg_165[3]),
        .R(1'b0));
  FDRE \height_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [4]),
        .Q(height_reg_165[4]),
        .R(1'b0));
  FDRE \height_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [5]),
        .Q(height_reg_165[5]),
        .R(1'b0));
  FDRE \height_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [6]),
        .Q(height_reg_165[6]),
        .R(1'b0));
  FDRE \height_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [7]),
        .Q(height_reg_165[7]),
        .R(1'b0));
  FDRE \height_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [8]),
        .Q(height_reg_165[8]),
        .R(1'b0));
  FDRE \height_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [9]),
        .Q(height_reg_165[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_idle_i_4
       (.I0(Q[0]),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(int_ap_idle_i_2),
        .I4(int_ap_idle_i_2_0),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \p_shift_read_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[0]),
        .Q(p_shift_read_reg_155[0]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[10]),
        .Q(p_shift_read_reg_155[10]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[11]),
        .Q(p_shift_read_reg_155[11]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[12]),
        .Q(p_shift_read_reg_155[12]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[13]),
        .Q(p_shift_read_reg_155[13]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[14]),
        .Q(p_shift_read_reg_155[14]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[15]),
        .Q(p_shift_read_reg_155[15]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[16]),
        .Q(p_shift_read_reg_155[16]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[17]),
        .Q(p_shift_read_reg_155[17]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[18]),
        .Q(p_shift_read_reg_155[18]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[19]),
        .Q(p_shift_read_reg_155[19]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[1]),
        .Q(p_shift_read_reg_155[1]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[20]),
        .Q(p_shift_read_reg_155[20]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[21]),
        .Q(p_shift_read_reg_155[21]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[22]),
        .Q(p_shift_read_reg_155[22]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[23]),
        .Q(p_shift_read_reg_155[23]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[24]),
        .Q(p_shift_read_reg_155[24]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[25]),
        .Q(p_shift_read_reg_155[25]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[26]),
        .Q(p_shift_read_reg_155[26]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[27]),
        .Q(p_shift_read_reg_155[27]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[28]),
        .Q(p_shift_read_reg_155[28]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[29]),
        .Q(p_shift_read_reg_155[29]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[2]),
        .Q(p_shift_read_reg_155[2]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[30]),
        .Q(p_shift_read_reg_155[30]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[31]),
        .Q(p_shift_read_reg_155[31]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[3]),
        .Q(p_shift_read_reg_155[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[4]),
        .Q(p_shift_read_reg_155[4]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[5]),
        .Q(p_shift_read_reg_155[5]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[6]),
        .Q(p_shift_read_reg_155[6]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[7]),
        .Q(p_shift_read_reg_155[7]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[8]),
        .Q(p_shift_read_reg_155[8]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[9]),
        .Q(p_shift_read_reg_155[9]),
        .R(1'b0));
  FDRE \rev_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(rev_fu_108_p2),
        .Q(rev_reg_170),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_58[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_58[0]_i_3 
       (.I0(row_fu_58_reg[0]),
        .O(\row_fu_58[0]_i_3_n_9 ));
  FDRE \row_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_16 ),
        .Q(row_fu_58_reg[0]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_58_reg[0]_i_2_n_9 ,\row_fu_58_reg[0]_i_2_n_10 ,\row_fu_58_reg[0]_i_2_n_11 ,\row_fu_58_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_58_reg[0]_i_2_n_13 ,\row_fu_58_reg[0]_i_2_n_14 ,\row_fu_58_reg[0]_i_2_n_15 ,\row_fu_58_reg[0]_i_2_n_16 }),
        .S({row_fu_58_reg[3:1],\row_fu_58[0]_i_3_n_9 }));
  FDRE \row_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_14 ),
        .Q(row_fu_58_reg[10]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_13 ),
        .Q(row_fu_58_reg[11]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[12]_i_1_n_16 ),
        .Q(row_fu_58_reg[12]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[12]_i_1 
       (.CI(\row_fu_58_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_58_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_58_reg[12]}));
  FDRE \row_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_15 ),
        .Q(row_fu_58_reg[1]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_14 ),
        .Q(row_fu_58_reg[2]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_13 ),
        .Q(row_fu_58_reg[3]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_16 ),
        .Q(row_fu_58_reg[4]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[4]_i_1 
       (.CI(\row_fu_58_reg[0]_i_2_n_9 ),
        .CO({\row_fu_58_reg[4]_i_1_n_9 ,\row_fu_58_reg[4]_i_1_n_10 ,\row_fu_58_reg[4]_i_1_n_11 ,\row_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[4]_i_1_n_13 ,\row_fu_58_reg[4]_i_1_n_14 ,\row_fu_58_reg[4]_i_1_n_15 ,\row_fu_58_reg[4]_i_1_n_16 }),
        .S(row_fu_58_reg[7:4]));
  FDRE \row_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_15 ),
        .Q(row_fu_58_reg[5]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_14 ),
        .Q(row_fu_58_reg[6]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_13 ),
        .Q(row_fu_58_reg[7]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_16 ),
        .Q(row_fu_58_reg[8]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[8]_i_1 
       (.CI(\row_fu_58_reg[4]_i_1_n_9 ),
        .CO({\row_fu_58_reg[8]_i_1_n_9 ,\row_fu_58_reg[8]_i_1_n_10 ,\row_fu_58_reg[8]_i_1_n_11 ,\row_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[8]_i_1_n_13 ,\row_fu_58_reg[8]_i_1_n_14 ,\row_fu_58_reg[8]_i_1_n_15 ,\row_fu_58_reg[8]_i_1_n_16 }),
        .S(row_fu_58_reg[11:8]));
  FDRE \row_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_15 ),
        .Q(row_fu_58_reg[9]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \sub_i377_i_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[0]),
        .Q(sub_i377_i_reg_175[0]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[10]),
        .Q(sub_i377_i_reg_175[10]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[11]),
        .Q(sub_i377_i_reg_175[11]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[12]),
        .Q(sub_i377_i_reg_175[12]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[13]),
        .Q(sub_i377_i_reg_175[13]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[14]),
        .Q(sub_i377_i_reg_175[14]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[15]),
        .Q(sub_i377_i_reg_175[15]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[16]),
        .Q(sub_i377_i_reg_175[16]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[17]),
        .Q(sub_i377_i_reg_175[17]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[18]),
        .Q(sub_i377_i_reg_175[18]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[19]),
        .Q(sub_i377_i_reg_175[19]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[1]),
        .Q(sub_i377_i_reg_175[1]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[20]),
        .Q(sub_i377_i_reg_175[20]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[21]),
        .Q(sub_i377_i_reg_175[21]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[22]),
        .Q(sub_i377_i_reg_175[22]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[23]),
        .Q(sub_i377_i_reg_175[23]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[24]),
        .Q(sub_i377_i_reg_175[24]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[25]),
        .Q(sub_i377_i_reg_175[25]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[26]),
        .Q(sub_i377_i_reg_175[26]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[27]),
        .Q(sub_i377_i_reg_175[27]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[28]),
        .Q(sub_i377_i_reg_175[28]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[29]),
        .Q(sub_i377_i_reg_175[29]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[2]),
        .Q(sub_i377_i_reg_175[2]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[30]),
        .Q(sub_i377_i_reg_175[30]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[31]),
        .Q(sub_i377_i_reg_175[31]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[3]),
        .Q(sub_i377_i_reg_175[3]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[4]),
        .Q(sub_i377_i_reg_175[4]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[5]),
        .Q(sub_i377_i_reg_175[5]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[6]),
        .Q(sub_i377_i_reg_175[6]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[7]),
        .Q(sub_i377_i_reg_175[7]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[8]),
        .Q(sub_i377_i_reg_175[8]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[9]),
        .Q(sub_i377_i_reg_175[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \width_reg_160[15]_i_1 
       (.I0(Q[0]),
        .I1(shift_c_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .O(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[12]),
        .Q(width_reg_160[12]),
        .R(1'b0));
  FDRE \width_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[13]),
        .Q(width_reg_160[13]),
        .R(1'b0));
  FDRE \width_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[14]),
        .Q(width_reg_160[14]),
        .R(1'b0));
  FDRE \width_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[15]),
        .Q(width_reg_160[15]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
   (icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    mOutPtr0_1,
    mOutPtr18_out,
    push,
    D,
    \trunc_ln105_reg_206_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    Q,
    CO,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    push_4,
    \mOutPtr_reg[0] ,
    icmp_ln81_fu_111_p2_carry__0_0,
    \icmp_ln104_reg_211[0]_i_18_0 ,
    ap_rst_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    shift_c_empty_n,
    \buf_reg_201_reg[9]_0 ,
    \icmp_ln104_reg_211[0]_i_21_0 ,
    rev_reg_170);
  output icmp_ln104_reg_211;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[2] ;
  output mOutPtr0_1;
  output mOutPtr18_out;
  output push;
  output [1:0]D;
  output [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [2:0]Q;
  input [0:0]CO;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input push_4;
  input \mOutPtr_reg[0] ;
  input [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  input [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  input ap_rst_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input shift_c_empty_n;
  input [9:0]\buf_reg_201_reg[9]_0 ;
  input [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  input rev_reg_170;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]buf_reg_201;
  wire [9:0]\buf_reg_201_reg[9]_0 ;
  wire [12:0]col_6_fu_117_p2;
  wire \col_fu_58_reg_n_9_[0] ;
  wire \col_fu_58_reg_n_9_[10] ;
  wire \col_fu_58_reg_n_9_[11] ;
  wire \col_fu_58_reg_n_9_[12] ;
  wire \col_fu_58_reg_n_9_[1] ;
  wire \col_fu_58_reg_n_9_[2] ;
  wire \col_fu_58_reg_n_9_[3] ;
  wire \col_fu_58_reg_n_9_[4] ;
  wire \col_fu_58_reg_n_9_[5] ;
  wire \col_fu_58_reg_n_9_[6] ;
  wire \col_fu_58_reg_n_9_[7] ;
  wire \col_fu_58_reg_n_9_[8] ;
  wire \col_fu_58_reg_n_9_[9] ;
  wire dst_1_data_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire icmp_ln104_fu_162_p2;
  wire icmp_ln104_reg_211;
  wire \icmp_ln104_reg_211[0]_i_10_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_11_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_12_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_13_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_14_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_15_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_16_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_17_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  wire \icmp_ln104_reg_211[0]_i_18_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_19_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_20_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  wire \icmp_ln104_reg_211[0]_i_21_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_22_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_23_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_24_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_25_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_26_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_27_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_28_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_2_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_3_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_4_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_5_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_6_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_7_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_8_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_9_n_9 ;
  wire icmp_ln81_fu_111_p2;
  wire [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  wire icmp_ln81_fu_111_p2_carry__0_i_1_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_i_5_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_n_10;
  wire icmp_ln81_fu_111_p2_carry__0_n_11;
  wire icmp_ln81_fu_111_p2_carry__0_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_10;
  wire icmp_ln81_fu_111_p2_carry_n_11;
  wire icmp_ln81_fu_111_p2_carry_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_9;
  wire mOutPtr0_1;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_4;
  wire rev_reg_170;
  wire shift_c_empty_n;
  wire \trunc_ln105_reg_206[0]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_6_n_9 ;
  wire [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hD0000000)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(dst_1_data_full_n),
        .I4(Q[2]),
        .O(push));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAFA8808)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAEA2FFA2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(p_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(dst_1_data_full_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \buf_reg_201[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(dst_1_data_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \buf_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [0]),
        .Q(buf_reg_201[0]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [1]),
        .Q(buf_reg_201[1]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [2]),
        .Q(buf_reg_201[2]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [3]),
        .Q(buf_reg_201[3]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [4]),
        .Q(buf_reg_201[4]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [5]),
        .Q(buf_reg_201[5]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [6]),
        .Q(buf_reg_201[6]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [7]),
        .Q(buf_reg_201[7]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [8]),
        .Q(buf_reg_201[8]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [9]),
        .Q(buf_reg_201[9]),
        .R(1'b0));
  FDRE \col_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[0]),
        .Q(\col_fu_58_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[10]),
        .Q(\col_fu_58_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[11]),
        .Q(\col_fu_58_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[12]),
        .Q(\col_fu_58_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[1]),
        .Q(\col_fu_58_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[2]),
        .Q(\col_fu_58_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[3]),
        .Q(\col_fu_58_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[4]),
        .Q(\col_fu_58_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[5]),
        .Q(\col_fu_58_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[6]),
        .Q(\col_fu_58_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[7]),
        .Q(\col_fu_58_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[8]),
        .Q(\col_fu_58_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[9]),
        .Q(\col_fu_58_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .E(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_58_reg[12] (col_6_fu_117_p2),
        .\col_fu_58_reg[12]_0 ({\col_fu_58_reg_n_9_[12] ,\col_fu_58_reg_n_9_[11] ,\col_fu_58_reg_n_9_[10] ,\col_fu_58_reg_n_9_[9] ,\col_fu_58_reg_n_9_[8] ,\col_fu_58_reg_n_9_[7] ,\col_fu_58_reg_n_9_[6] ,\col_fu_58_reg_n_9_[5] ,\col_fu_58_reg_n_9_[4] ,\col_fu_58_reg_n_9_[3] ,\col_fu_58_reg_n_9_[2] ,\col_fu_58_reg_n_9_[1] ,\col_fu_58_reg_n_9_[0] }),
        .\col_fu_58_reg[12]_1 (ap_enable_reg_pp0_iter3_reg_0),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(icmp_ln81_fu_111_p2),
        .icmp_ln81_fu_111_p2_carry__0(icmp_ln81_fu_111_p2_carry__0_0[13:0]),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .shift_c_empty_n(shift_c_empty_n),
        .\width_reg_160_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\width_reg_160_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF)) 
    \icmp_ln104_reg_211[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_3_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_6_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(icmp_ln104_fu_162_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FE00)) 
    \icmp_ln104_reg_211[0]_i_10 
       (.I0(buf_reg_201[4]),
        .I1(buf_reg_201[3]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I5(\icmp_ln104_reg_211[0]_i_22_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_10_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \icmp_ln104_reg_211[0]_i_11 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \icmp_ln104_reg_211[0]_i_12 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\icmp_ln104_reg_211[0]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \icmp_ln104_reg_211[0]_i_13 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[5]),
        .O(\icmp_ln104_reg_211[0]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln104_reg_211[0]_i_14 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[7]),
        .O(\icmp_ln104_reg_211[0]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEAAAA)) 
    \icmp_ln104_reg_211[0]_i_15 
       (.I0(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .O(\icmp_ln104_reg_211[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_16 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [30]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [10]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [24]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [13]),
        .O(\icmp_ln104_reg_211[0]_i_16_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln104_reg_211[0]_i_17 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [12]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [25]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [26]),
        .I4(\icmp_ln104_reg_211[0]_i_23_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_18 
       (.I0(\icmp_ln104_reg_211[0]_i_24_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_25_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [4]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [17]),
        .O(\icmp_ln104_reg_211[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_19 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [15]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [13]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [11]),
        .O(\icmp_ln104_reg_211[0]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'hF7F7FFFFF7F7FFF0)) 
    \icmp_ln104_reg_211[0]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_10_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_20 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [10]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [12]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [21]),
        .I4(\icmp_ln104_reg_211[0]_i_26_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_20_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_21 
       (.I0(\icmp_ln104_reg_211[0]_i_27_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_28_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [27]),
        .O(\icmp_ln104_reg_211[0]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A80)) 
    \icmp_ln104_reg_211[0]_i_22 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I1(buf_reg_201[0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[8]),
        .I4(buf_reg_201[7]),
        .I5(buf_reg_201[6]),
        .O(\icmp_ln104_reg_211[0]_i_22_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_23 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [28]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [21]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [20]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [15]),
        .O(\icmp_ln104_reg_211[0]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_24 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [6]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [14]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [27]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [18]),
        .I5(rev_reg_170),
        .O(\icmp_ln104_reg_211[0]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_25 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [11]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [19]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [9]),
        .O(\icmp_ln104_reg_211[0]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_26 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [26]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [24]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [30]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [19]),
        .O(\icmp_ln104_reg_211[0]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln104_reg_211[0]_i_27 
       (.I0(rev_reg_170),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [4]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [25]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [18]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [20]),
        .O(\icmp_ln104_reg_211[0]_i_27_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_28 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [16]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [28]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [14]),
        .O(\icmp_ln104_reg_211[0]_i_28_n_9 ));
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    \icmp_ln104_reg_211[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_14_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\icmp_ln104_reg_211[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFF0F0D0D0)) 
    \icmp_ln104_reg_211[0]_i_4 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_15_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .O(\icmp_ln104_reg_211[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln104_reg_211[0]_i_5 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [16]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_16_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_17_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFEEFFEFFFEF)) 
    \icmp_ln104_reg_211[0]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_7 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [17]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_19_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_20_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_21_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_8 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[7]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .O(\icmp_ln104_reg_211[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_9 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .O(\icmp_ln104_reg_211[0]_i_9_n_9 ));
  FDRE \icmp_ln104_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln104_fu_162_p2),
        .Q(icmp_ln104_reg_211),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_111_p2_carry_n_9,icmp_ln81_fu_111_p2_carry_n_10,icmp_ln81_fu_111_p2_carry_n_11,icmp_ln81_fu_111_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .O(NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry__0
       (.CI(icmp_ln81_fu_111_p2_carry_n_9),
        .CO({icmp_ln81_fu_111_p2,icmp_ln81_fu_111_p2_carry__0_n_10,icmp_ln81_fu_111_p2_carry__0_n_11,icmp_ln81_fu_111_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln81_fu_111_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .O(NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln81_fu_111_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln81_fu_111_p2_carry__0_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln81_fu_111_p2_carry__0_i_5
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dst_data_empty_n),
        .I4(push_4),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h2A22AAAAAAAAAAAA)) 
    \mOutPtr[1]_i_2__0 
       (.I0(push_4),
        .I1(Q[2]),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Q[2]),
        .I1(dst_1_data_full_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(p_dst_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(push_4),
        .O(mOutPtr0_1));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \trunc_ln105_reg_206[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I1(\trunc_ln105_reg_206[0]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I3(\trunc_ln105_reg_206[0]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_206[0]_i_2 
       (.I0(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I4(\trunc_ln105_reg_206[0]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \trunc_ln105_reg_206[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[0]_i_4 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[0]),
        .O(\trunc_ln105_reg_206[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[1]_i_1 
       (.I0(\trunc_ln105_reg_206[1]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \trunc_ln105_reg_206[1]_i_2 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[1]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[1]_i_3 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[1]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[1]_i_4 
       (.I0(buf_reg_201[5]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[1]),
        .O(\trunc_ln105_reg_206[1]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \trunc_ln105_reg_206[2]_i_1 
       (.I0(\trunc_ln105_reg_206[2]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \trunc_ln105_reg_206[2]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[2]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[2]_i_4 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[3]_i_1 
       (.I0(\trunc_ln105_reg_206[3]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[3]_i_2 
       (.I0(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[3]_i_3 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[5]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[3]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[3]_i_4 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[3]_i_5 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[4]_i_1 
       (.I0(\trunc_ln105_reg_206[4]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[4]_i_2 
       (.I0(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[4]_i_3 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[4]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[4]_i_4 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[5]_i_1 
       (.I0(\trunc_ln105_reg_206[5]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[5]_i_2 
       (.I0(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[5]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[5]_i_4 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[5]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFCCFFFFFF47FF47)) 
    \trunc_ln105_reg_206[5]_i_5 
       (.I0(buf_reg_201[2]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[0]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF2070)) 
    \trunc_ln105_reg_206[6]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I4(\trunc_ln105_reg_206[6]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \trunc_ln105_reg_206[6]_i_2 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(buf_reg_201[5]),
        .O(\trunc_ln105_reg_206[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[6]_i_3 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \trunc_ln105_reg_206[7]_i_1 
       (.I0(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\trunc_ln105_reg_206[7]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFDDFFFFCFDD0000)) 
    \trunc_ln105_reg_206[7]_i_2 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \trunc_ln105_reg_206[7]_i_3 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h02020232)) 
    \trunc_ln105_reg_206[7]_i_4 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I3(\trunc_ln105_reg_206[7]_i_6_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .O(\trunc_ln105_reg_206[7]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[7]_i_5 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[7]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[7]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \trunc_ln105_reg_206[7]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[8]),
        .O(\trunc_ln105_reg_206[7]_i_6_n_9 ));
  FDRE \trunc_ln105_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[0]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[1]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[2]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[3]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[4]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[5]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[6]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[7]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S
   (\mOutPtr_reg[0]_0 ,
    p_dst_data_empty_n,
    p_dst_data_full_n,
    \SRL_SIG_reg[1][9] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr18_out,
    mOutPtr0,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output p_dst_data_empty_n;
  output p_dst_data_full_n;
  output [9:0]\SRL_SIG_reg[1][9] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr18_out;
  input mOutPtr0;
  input [0:0]E;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_9;
  wire full_n_i_1__9_n_9;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_1__9_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg U_sobel_accel_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .\buf_reg_201_reg[0] (\mOutPtr_reg_n_9_[1] ),
        .\buf_reg_201_reg[9] (\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__9
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr0),
        .I4(p_dst_data_empty_n),
        .O(empty_n_i_1__9_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_9),
        .Q(p_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__9
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(mOutPtr18_out),
        .I3(mOutPtr0),
        .I4(p_dst_data_full_n),
        .O(full_n_i_1__9_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_9),
        .Q(p_dst_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr18_out),
        .I2(mOutPtr0),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w16_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg
   (\SRL_SIG_reg[1][9]_0 ,
    E,
    D,
    ap_clk,
    \buf_reg_201_reg[9] ,
    \buf_reg_201_reg[0] );
  output [9:0]\SRL_SIG_reg[1][9]_0 ;
  input [0:0]E;
  input [9:0]D;
  input ap_clk;
  input \buf_reg_201_reg[9] ;
  input \buf_reg_201_reg[0] ;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire [9:0]\SRL_SIG_reg[1][9]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \buf_reg_201_reg[0] ;
  wire \buf_reg_201_reg[9] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[9]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w24_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S
   (in_mat_data_empty_n,
    in_mat_data_full_n,
    ap_block_pp0_stage0_subdone,
    d1,
    \mOutPtr_reg[0]_0 ,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_0,
    push,
    pop,
    \mOutPtr_reg[0]_1 ,
    D);
  output in_mat_data_empty_n;
  output in_mat_data_full_n;
  output ap_block_pp0_stage0_subdone;
  output [23:0]d1;
  output \mOutPtr_reg[0]_0 ;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_0;
  input push;
  input pop;
  input \mOutPtr_reg[0]_1 ;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire empty_n_i_1__16_n_9;
  wire full_n_i_1__16_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire \mOutPtr[1]_i_1__10_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [23:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire pop;
  wire push;
  wire ram_reg_2;
  wire ram_reg_2_0;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg U_sobel_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cmp_i_i603_i_reg_614(cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0] ),
        .d1(d1),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .push(push),
        .ram_reg_0(\mOutPtr_reg_n_9_[1] ),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(\mOutPtr_reg[0]_0 ),
        .ram_reg_2_1(ram_reg_2_0));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFFFB2222)) 
    empty_n_i_1__16
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(in_mat_data_empty_n),
        .O(empty_n_i_1__16_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_9),
        .Q(in_mat_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFFD4444)) 
    full_n_i_1__16
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(in_mat_data_full_n),
        .O(full_n_i_1__16_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_9),
        .Q(in_mat_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__10 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w24_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg
   (d1,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_2,
    ram_reg_0,
    ram_reg_2_0,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_1,
    push,
    D,
    ap_clk);
  output [23:0]d1;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\mOutPtr_reg[1] ;
  input ram_reg_2;
  input ram_reg_0;
  input ram_reg_2_0;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_1;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire [23:0]\mOutPtr_reg[1] ;
  wire push;
  wire ram_reg_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_10__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [0]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_11__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\SRL_SIG_reg[1]_1 [8]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [8]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\mOutPtr_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_15
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(d1[7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\mOutPtr_reg[1] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_16
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(d1[6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\mOutPtr_reg[1] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_17
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(d1[5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\mOutPtr_reg[1] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_18
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(d1[4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_19
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(d1[3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_20
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(d1[2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_20__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_21
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_21__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_22
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_22__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .O(\mOutPtr_reg[1] [8]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [7]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [6]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [5]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [4]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [3]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [2]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(\SRL_SIG_reg[1]_1 [16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [16]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(\SRL_SIG_reg[1]_1 [16]),
        .O(\mOutPtr_reg[1] [16]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [15]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_2__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(\mOutPtr_reg[1] [15]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [14]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_3__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .O(\mOutPtr_reg[1] [14]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_4
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [13]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_4__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .O(\mOutPtr_reg[1] [13]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_5
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [12]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_5__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .O(\mOutPtr_reg[1] [12]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_6
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .I5(\SRL_SIG_reg[1]_1 [11]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [11]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_6__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(\mOutPtr_reg[1] [11]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_7
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\SRL_SIG_reg[1]_1 [10]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [10]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_7__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .O(\mOutPtr_reg[1] [10]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_8
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\SRL_SIG_reg[1]_1 [9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [9]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_8__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\SRL_SIG_reg[1]_1 [9]),
        .O(\mOutPtr_reg[1] [9]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_9
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [17]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_9__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .O(\mOutPtr_reg[1] [17]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [23]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .O(\mOutPtr_reg[1] [23]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .I4(\SRL_SIG_reg[1]_1 [22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [22]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_2__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .I4(\SRL_SIG_reg[1]_1 [22]),
        .O(\mOutPtr_reg[1] [22]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [21]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_3__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .O(\mOutPtr_reg[1] [21]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_4
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [20]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_4__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .O(\mOutPtr_reg[1] [20]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [19]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_5__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .O(\mOutPtr_reg[1] [19]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_6
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(\SRL_SIG_reg[1]_1 [18]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [18]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_6__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(\SRL_SIG_reg[1]_1 [18]),
        .O(\mOutPtr_reg[1] [18]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S
   (S,
    Q,
    \SRL_SIG_reg[0][11] ,
    addr,
    \SRL_SIG_reg[0][14] ,
    DI,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][30] ,
    empty_n_reg_0,
    in_mat_cols_c15_channel_empty_n,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg,
    ap_sync_channel_write_in_mat_cols_c15_channel,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][30]_0 ,
    D,
    icmp_ln81_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln81_fu_107_p2_carry,
    icmp_ln81_fu_107_p2_carry_0,
    icmp_ln81_fu_107_p2_carry_1,
    icmp_ln81_fu_107_p2_carry_2,
    icmp_ln81_fu_107_p2_carry__0_0,
    icmp_ln81_fu_107_p2_carry__0_1,
    in_mat_rows_c14_channel_empty_n,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    dst_1_rows_channel_full_n,
    Block_entry2_proc_U0_ap_start,
    \SRL_SIG_reg[0][31] ,
    empty_n_reg_1,
    CO,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [3:0]S;
  output [5:0]Q;
  output [5:0]\SRL_SIG_reg[0][11] ;
  output addr;
  output [3:0]\SRL_SIG_reg[0][14] ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][30] ;
  output empty_n_reg_0;
  output in_mat_cols_c15_channel_empty_n;
  output ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg;
  output ap_sync_channel_write_in_mat_cols_c15_channel;
  output [3:0]\SRL_SIG_reg[0][22] ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [15:0]D;
  input [5:0]icmp_ln81_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln81_fu_107_p2_carry;
  input icmp_ln81_fu_107_p2_carry_0;
  input icmp_ln81_fu_107_p2_carry_1;
  input icmp_ln81_fu_107_p2_carry_2;
  input icmp_ln81_fu_107_p2_carry__0_0;
  input icmp_ln81_fu_107_p2_carry__0_1;
  input in_mat_rows_c14_channel_empty_n;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input dst_1_rows_channel_full_n;
  input Block_entry2_proc_U0_ap_start;
  input \SRL_SIG_reg[0][31] ;
  input [0:0]empty_n_reg_1;
  input [0:0]CO;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11] ;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][22] ;
  wire [3:0]\SRL_SIG_reg[0][30] ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire addr;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__6_n_9;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_1__6_n_9;
  wire full_n_reg_0;
  wire icmp_ln81_fu_107_p2_carry;
  wire icmp_ln81_fu_107_p2_carry_0;
  wire icmp_ln81_fu_107_p2_carry_1;
  wire icmp_ln81_fu_107_p2_carry_2;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0;
  wire icmp_ln81_fu_107_p2_carry__0_0;
  wire icmp_ln81_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c15_channel_full_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_9 ;
  wire \mOutPtr[1]_i_1__6_n_9 ;
  wire push;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .icmp_ln81_fu_107_p2_carry(addr),
        .icmp_ln81_fu_107_p2_carry_0(icmp_ln81_fu_107_p2_carry),
        .icmp_ln81_fu_107_p2_carry_1(icmp_ln81_fu_107_p2_carry_0),
        .icmp_ln81_fu_107_p2_carry_2(icmp_ln81_fu_107_p2_carry_1),
        .icmp_ln81_fu_107_p2_carry_3(icmp_ln81_fu_107_p2_carry_2),
        .icmp_ln81_fu_107_p2_carry__0(icmp_ln81_fu_107_p2_carry__0),
        .icmp_ln81_fu_107_p2_carry__0_0(icmp_ln81_fu_107_p2_carry__0_0),
        .icmp_ln81_fu_107_p2_carry__0_1(icmp_ln81_fu_107_p2_carry__0_1),
        .if_din(if_din),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(in_mat_cols_c15_channel_empty_n),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_6
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(in_mat_cols_c15_channel_full_n),
        .I2(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I3(dst_1_rows_channel_full_n),
        .I4(Block_entry2_proc_U0_ap_start),
        .I5(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(in_mat_cols_c15_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_channel_write_in_mat_cols_c15_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_1),
        .I3(CO),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__6_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_9),
        .Q(in_mat_cols_c15_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(in_mat_cols_c15_channel_full_n),
        .O(full_n_i_1__6_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_9),
        .Q(in_mat_cols_c15_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln81_fu_107_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__6 
       (.I0(empty_n_reg_1),
        .I1(CO),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(CO),
        .I4(empty_n_reg_1),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1
   (in_mat_cols_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    in_mat_cols_c_full_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    in_mat_rows_c_empty_n,
    push,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output in_mat_cols_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output in_mat_cols_c_full_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input in_mat_rows_c_empty_n;
  input push;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__8_n_9;
  wire full_n_i_1__8_n_9;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_9 ;
  wire \mOutPtr[1]_i_1__8_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__8_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_9),
        .Q(in_mat_cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_cols_c_empty_n),
        .I5(in_mat_cols_c_full_n),
        .O(full_n_i_1__8_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_9),
        .Q(in_mat_cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_cols_c_empty_n),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2
   (D,
    CO,
    empty_n_reg_0,
    in_mat_rows_c14_channel_empty_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg,
    ap_sync_channel_write_in_mat_rows_c14_channel,
    out,
    in_mat_cols_c15_channel_empty_n,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    p_dst_rows_channel_full_n,
    Block_entry2_proc_U0_ap_start,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [15:0]D;
  output [0:0]CO;
  output empty_n_reg_0;
  output in_mat_rows_c14_channel_empty_n;
  output ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg;
  output ap_sync_channel_write_in_mat_rows_c14_channel;
  input [11:0]out;
  input in_mat_cols_c15_channel_empty_n;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input p_dst_rows_channel_full_n;
  input Block_entry2_proc_U0_ap_start;
  input \SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][31] ;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30;
  wire addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire empty_n_reg_0;
  wire full_n_i_1__5_n_9;
  wire full_n_reg_0;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire p_dst_rows_channel_full_n;
  wire push;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .addr(addr),
        .\ap_CS_fsm_reg[1] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .empty_n_reg(empty_n_reg_0),
        .if_din(if_din),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29),
        .\mOutPtr_reg[1] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30),
        .out(out),
        .push(push),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(in_mat_rows_c14_channel_empty_n),
        .start_once_reg_reg_0(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_39 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_5
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(in_mat_rows_c14_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I3(p_dst_rows_channel_full_n),
        .I4(Block_entry2_proc_U0_ap_start),
        .I5(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(in_mat_rows_c14_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_channel_write_in_mat_rows_c14_channel));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30),
        .Q(in_mat_rows_c14_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_rows_c14_channel_empty_n),
        .I5(in_mat_rows_c14_channel_full_n),
        .O(full_n_i_1__5_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_9),
        .Q(in_mat_rows_c14_channel_full_n),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3
   (in_mat_rows_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    in_mat_rows_c_full_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    in_mat_cols_c_empty_n,
    push,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output in_mat_rows_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output in_mat_rows_c_full_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input in_mat_cols_c_empty_n;
  input push;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_9;
  wire full_n_i_1__7_n_9;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_9 ;
  wire \mOutPtr[1]_i_1__7_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_9),
        .Q(in_mat_rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_rows_c_empty_n),
        .I5(in_mat_rows_c_full_n),
        .O(full_n_i_1__7_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_9),
        .Q(in_mat_rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_rows_c_empty_n),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[1][15]_0 ,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13
   (D,
    CO,
    empty_n_reg,
    \ap_CS_fsm_reg[1] ,
    push,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    addr,
    out,
    mOutPtr,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg_reg,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg_0,
    in_mat_rows_c14_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    \SRL_SIG_reg[0][31]_0 ,
    Block_entry2_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [15:0]D;
  output [0:0]CO;
  output empty_n_reg;
  output \ap_CS_fsm_reg[1] ;
  output push;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[1] ;
  input addr;
  input [11:0]out;
  input [1:0]mOutPtr;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg_reg;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg_0;
  input in_mat_rows_c14_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input \SRL_SIG_reg[0][31]_0 ;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire \ap_CS_fsm[2]_i_10__0_n_9 ;
  wire \ap_CS_fsm[2]_i_11__0_n_9 ;
  wire \ap_CS_fsm[2]_i_12__0_n_9 ;
  wire \ap_CS_fsm[2]_i_14_n_9 ;
  wire \ap_CS_fsm[2]_i_15_n_9 ;
  wire \ap_CS_fsm[2]_i_16_n_9 ;
  wire \ap_CS_fsm[2]_i_17_n_9 ;
  wire \ap_CS_fsm[2]_i_18__0_n_9 ;
  wire \ap_CS_fsm[2]_i_19__0_n_9 ;
  wire \ap_CS_fsm[2]_i_20__0_n_9 ;
  wire \ap_CS_fsm[2]_i_21_n_9 ;
  wire \ap_CS_fsm[2]_i_23_n_9 ;
  wire \ap_CS_fsm[2]_i_24_n_9 ;
  wire \ap_CS_fsm[2]_i_25_n_9 ;
  wire \ap_CS_fsm[2]_i_26_n_9 ;
  wire \ap_CS_fsm[2]_i_27_n_9 ;
  wire \ap_CS_fsm[2]_i_28_n_9 ;
  wire \ap_CS_fsm[2]_i_29_n_9 ;
  wire \ap_CS_fsm[2]_i_30_n_9 ;
  wire \ap_CS_fsm[2]_i_31_n_9 ;
  wire \ap_CS_fsm[2]_i_32_n_9 ;
  wire \ap_CS_fsm[2]_i_33_n_9 ;
  wire \ap_CS_fsm[2]_i_34_n_9 ;
  wire \ap_CS_fsm[2]_i_35_n_9 ;
  wire \ap_CS_fsm[2]_i_36_n_9 ;
  wire \ap_CS_fsm[2]_i_37_n_9 ;
  wire \ap_CS_fsm[2]_i_38_n_9 ;
  wire \ap_CS_fsm[2]_i_5__0_n_9 ;
  wire \ap_CS_fsm[2]_i_6_n_9 ;
  wire \ap_CS_fsm[2]_i_7_n_9 ;
  wire \ap_CS_fsm[2]_i_8_n_9 ;
  wire \ap_CS_fsm[2]_i_9_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2]_i_13_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_9 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire empty_n_reg;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [11:0]out;
  wire push;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [0:0]start_once_reg_reg_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(in_mat_rows_c14_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I2(\SRL_SIG_reg[0][31]_0 ),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(push));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_10__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_11__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_12__0_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_15_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_16_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_18__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_19__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_20__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_24_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(out[10]),
        .I4(out[11]),
        .I5(D[11]),
        .O(\ap_CS_fsm[2]_i_25_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(out[8]),
        .I4(out[9]),
        .I5(D[9]),
        .O(\ap_CS_fsm[2]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_27_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_28_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .I3(out[10]),
        .I4(D[11]),
        .I5(out[11]),
        .O(\ap_CS_fsm[2]_i_29_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(out[8]),
        .I4(D[9]),
        .I5(out[9]),
        .O(\ap_CS_fsm[2]_i_30_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(out[6]),
        .I4(out[7]),
        .I5(D[7]),
        .O(\ap_CS_fsm[2]_i_31_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(out[4]),
        .I4(out[5]),
        .I5(D[5]),
        .O(\ap_CS_fsm[2]_i_32_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(out[2]),
        .I4(out[3]),
        .I5(D[3]),
        .O(\ap_CS_fsm[2]_i_33_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(D[1]),
        .O(\ap_CS_fsm[2]_i_34_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(out[6]),
        .I4(D[7]),
        .I5(out[7]),
        .O(\ap_CS_fsm[2]_i_35_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(out[4]),
        .I4(D[5]),
        .I5(out[5]),
        .O(\ap_CS_fsm[2]_i_36_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(out[2]),
        .I4(D[3]),
        .I5(out[3]),
        .O(\ap_CS_fsm[2]_i_37_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(out[0]),
        .I4(D[1]),
        .I5(out[1]),
        .O(\ap_CS_fsm[2]_i_38_n_9 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_5__0_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_9_n_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_13 
       (.CI(\ap_CS_fsm_reg[2]_i_22_n_9 ),
        .CO({\ap_CS_fsm_reg[2]_i_13_n_9 ,\ap_CS_fsm_reg[2]_i_13_n_10 ,\ap_CS_fsm_reg[2]_i_13_n_11 ,\ap_CS_fsm_reg[2]_i_13_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_23_n_9 ,\ap_CS_fsm[2]_i_24_n_9 ,\ap_CS_fsm[2]_i_25_n_9 ,\ap_CS_fsm[2]_i_26_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_27_n_9 ,\ap_CS_fsm[2]_i_28_n_9 ,\ap_CS_fsm[2]_i_29_n_9 ,\ap_CS_fsm[2]_i_30_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_10 ,\ap_CS_fsm_reg[2]_i_2_n_11 ,\ap_CS_fsm_reg[2]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5__0_n_9 ,\ap_CS_fsm[2]_i_6_n_9 ,\ap_CS_fsm[2]_i_7_n_9 ,\ap_CS_fsm[2]_i_8_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_9 ,\ap_CS_fsm[2]_i_10__0_n_9 ,\ap_CS_fsm[2]_i_11__0_n_9 ,\ap_CS_fsm[2]_i_12__0_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_22_n_9 ,\ap_CS_fsm_reg[2]_i_22_n_10 ,\ap_CS_fsm_reg[2]_i_22_n_11 ,\ap_CS_fsm_reg[2]_i_22_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_31_n_9 ,\ap_CS_fsm[2]_i_32_n_9 ,\ap_CS_fsm[2]_i_33_n_9 ,\ap_CS_fsm[2]_i_34_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_35_n_9 ,\ap_CS_fsm[2]_i_36_n_9 ,\ap_CS_fsm[2]_i_37_n_9 ,\ap_CS_fsm[2]_i_38_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_13_n_9 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_9 ,\ap_CS_fsm_reg[2]_i_4_n_10 ,\ap_CS_fsm_reg[2]_i_4_n_11 ,\ap_CS_fsm_reg[2]_i_4_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_14_n_9 ,\ap_CS_fsm[2]_i_15_n_9 ,\ap_CS_fsm[2]_i_16_n_9 ,\ap_CS_fsm[2]_i_17_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_18__0_n_9 ,\ap_CS_fsm[2]_i_19__0_n_9 ,\ap_CS_fsm[2]_i_20__0_n_9 ,\ap_CS_fsm[2]_i_21_n_9 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg_reg_0),
        .I3(CO),
        .I4(start_once_reg_reg),
        .I5(push),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__5 
       (.I0(start_once_reg_reg_0),
        .I1(CO),
        .I2(start_once_reg_reg),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(start_once_reg_reg),
        .I3(CO),
        .I4(start_once_reg_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFF800000FF80FF80)) 
    start_once_reg_i_1
       (.I0(in_mat_cols_c15_channel_empty_n),
        .I1(start_once_reg_reg),
        .I2(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(CO),
        .I5(start_once_reg_reg_0),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14
   (\SRL_SIG_reg[1][15]_0 ,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15
   (S,
    \SRL_SIG_reg[0][14]_0 ,
    DI,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    push,
    \SRL_SIG_reg[0][11]_0 ,
    Q,
    D,
    icmp_ln81_fu_107_p2_carry,
    icmp_ln81_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln81_fu_107_p2_carry_0,
    icmp_ln81_fu_107_p2_carry_1,
    icmp_ln81_fu_107_p2_carry_2,
    icmp_ln81_fu_107_p2_carry_3,
    icmp_ln81_fu_107_p2_carry__0_0,
    icmp_ln81_fu_107_p2_carry__0_1,
    mOutPtr,
    in_mat_cols_c15_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    \SRL_SIG_reg[0][31]_0 ,
    Block_entry2_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_1 ;
  output push;
  output [5:0]\SRL_SIG_reg[0][11]_0 ;
  output [5:0]Q;
  output [15:0]D;
  input icmp_ln81_fu_107_p2_carry;
  input [5:0]icmp_ln81_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln81_fu_107_p2_carry_0;
  input icmp_ln81_fu_107_p2_carry_1;
  input icmp_ln81_fu_107_p2_carry_2;
  input icmp_ln81_fu_107_p2_carry_3;
  input icmp_ln81_fu_107_p2_carry__0_0;
  input icmp_ln81_fu_107_p2_carry__0_1;
  input [1:0]mOutPtr;
  input in_mat_cols_c15_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input \SRL_SIG_reg[0][31]_0 ;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire icmp_ln81_fu_107_p2_carry;
  wire icmp_ln81_fu_107_p2_carry_0;
  wire icmp_ln81_fu_107_p2_carry_1;
  wire icmp_ln81_fu_107_p2_carry_2;
  wire icmp_ln81_fu_107_p2_carry_3;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0;
  wire icmp_ln81_fu_107_p2_carry__0_0;
  wire icmp_ln81_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_full_n;
  wire [1:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][11]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][11]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(in_mat_cols_c15_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I2(\SRL_SIG_reg[0][31]_0 ),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(push));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][11]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][11]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][11]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][11]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][14]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[5]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry__0_1),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[4]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry__0_0),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][22]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][22]_0 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    icmp_ln81_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_1 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_1 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_1 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_1 [0]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[3]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[2]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_2),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[1]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[0]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_0),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d4_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S
   (p_dstgx_cols_channel_empty_n,
    p_dstgx_cols_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
    mOutPtr17_out,
    full_n_reg_0,
    in,
    Q,
    CO);
  output p_dstgx_cols_channel_empty_n;
  output p_dstgx_cols_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  input mOutPtr17_out;
  input full_n_reg_0;
  input [15:0]in;
  input [0:0]Q;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__11_n_9;
  wire full_n_i_1__11_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [15:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11 U_sobel_accel_fifo_w32_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFF00FFFFFF00)) 
    empty_n_i_1__11
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(push),
        .I4(p_dstgx_cols_channel_empty_n),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .O(empty_n_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_9),
        .Q(p_dstgx_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(p_dstgx_cols_channel_full_n),
        .O(full_n_i_1__11_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_9),
        .Q(p_dstgx_cols_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(p_dstgx_cols_channel_empty_n),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d4_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7
   (p_dstgx_rows_channel_empty_n,
    p_dstgx_rows_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
    mOutPtr17_out,
    full_n_reg_0,
    in,
    Q,
    CO);
  output p_dstgx_rows_channel_empty_n;
  output p_dstgx_rows_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  input mOutPtr17_out;
  input full_n_reg_0;
  input [15:0]in;
  input [0:0]Q;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_9;
  wire full_n_i_1__10_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [15:0]out;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg U_sobel_accel_fifo_w32_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFF00FFFFFF00)) 
    empty_n_i_1__10
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(push),
        .I4(p_dstgx_rows_channel_empty_n),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .O(empty_n_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_9),
        .Q(p_dstgx_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(p_dstgx_rows_channel_full_n),
        .O(full_n_i_1__10_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_9),
        .Q(p_dstgx_rows_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(p_dstgx_rows_channel_empty_n),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d4_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg
   (out,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d4_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11
   (out,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S
   (out,
    alpha_c_empty_n,
    alpha_c_full_n,
    sel,
    Q,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    p_dstgx_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    ap_rst_n,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    \mOutPtr_reg[3]_0 ,
    ap_start,
    shift_c_full_n,
    ap_rst_n_inv);
  output [31:0]out;
  output alpha_c_empty_n;
  output alpha_c_full_n;
  input sel;
  input [31:0]Q;
  input ap_clk;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input p_dstgx_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input ap_rst_n;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  input \mOutPtr_reg[3]_0 ;
  input ap_start;
  input shift_c_full_n;
  input ap_rst_n_inv;

  wire [31:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_n_i_1_n_9;
  wire empty_n_i_2_n_9;
  wire full_n_i_1_n_9;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr[3]_i_1_n_9 ;
  wire \mOutPtr[3]_i_2_n_9 ;
  wire \mOutPtr[3]_i_3_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [31:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire sel;
  wire shift_c_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21 U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2_n_9),
        .I3(alpha_c_empty_n),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I5(sel),
        .O(empty_n_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_9),
        .Q(alpha_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(alpha_c_full_n),
        .O(full_n_i_1_n_9));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    full_n_i_2
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(alpha_c_empty_n),
        .I2(shift_c_full_n),
        .I3(alpha_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_9),
        .Q(alpha_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(alpha_c_empty_n),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(p_dstgx_cols_channel_empty_n),
        .I4(sel),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I4(alpha_c_empty_n),
        .I5(sel),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3_n_9 ),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000800080)) 
    \mOutPtr[2]_i_2__0 
       (.I0(shift_c_full_n),
        .I1(alpha_c_full_n),
        .I2(ap_start),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I5(alpha_c_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3_n_9 ),
        .O(\mOutPtr[3]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(alpha_c_empty_n),
        .I2(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I3(sel),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[3]_i_3 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_start),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .I4(alpha_c_empty_n),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .O(\mOutPtr[3]_i_3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4
   (p_dst_cols_channel_empty_n,
    p_dst_cols_channel_full_n,
    push,
    ap_sync_channel_write_p_dst_cols_channel,
    out,
    ap_clk,
    ap_rst_n_inv,
    Q,
    CO,
    ap_rst_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg,
    \width_reg_160_reg[0] ,
    empty_n_reg_0,
    mOutPtr0,
    Block_entry2_proc_U0_ap_start,
    ap_sync_reg_channel_write_p_dst_cols_channel_reg,
    in);
  output p_dst_cols_channel_empty_n;
  output p_dst_cols_channel_full_n;
  output push;
  output ap_sync_channel_write_p_dst_cols_channel;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg;
  input \width_reg_160_reg[0] ;
  input empty_n_reg_0;
  input mOutPtr0;
  input Block_entry2_proc_U0_ap_start;
  input ap_sync_reg_channel_write_p_dst_cols_channel_reg;
  input [15:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel_reg;
  wire empty_n_i_1__2_n_9;
  wire empty_n_i_2__2_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_9;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__2_n_9 ;
  wire \mOutPtr[1]_i_1__2_n_9 ;
  wire \mOutPtr[2]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_2__2_n_9 ;
  wire \mOutPtr[3]_i_3__2_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire push;
  wire \width_reg_160_reg[0] ;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(push),
        .\width_reg_160_reg[0] (p_dst_cols_channel_full_n),
        .\width_reg_160_reg[0]_0 (\width_reg_160_reg[0] ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I1(p_dst_cols_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_p_dst_cols_channel_reg),
        .O(ap_sync_channel_write_p_dst_cols_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_9),
        .I3(p_dst_cols_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_9),
        .Q(p_dst_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(p_dst_cols_channel_full_n),
        .O(full_n_i_1__2_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_9),
        .Q(p_dst_cols_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__2 
       (.I0(Q),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_9 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__2_n_9 ),
        .O(\mOutPtr[1]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__2_n_9 ),
        .O(\mOutPtr[2]_i_1__2_n_9 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[2]_i_2__3 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__2_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__2_n_9 ),
        .O(\mOutPtr[3]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'hA2AA0000FBFFAAAA)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[0]),
        .I1(p_dst_cols_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(push),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_3__2 
       (.I0(push),
        .I1(p_dst_cols_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .O(\mOutPtr[3]_i_3__2_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5
   (p_dst_rows_channel_empty_n,
    p_dst_rows_channel_full_n,
    push,
    ap_sync_channel_write_p_dst_rows_channel,
    out,
    ap_clk,
    ap_rst_n_inv,
    Q,
    CO,
    ap_rst_n,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    ap_done_reg,
    \height_reg_165_reg[0] ,
    empty_n_reg_0,
    mOutPtr0,
    Block_entry2_proc_U0_ap_start,
    ap_sync_reg_channel_write_p_dst_rows_channel_reg,
    in);
  output p_dst_rows_channel_empty_n;
  output p_dst_rows_channel_full_n;
  output push;
  output ap_sync_channel_write_p_dst_rows_channel;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input ap_done_reg;
  input \height_reg_165_reg[0] ;
  input empty_n_reg_0;
  input mOutPtr0;
  input Block_entry2_proc_U0_ap_start;
  input ap_sync_reg_channel_write_p_dst_rows_channel_reg;
  input [15:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel_reg;
  wire empty_n_i_1__1_n_9;
  wire empty_n_i_2__1_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_9;
  wire \height_reg_165_reg[0] ;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__1_n_9 ;
  wire \mOutPtr[1]_i_1__1_n_9 ;
  wire \mOutPtr[2]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_2__1_n_9 ;
  wire \mOutPtr[3]_i_3__1_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire push;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .\height_reg_165_reg[0] (p_dst_rows_channel_full_n),
        .\height_reg_165_reg[0]_0 (\height_reg_165_reg[0] ),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(push));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I1(p_dst_rows_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_p_dst_rows_channel_reg),
        .O(ap_sync_channel_write_p_dst_rows_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_9),
        .I3(p_dst_rows_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_9),
        .Q(p_dst_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(p_dst_rows_channel_full_n),
        .O(full_n_i_1__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_9),
        .Q(p_dst_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_9 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[1]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[2]_i_1__1_n_9 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[2]_i_2__2 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__1_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[3]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'hA2AA0000FBFFAAAA)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(p_dst_rows_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(push),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_3__1 
       (.I0(push),
        .I1(p_dst_rows_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .O(\mOutPtr[3]_i_3__1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg
   (sel,
    out,
    \height_reg_165_reg[0] ,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    ap_done_reg,
    \height_reg_165_reg[0]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input \height_reg_165_reg[0] ;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input ap_done_reg;
  input \height_reg_165_reg[0]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire \height_reg_165_reg[0] ;
  wire \height_reg_165_reg[0]_0 ;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\height_reg_165_reg[0] ),
        .I1(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I2(ap_done_reg),
        .I3(\height_reg_165_reg[0]_0 ),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12
   (sel,
    out,
    \width_reg_160_reg[0] ,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg,
    \width_reg_160_reg[0]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input \width_reg_160_reg[0] ;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg;
  input \width_reg_160_reg[0]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire sel;
  wire \width_reg_160_reg[0] ;
  wire \width_reg_160_reg[0]_0 ;

  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\width_reg_160_reg[0] ),
        .I1(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I2(ap_done_reg),
        .I3(\width_reg_160_reg[0]_0 ),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21
   (out,
    mOutPtr_reg,
    sel,
    Q,
    ap_clk);
  output [31:0]out;
  input [3:0]mOutPtr_reg;
  input sel;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S
   (\mOutPtr_reg[0]_0 ,
    dst_1_cols_channel_empty_n,
    dst_1_cols_channel_full_n,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    D,
    push,
    ap_sync_channel_write_dst_1_cols_channel,
    ap_idle,
    S,
    ap_clk_2,
    ap_clk_3,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    mOutPtr17_out,
    \mOutPtr_reg[2]_0 ,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_sync_reg_channel_write_dst_1_cols_channel_reg,
    Block_entry2_proc_U0_ap_start,
    mOutPtr0,
    int_ap_idle_reg,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    int_ap_idle_reg_0,
    p_dstgx_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    dst_1_rows_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    in_mat_rows_c14_channel_empty_n,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output dst_1_cols_channel_empty_n;
  output dst_1_cols_channel_full_n;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [31:0]D;
  output push;
  output ap_sync_channel_write_dst_1_cols_channel;
  output ap_idle;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input mOutPtr17_out;
  input \mOutPtr_reg[2]_0 ;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  input Block_entry2_proc_U0_ap_start;
  input mOutPtr0;
  input int_ap_idle_reg;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input p_dstgx_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input dst_1_rows_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input in_mat_rows_c14_channel_empty_n;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input [31:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_i_1__4_n_9;
  wire empty_n_i_2__4_n_9;
  wire full_n_i_1__4_n_9;
  wire full_n_i_2__4_n_9;
  wire [31:0]in;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire int_ap_idle_i_2_n_9;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__4_n_9 ;
  wire \mOutPtr[2]_i_1__4_n_9 ;
  wire \mOutPtr[3]_i_1__4_n_9 ;
  wire \mOutPtr[3]_i_2__4_n_9 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire push;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[5][31]_srl6_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .empty_n_reg(dst_1_cols_channel_full_n),
        .empty_n_reg_0(ap_sync_reg_channel_write_dst_1_cols_channel_reg),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(push));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(dst_1_cols_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_dst_1_cols_channel_reg),
        .O(ap_sync_channel_write_dst_1_cols_channel));
  LUT4 #(
    .INIT(16'hFF4C)) 
    empty_n_i_1__4
       (.I0(empty_n_i_2__4_n_9),
        .I1(dst_1_cols_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(push),
        .O(empty_n_i_1__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_9),
        .Q(dst_1_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__4
       (.I0(mOutPtr_reg[3]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(full_n_i_2__4_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(dst_1_cols_channel_full_n),
        .O(full_n_i_1__4_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__4
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__4_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_9),
        .Q(dst_1_cols_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_9),
        .I1(int_ap_idle_reg),
        .I2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I3(int_ap_idle_reg_0),
        .I4(p_dstgx_rows_channel_empty_n),
        .I5(p_dstgx_cols_channel_empty_n),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_ap_idle_i_2
       (.I0(dst_1_cols_channel_empty_n),
        .I1(dst_1_rows_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(in_mat_rows_c14_channel_empty_n),
        .I4(int_ap_idle_reg_1),
        .I5(int_ap_idle_reg_2),
        .O(int_ap_idle_i_2_n_9));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(dst_1_cols_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__4_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_1__4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__4_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0
   (\mOutPtr_reg[0]_0 ,
    dst_1_rows_channel_empty_n,
    dst_1_rows_channel_full_n,
    sel,
    CO,
    out,
    D,
    DI,
    push,
    ap_sync_channel_write_dst_1_rows_channel,
    xfMat2axis_8_0_2160_3840_1_U0_ap_start,
    S,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    Q,
    \ap_CS_fsm_reg[3]_i_2 ,
    ap_rst_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    mOutPtr17_out,
    \mOutPtr_reg[2]_0 ,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    ap_sync_reg_channel_write_dst_1_rows_channel_reg,
    Block_entry2_proc_U0_ap_start,
    mOutPtr0,
    dst_1_cols_channel_empty_n,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output dst_1_rows_channel_empty_n;
  output dst_1_rows_channel_full_n;
  output sel;
  output [0:0]CO;
  output [11:0]out;
  output [11:0]D;
  output [1:0]DI;
  output push;
  output ap_sync_channel_write_dst_1_rows_channel;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_start;
  output [1:0]S;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3]_i_2 ;
  input ap_rst_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input mOutPtr17_out;
  input \mOutPtr_reg[2]_0 ;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  input Block_entry2_proc_U0_ap_start;
  input mOutPtr0;
  input dst_1_cols_channel_empty_n;
  input [31:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]\ap_CS_fsm_reg[3]_i_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__3_n_9;
  wire empty_n_i_2__3_n_9;
  wire full_n_i_1__3_n_9;
  wire full_n_i_2__3_n_9;
  wire [31:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__3_n_9 ;
  wire \mOutPtr[2]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_2__3_n_9 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire push;
  wire sel;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_start;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16 U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[5][31]_srl6_0 (\mOutPtr_reg[0]_0 ),
        .\ap_CS_fsm_reg[3]_i_2_0 (\ap_CS_fsm_reg[3]_i_2 ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .empty_n_reg(dst_1_rows_channel_full_n),
        .empty_n_reg_0(ap_sync_reg_channel_write_dst_1_rows_channel_reg),
        .full_n_reg(push),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(sel));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I1(dst_1_rows_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_dst_1_rows_channel_reg),
        .O(ap_sync_channel_write_dst_1_rows_channel));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFF4C)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__3_n_9),
        .I1(dst_1_rows_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(push),
        .O(empty_n_i_1__3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_9),
        .Q(dst_1_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__3
       (.I0(mOutPtr_reg[3]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(full_n_i_2__3_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(dst_1_rows_channel_full_n),
        .O(full_n_i_1__3_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__3_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_9),
        .Q(dst_1_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_idle_i_6
       (.I0(dst_1_rows_channel_empty_n),
        .I1(dst_1_cols_channel_empty_n),
        .O(xfMat2axis_8_0_2160_3840_1_U0_ap_start));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(dst_1_rows_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__3_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__3_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__3_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_1__3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9
   (D,
    out,
    rev_fu_108_p2,
    shift_c_empty_n,
    shift_c_full_n,
    sel,
    in,
    ap_clk,
    Q,
    p_dst_rows_channel_empty_n,
    p_dst_cols_channel_empty_n,
    ap_rst_n,
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    \mOutPtr_reg[3]_0 ,
    ap_start,
    alpha_c_full_n,
    ap_rst_n_inv);
  output [31:0]D;
  output [31:0]out;
  output rev_fu_108_p2;
  output shift_c_empty_n;
  output shift_c_full_n;
  input sel;
  input [31:0]in;
  input ap_clk;
  input [0:0]Q;
  input p_dst_rows_channel_empty_n;
  input p_dst_cols_channel_empty_n;
  input ap_rst_n;
  input convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  input \mOutPtr_reg[3]_0 ;
  input ap_start;
  input alpha_c_full_n;
  input ap_rst_n_inv;

  wire [31:0]D;
  wire [0:0]Q;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire empty_n_i_1__0_n_9;
  wire empty_n_i_2__0_n_9;
  wire full_n_i_1__0_n_9;
  wire full_n_i_2__0_n_9;
  wire [31:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__0_n_9 ;
  wire \mOutPtr[1]_i_1__0_n_9 ;
  wire \mOutPtr[2]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_2__0_n_9 ;
  wire \mOutPtr[3]_i_3__0_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [31:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire rev_fu_108_p2;
  wire sel;
  wire shift_c_empty_n;
  wire shift_c_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .rev_fu_108_p2(rev_fu_108_p2),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FF00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_9),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(shift_c_empty_n),
        .I4(Q),
        .I5(sel),
        .O(empty_n_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_9),
        .Q(shift_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n_i_2__0_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(shift_c_full_n),
        .O(full_n_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    full_n_i_3
       (.I0(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I1(shift_c_empty_n),
        .I2(shift_c_full_n),
        .I3(alpha_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_9),
        .Q(shift_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q),
        .I1(shift_c_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .I4(sel),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I4(shift_c_empty_n),
        .I5(sel),
        .O(\mOutPtr[1]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[2]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000800080)) 
    \mOutPtr[2]_i_2__1 
       (.I0(shift_c_full_n),
        .I1(alpha_c_full_n),
        .I2(ap_start),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I5(shift_c_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__0_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[3]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(shift_c_empty_n),
        .I2(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(sel),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__0_n_9 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_start),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .I4(shift_c_empty_n),
        .I5(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .O(\mOutPtr[3]_i_3__0_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg
   (out,
    D,
    rev_fu_108_p2,
    mOutPtr_reg,
    sel,
    in,
    ap_clk);
  output [31:0]out;
  output [31:0]D;
  output rev_fu_108_p2;
  input [3:0]mOutPtr_reg;
  input sel;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire [2:0]addr;
  wire ap_clk;
  wire [31:0]in;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire rev_fu_108_p2;
  wire sel;
  wire \sub_i377_i_reg_175[11]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_5_n_9 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_9 ;
  wire [3:3]\NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_170[0]_i_1 
       (.I0(out[31]),
        .O(rev_fu_108_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_2 
       (.I0(out[11]),
        .O(\sub_i377_i_reg_175[11]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_3 
       (.I0(out[10]),
        .O(\sub_i377_i_reg_175[11]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_4 
       (.I0(out[9]),
        .O(\sub_i377_i_reg_175[11]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_5 
       (.I0(out[8]),
        .O(\sub_i377_i_reg_175[11]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_2 
       (.I0(out[15]),
        .O(\sub_i377_i_reg_175[15]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_3 
       (.I0(out[14]),
        .O(\sub_i377_i_reg_175[15]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_4 
       (.I0(out[13]),
        .O(\sub_i377_i_reg_175[15]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_5 
       (.I0(out[12]),
        .O(\sub_i377_i_reg_175[15]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_2 
       (.I0(out[19]),
        .O(\sub_i377_i_reg_175[19]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_3 
       (.I0(out[18]),
        .O(\sub_i377_i_reg_175[19]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_4 
       (.I0(out[17]),
        .O(\sub_i377_i_reg_175[19]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_5 
       (.I0(out[16]),
        .O(\sub_i377_i_reg_175[19]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_2 
       (.I0(out[23]),
        .O(\sub_i377_i_reg_175[23]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_3 
       (.I0(out[22]),
        .O(\sub_i377_i_reg_175[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_4 
       (.I0(out[21]),
        .O(\sub_i377_i_reg_175[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_5 
       (.I0(out[20]),
        .O(\sub_i377_i_reg_175[23]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_2 
       (.I0(out[27]),
        .O(\sub_i377_i_reg_175[27]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_3 
       (.I0(out[26]),
        .O(\sub_i377_i_reg_175[27]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_4 
       (.I0(out[25]),
        .O(\sub_i377_i_reg_175[27]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_5 
       (.I0(out[24]),
        .O(\sub_i377_i_reg_175[27]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_2 
       (.I0(out[31]),
        .O(\sub_i377_i_reg_175[31]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_3 
       (.I0(out[30]),
        .O(\sub_i377_i_reg_175[31]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_4 
       (.I0(out[29]),
        .O(\sub_i377_i_reg_175[31]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_5 
       (.I0(out[28]),
        .O(\sub_i377_i_reg_175[31]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_2 
       (.I0(out[3]),
        .O(\sub_i377_i_reg_175[3]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_3 
       (.I0(out[2]),
        .O(\sub_i377_i_reg_175[3]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_4 
       (.I0(out[1]),
        .O(\sub_i377_i_reg_175[3]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_2 
       (.I0(out[7]),
        .O(\sub_i377_i_reg_175[7]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_3 
       (.I0(out[6]),
        .O(\sub_i377_i_reg_175[7]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_4 
       (.I0(out[5]),
        .O(\sub_i377_i_reg_175[7]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_5 
       (.I0(out[4]),
        .O(\sub_i377_i_reg_175[7]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[11]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[7]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[11]_i_1_n_9 ,\sub_i377_i_reg_175_reg[11]_i_1_n_10 ,\sub_i377_i_reg_175_reg[11]_i_1_n_11 ,\sub_i377_i_reg_175_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\sub_i377_i_reg_175[11]_i_2_n_9 ,\sub_i377_i_reg_175[11]_i_3_n_9 ,\sub_i377_i_reg_175[11]_i_4_n_9 ,\sub_i377_i_reg_175[11]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[15]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[11]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[15]_i_1_n_9 ,\sub_i377_i_reg_175_reg[15]_i_1_n_10 ,\sub_i377_i_reg_175_reg[15]_i_1_n_11 ,\sub_i377_i_reg_175_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\sub_i377_i_reg_175[15]_i_2_n_9 ,\sub_i377_i_reg_175[15]_i_3_n_9 ,\sub_i377_i_reg_175[15]_i_4_n_9 ,\sub_i377_i_reg_175[15]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[19]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[15]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[19]_i_1_n_9 ,\sub_i377_i_reg_175_reg[19]_i_1_n_10 ,\sub_i377_i_reg_175_reg[19]_i_1_n_11 ,\sub_i377_i_reg_175_reg[19]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S({\sub_i377_i_reg_175[19]_i_2_n_9 ,\sub_i377_i_reg_175[19]_i_3_n_9 ,\sub_i377_i_reg_175[19]_i_4_n_9 ,\sub_i377_i_reg_175[19]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[23]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[19]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[23]_i_1_n_9 ,\sub_i377_i_reg_175_reg[23]_i_1_n_10 ,\sub_i377_i_reg_175_reg[23]_i_1_n_11 ,\sub_i377_i_reg_175_reg[23]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S({\sub_i377_i_reg_175[23]_i_2_n_9 ,\sub_i377_i_reg_175[23]_i_3_n_9 ,\sub_i377_i_reg_175[23]_i_4_n_9 ,\sub_i377_i_reg_175[23]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[27]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[23]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[27]_i_1_n_9 ,\sub_i377_i_reg_175_reg[27]_i_1_n_10 ,\sub_i377_i_reg_175_reg[27]_i_1_n_11 ,\sub_i377_i_reg_175_reg[27]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S({\sub_i377_i_reg_175[27]_i_2_n_9 ,\sub_i377_i_reg_175[27]_i_3_n_9 ,\sub_i377_i_reg_175[27]_i_4_n_9 ,\sub_i377_i_reg_175[27]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[31]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[27]_i_1_n_9 ),
        .CO({\NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED [3],\sub_i377_i_reg_175_reg[31]_i_1_n_10 ,\sub_i377_i_reg_175_reg[31]_i_1_n_11 ,\sub_i377_i_reg_175_reg[31]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:28]),
        .S({\sub_i377_i_reg_175[31]_i_2_n_9 ,\sub_i377_i_reg_175[31]_i_3_n_9 ,\sub_i377_i_reg_175[31]_i_4_n_9 ,\sub_i377_i_reg_175[31]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_i377_i_reg_175_reg[3]_i_1_n_9 ,\sub_i377_i_reg_175_reg[3]_i_1_n_10 ,\sub_i377_i_reg_175_reg[3]_i_1_n_11 ,\sub_i377_i_reg_175_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(D[3:0]),
        .S({\sub_i377_i_reg_175[3]_i_2_n_9 ,\sub_i377_i_reg_175[3]_i_3_n_9 ,\sub_i377_i_reg_175[3]_i_4_n_9 ,out[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[7]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[3]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[7]_i_1_n_9 ,\sub_i377_i_reg_175_reg[7]_i_1_n_10 ,\sub_i377_i_reg_175_reg[7]_i_1_n_11 ,\sub_i377_i_reg_175_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\sub_i377_i_reg_175[7]_i_2_n_9 ,\sub_i377_i_reg_175[7]_i_3_n_9 ,\sub_i377_i_reg_175[7]_i_4_n_9 ,\sub_i377_i_reg_175[7]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16
   (sel,
    CO,
    out,
    D,
    DI,
    full_n_reg,
    S,
    Q,
    \ap_CS_fsm_reg[3]_i_2_0 ,
    empty_n_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    empty_n_reg_0,
    Block_entry2_proc_U0_ap_start,
    mOutPtr_reg,
    \SRL_SIG_reg[5][31]_srl6_0 ,
    in,
    ap_clk);
  output sel;
  output [0:0]CO;
  output [11:0]out;
  output [11:0]D;
  output [1:0]DI;
  output full_n_reg;
  output [1:0]S;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  input empty_n_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input empty_n_reg_0;
  input Block_entry2_proc_U0_ap_start;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][31]_srl6_0 ;
  input [31:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][31]_srl6_0 ;
  wire [2:0]addr;
  wire \ap_CS_fsm[3]_i_10_n_9 ;
  wire \ap_CS_fsm[3]_i_11_n_9 ;
  wire \ap_CS_fsm[3]_i_13_n_9 ;
  wire \ap_CS_fsm[3]_i_14_n_9 ;
  wire \ap_CS_fsm[3]_i_15_n_9 ;
  wire \ap_CS_fsm[3]_i_16_n_9 ;
  wire \ap_CS_fsm[3]_i_17_n_9 ;
  wire \ap_CS_fsm[3]_i_18_n_9 ;
  wire \ap_CS_fsm[3]_i_19_n_9 ;
  wire \ap_CS_fsm[3]_i_20_n_9 ;
  wire \ap_CS_fsm[3]_i_4_n_9 ;
  wire \ap_CS_fsm[3]_i_5_n_9 ;
  wire \ap_CS_fsm[3]_i_6_n_9 ;
  wire \ap_CS_fsm[3]_i_7_n_9 ;
  wire \ap_CS_fsm[3]_i_8_n_9 ;
  wire \ap_CS_fsm[3]_i_9_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_9 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire [31:12]dst_1_rows_channel_dout;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire [31:0]in;
  wire [2:0]mOutPtr_reg;
  wire [11:0]out;
  wire sel;
  wire \sub13_reg_169[11]_i_2_n_9 ;
  wire \sub13_reg_169[11]_i_3_n_9 ;
  wire \sub13_reg_169[11]_i_4_n_9 ;
  wire \sub13_reg_169[4]_i_2_n_9 ;
  wire \sub13_reg_169[4]_i_3_n_9 ;
  wire \sub13_reg_169[4]_i_4_n_9 ;
  wire \sub13_reg_169[4]_i_5_n_9 ;
  wire \sub13_reg_169[8]_i_2_n_9 ;
  wire \sub13_reg_169[8]_i_3_n_9 ;
  wire \sub13_reg_169[8]_i_4_n_9 ;
  wire \sub13_reg_169[8]_i_5_n_9 ;
  wire \sub13_reg_169_reg[11]_i_1_n_11 ;
  wire \sub13_reg_169_reg[11]_i_1_n_12 ;
  wire \sub13_reg_169_reg[4]_i_1_n_10 ;
  wire \sub13_reg_169_reg[4]_i_1_n_11 ;
  wire \sub13_reg_169_reg[4]_i_1_n_12 ;
  wire \sub13_reg_169_reg[4]_i_1_n_9 ;
  wire \sub13_reg_169_reg[8]_i_1_n_10 ;
  wire \sub13_reg_169_reg[8]_i_1_n_11 ;
  wire \sub13_reg_169_reg[8]_i_1_n_12 ;
  wire \sub13_reg_169_reg[8]_i_1_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(empty_n_reg),
        .I1(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I2(empty_n_reg_0),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(\SRL_SIG_reg[5][31]_srl6_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(dst_1_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(dst_1_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(dst_1_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(dst_1_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(dst_1_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(dst_1_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(dst_1_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(dst_1_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(dst_1_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(dst_1_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(dst_1_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(dst_1_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(dst_1_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(dst_1_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(dst_1_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(dst_1_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(dst_1_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(dst_1_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(dst_1_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(dst_1_rows_channel_dout[26]),
        .I1(dst_1_rows_channel_dout[27]),
        .O(\ap_CS_fsm[3]_i_10_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(dst_1_rows_channel_dout[24]),
        .I1(dst_1_rows_channel_dout[25]),
        .O(\ap_CS_fsm[3]_i_11_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(dst_1_rows_channel_dout[23]),
        .I1(dst_1_rows_channel_dout[22]),
        .O(\ap_CS_fsm[3]_i_13_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(dst_1_rows_channel_dout[21]),
        .I1(dst_1_rows_channel_dout[20]),
        .O(\ap_CS_fsm[3]_i_14_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(dst_1_rows_channel_dout[19]),
        .I1(dst_1_rows_channel_dout[18]),
        .O(\ap_CS_fsm[3]_i_15_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(dst_1_rows_channel_dout[17]),
        .I1(dst_1_rows_channel_dout[16]),
        .O(\ap_CS_fsm[3]_i_16_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(dst_1_rows_channel_dout[22]),
        .I1(dst_1_rows_channel_dout[23]),
        .O(\ap_CS_fsm[3]_i_17_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(dst_1_rows_channel_dout[20]),
        .I1(dst_1_rows_channel_dout[21]),
        .O(\ap_CS_fsm[3]_i_18_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(dst_1_rows_channel_dout[18]),
        .I1(dst_1_rows_channel_dout[19]),
        .O(\ap_CS_fsm[3]_i_19_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(dst_1_rows_channel_dout[16]),
        .I1(dst_1_rows_channel_dout[17]),
        .O(\ap_CS_fsm[3]_i_20_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(dst_1_rows_channel_dout[15]),
        .I1(dst_1_rows_channel_dout[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(dst_1_rows_channel_dout[13]),
        .I1(dst_1_rows_channel_dout[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(dst_1_rows_channel_dout[14]),
        .I1(dst_1_rows_channel_dout[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(dst_1_rows_channel_dout[12]),
        .I1(dst_1_rows_channel_dout[13]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(\ap_CS_fsm[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(dst_1_rows_channel_dout[29]),
        .I1(dst_1_rows_channel_dout[28]),
        .O(\ap_CS_fsm[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(dst_1_rows_channel_dout[27]),
        .I1(dst_1_rows_channel_dout[26]),
        .O(\ap_CS_fsm[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(dst_1_rows_channel_dout[25]),
        .I1(dst_1_rows_channel_dout[24]),
        .O(\ap_CS_fsm[3]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(dst_1_rows_channel_dout[31]),
        .I1(dst_1_rows_channel_dout[30]),
        .O(\ap_CS_fsm[3]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(dst_1_rows_channel_dout[28]),
        .I1(dst_1_rows_channel_dout[29]),
        .O(\ap_CS_fsm[3]_i_9_n_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[3]_i_2_n_10 ,\ap_CS_fsm_reg[3]_i_2_n_11 ,\ap_CS_fsm_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_4_n_9 ,\ap_CS_fsm[3]_i_5_n_9 ,\ap_CS_fsm[3]_i_6_n_9 ,\ap_CS_fsm[3]_i_7_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_9 ,\ap_CS_fsm[3]_i_9_n_9 ,\ap_CS_fsm[3]_i_10_n_9 ,\ap_CS_fsm[3]_i_11_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_2_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_9 ,\ap_CS_fsm_reg[3]_i_3_n_10 ,\ap_CS_fsm_reg[3]_i_3_n_11 ,\ap_CS_fsm_reg[3]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_13_n_9 ,\ap_CS_fsm[3]_i_14_n_9 ,\ap_CS_fsm[3]_i_15_n_9 ,\ap_CS_fsm[3]_i_16_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_17_n_9 ,\ap_CS_fsm[3]_i_18_n_9 ,\ap_CS_fsm[3]_i_19_n_9 ,\ap_CS_fsm[3]_i_20_n_9 }));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_2 
       (.I0(out[11]),
        .O(\sub13_reg_169[11]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_3 
       (.I0(out[10]),
        .O(\sub13_reg_169[11]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_4 
       (.I0(out[9]),
        .O(\sub13_reg_169[11]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_2 
       (.I0(out[4]),
        .O(\sub13_reg_169[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_3 
       (.I0(out[3]),
        .O(\sub13_reg_169[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_4 
       (.I0(out[2]),
        .O(\sub13_reg_169[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_5 
       (.I0(out[1]),
        .O(\sub13_reg_169[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_2 
       (.I0(out[8]),
        .O(\sub13_reg_169[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_3 
       (.I0(out[7]),
        .O(\sub13_reg_169[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_4 
       (.I0(out[6]),
        .O(\sub13_reg_169[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_5 
       (.I0(out[5]),
        .O(\sub13_reg_169[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[11]_i_1 
       (.CI(\sub13_reg_169_reg[8]_i_1_n_9 ),
        .CO({\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED [3:2],\sub13_reg_169_reg[11]_i_1_n_11 ,\sub13_reg_169_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[10:9]}),
        .O({\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\sub13_reg_169[11]_i_2_n_9 ,\sub13_reg_169[11]_i_3_n_9 ,\sub13_reg_169[11]_i_4_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_reg_169_reg[4]_i_1_n_9 ,\sub13_reg_169_reg[4]_i_1_n_10 ,\sub13_reg_169_reg[4]_i_1_n_11 ,\sub13_reg_169_reg[4]_i_1_n_12 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub13_reg_169[4]_i_2_n_9 ,\sub13_reg_169[4]_i_3_n_9 ,\sub13_reg_169[4]_i_4_n_9 ,\sub13_reg_169[4]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[8]_i_1 
       (.CI(\sub13_reg_169_reg[4]_i_1_n_9 ),
        .CO({\sub13_reg_169_reg[8]_i_1_n_9 ,\sub13_reg_169_reg[8]_i_1_n_10 ,\sub13_reg_169_reg[8]_i_1_n_11 ,\sub13_reg_169_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub13_reg_169[8]_i_2_n_9 ,\sub13_reg_169[8]_i_3_n_9 ,\sub13_reg_169[8]_i_4_n_9 ,\sub13_reg_169[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18
   (out,
    DI,
    ap_clk_0,
    ap_clk_1,
    D,
    sel,
    S,
    ap_clk_2,
    ap_clk_3,
    empty_n_reg,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    empty_n_reg_0,
    Block_entry2_proc_U0_ap_start,
    mOutPtr_reg,
    \SRL_SIG_reg[5][31]_srl6_0 ,
    in,
    ap_clk);
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [31:0]D;
  output sel;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input empty_n_reg;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input empty_n_reg_0;
  input Block_entry2_proc_U0_ap_start;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][31]_srl6_0 ;
  input [31:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][31]_srl6_0 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire [31:12]dst_1_cols_channel_dout;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [31:0]in;
  wire [2:0]mOutPtr_reg;
  wire [11:0]out;
  wire sel;
  wire \sub_reg_164[12]_i_2_n_9 ;
  wire \sub_reg_164[12]_i_3_n_9 ;
  wire \sub_reg_164[12]_i_4_n_9 ;
  wire \sub_reg_164[12]_i_5_n_9 ;
  wire \sub_reg_164[16]_i_2_n_9 ;
  wire \sub_reg_164[16]_i_3_n_9 ;
  wire \sub_reg_164[16]_i_4_n_9 ;
  wire \sub_reg_164[16]_i_5_n_9 ;
  wire \sub_reg_164[20]_i_2_n_9 ;
  wire \sub_reg_164[20]_i_3_n_9 ;
  wire \sub_reg_164[20]_i_4_n_9 ;
  wire \sub_reg_164[20]_i_5_n_9 ;
  wire \sub_reg_164[24]_i_2_n_9 ;
  wire \sub_reg_164[24]_i_3_n_9 ;
  wire \sub_reg_164[24]_i_4_n_9 ;
  wire \sub_reg_164[24]_i_5_n_9 ;
  wire \sub_reg_164[28]_i_2_n_9 ;
  wire \sub_reg_164[28]_i_3_n_9 ;
  wire \sub_reg_164[28]_i_4_n_9 ;
  wire \sub_reg_164[28]_i_5_n_9 ;
  wire \sub_reg_164[31]_i_3_n_9 ;
  wire \sub_reg_164[31]_i_4_n_9 ;
  wire \sub_reg_164[31]_i_5_n_9 ;
  wire \sub_reg_164[4]_i_2_n_9 ;
  wire \sub_reg_164[4]_i_3_n_9 ;
  wire \sub_reg_164[4]_i_4_n_9 ;
  wire \sub_reg_164[4]_i_5_n_9 ;
  wire \sub_reg_164[8]_i_2_n_9 ;
  wire \sub_reg_164[8]_i_3_n_9 ;
  wire \sub_reg_164[8]_i_4_n_9 ;
  wire \sub_reg_164[8]_i_5_n_9 ;
  wire \sub_reg_164_reg[12]_i_1_n_10 ;
  wire \sub_reg_164_reg[12]_i_1_n_11 ;
  wire \sub_reg_164_reg[12]_i_1_n_12 ;
  wire \sub_reg_164_reg[12]_i_1_n_9 ;
  wire \sub_reg_164_reg[16]_i_1_n_10 ;
  wire \sub_reg_164_reg[16]_i_1_n_11 ;
  wire \sub_reg_164_reg[16]_i_1_n_12 ;
  wire \sub_reg_164_reg[16]_i_1_n_9 ;
  wire \sub_reg_164_reg[20]_i_1_n_10 ;
  wire \sub_reg_164_reg[20]_i_1_n_11 ;
  wire \sub_reg_164_reg[20]_i_1_n_12 ;
  wire \sub_reg_164_reg[20]_i_1_n_9 ;
  wire \sub_reg_164_reg[24]_i_1_n_10 ;
  wire \sub_reg_164_reg[24]_i_1_n_11 ;
  wire \sub_reg_164_reg[24]_i_1_n_12 ;
  wire \sub_reg_164_reg[24]_i_1_n_9 ;
  wire \sub_reg_164_reg[28]_i_1_n_10 ;
  wire \sub_reg_164_reg[28]_i_1_n_11 ;
  wire \sub_reg_164_reg[28]_i_1_n_12 ;
  wire \sub_reg_164_reg[28]_i_1_n_9 ;
  wire \sub_reg_164_reg[31]_i_2_n_11 ;
  wire \sub_reg_164_reg[31]_i_2_n_12 ;
  wire \sub_reg_164_reg[4]_i_1_n_10 ;
  wire \sub_reg_164_reg[4]_i_1_n_11 ;
  wire \sub_reg_164_reg[4]_i_1_n_12 ;
  wire \sub_reg_164_reg[4]_i_1_n_9 ;
  wire \sub_reg_164_reg[8]_i_1_n_10 ;
  wire \sub_reg_164_reg[8]_i_1_n_11 ;
  wire \sub_reg_164_reg[8]_i_1_n_12 ;
  wire \sub_reg_164_reg[8]_i_1_n_9 ;
  wire [3:2]\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(empty_n_reg),
        .I1(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I2(empty_n_reg_0),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(\SRL_SIG_reg[5][31]_srl6_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(dst_1_cols_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(dst_1_cols_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(dst_1_cols_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(dst_1_cols_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(dst_1_cols_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(dst_1_cols_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(dst_1_cols_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(dst_1_cols_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(dst_1_cols_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(dst_1_cols_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(dst_1_cols_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(dst_1_cols_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(dst_1_cols_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(dst_1_cols_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(dst_1_cols_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(dst_1_cols_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(dst_1_cols_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(dst_1_cols_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(dst_1_cols_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_cols_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_1
       (.I0(dst_1_cols_channel_dout[14]),
        .I1(dst_1_cols_channel_dout[15]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_2
       (.I0(dst_1_cols_channel_dout[12]),
        .I1(dst_1_cols_channel_dout[13]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_5
       (.I0(dst_1_cols_channel_dout[15]),
        .I1(dst_1_cols_channel_dout[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_6
       (.I0(dst_1_cols_channel_dout[13]),
        .I1(dst_1_cols_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_1
       (.I0(dst_1_cols_channel_dout[22]),
        .I1(dst_1_cols_channel_dout[23]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_2
       (.I0(dst_1_cols_channel_dout[20]),
        .I1(dst_1_cols_channel_dout[21]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_3
       (.I0(dst_1_cols_channel_dout[18]),
        .I1(dst_1_cols_channel_dout[19]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_4
       (.I0(dst_1_cols_channel_dout[16]),
        .I1(dst_1_cols_channel_dout[17]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_5
       (.I0(dst_1_cols_channel_dout[23]),
        .I1(dst_1_cols_channel_dout[22]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_6
       (.I0(dst_1_cols_channel_dout[21]),
        .I1(dst_1_cols_channel_dout[20]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_7
       (.I0(dst_1_cols_channel_dout[19]),
        .I1(dst_1_cols_channel_dout[18]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_8
       (.I0(dst_1_cols_channel_dout[17]),
        .I1(dst_1_cols_channel_dout[16]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln106_fu_149_p2_carry__2_i_1
       (.I0(dst_1_cols_channel_dout[30]),
        .I1(dst_1_cols_channel_dout[31]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_2
       (.I0(dst_1_cols_channel_dout[28]),
        .I1(dst_1_cols_channel_dout[29]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_3
       (.I0(dst_1_cols_channel_dout[26]),
        .I1(dst_1_cols_channel_dout[27]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_4
       (.I0(dst_1_cols_channel_dout[24]),
        .I1(dst_1_cols_channel_dout[25]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_5
       (.I0(dst_1_cols_channel_dout[30]),
        .I1(dst_1_cols_channel_dout[31]),
        .O(ap_clk_3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_6
       (.I0(dst_1_cols_channel_dout[29]),
        .I1(dst_1_cols_channel_dout[28]),
        .O(ap_clk_3[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_7
       (.I0(dst_1_cols_channel_dout[27]),
        .I1(dst_1_cols_channel_dout[26]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_8
       (.I0(dst_1_cols_channel_dout[25]),
        .I1(dst_1_cols_channel_dout[24]),
        .O(ap_clk_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_2 
       (.I0(dst_1_cols_channel_dout[12]),
        .O(\sub_reg_164[12]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_3 
       (.I0(out[11]),
        .O(\sub_reg_164[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_4 
       (.I0(out[10]),
        .O(\sub_reg_164[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_5 
       (.I0(out[9]),
        .O(\sub_reg_164[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_2 
       (.I0(dst_1_cols_channel_dout[16]),
        .O(\sub_reg_164[16]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_3 
       (.I0(dst_1_cols_channel_dout[15]),
        .O(\sub_reg_164[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_4 
       (.I0(dst_1_cols_channel_dout[14]),
        .O(\sub_reg_164[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_5 
       (.I0(dst_1_cols_channel_dout[13]),
        .O(\sub_reg_164[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_2 
       (.I0(dst_1_cols_channel_dout[20]),
        .O(\sub_reg_164[20]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_3 
       (.I0(dst_1_cols_channel_dout[19]),
        .O(\sub_reg_164[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_4 
       (.I0(dst_1_cols_channel_dout[18]),
        .O(\sub_reg_164[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_5 
       (.I0(dst_1_cols_channel_dout[17]),
        .O(\sub_reg_164[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_2 
       (.I0(dst_1_cols_channel_dout[24]),
        .O(\sub_reg_164[24]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_3 
       (.I0(dst_1_cols_channel_dout[23]),
        .O(\sub_reg_164[24]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_4 
       (.I0(dst_1_cols_channel_dout[22]),
        .O(\sub_reg_164[24]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_5 
       (.I0(dst_1_cols_channel_dout[21]),
        .O(\sub_reg_164[24]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_2 
       (.I0(dst_1_cols_channel_dout[28]),
        .O(\sub_reg_164[28]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_3 
       (.I0(dst_1_cols_channel_dout[27]),
        .O(\sub_reg_164[28]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_4 
       (.I0(dst_1_cols_channel_dout[26]),
        .O(\sub_reg_164[28]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_5 
       (.I0(dst_1_cols_channel_dout[25]),
        .O(\sub_reg_164[28]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_3 
       (.I0(dst_1_cols_channel_dout[31]),
        .O(\sub_reg_164[31]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_4 
       (.I0(dst_1_cols_channel_dout[30]),
        .O(\sub_reg_164[31]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_5 
       (.I0(dst_1_cols_channel_dout[29]),
        .O(\sub_reg_164[31]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_2 
       (.I0(out[4]),
        .O(\sub_reg_164[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_3 
       (.I0(out[3]),
        .O(\sub_reg_164[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_4 
       (.I0(out[2]),
        .O(\sub_reg_164[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_5 
       (.I0(out[1]),
        .O(\sub_reg_164[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_2 
       (.I0(out[8]),
        .O(\sub_reg_164[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_3 
       (.I0(out[7]),
        .O(\sub_reg_164[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_4 
       (.I0(out[6]),
        .O(\sub_reg_164[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_5 
       (.I0(out[5]),
        .O(\sub_reg_164[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[12]_i_1 
       (.CI(\sub_reg_164_reg[8]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[12]_i_1_n_9 ,\sub_reg_164_reg[12]_i_1_n_10 ,\sub_reg_164_reg[12]_i_1_n_11 ,\sub_reg_164_reg[12]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({dst_1_cols_channel_dout[12],out[11:9]}),
        .O(D[12:9]),
        .S({\sub_reg_164[12]_i_2_n_9 ,\sub_reg_164[12]_i_3_n_9 ,\sub_reg_164[12]_i_4_n_9 ,\sub_reg_164[12]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[16]_i_1 
       (.CI(\sub_reg_164_reg[12]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[16]_i_1_n_9 ,\sub_reg_164_reg[16]_i_1_n_10 ,\sub_reg_164_reg[16]_i_1_n_11 ,\sub_reg_164_reg[16]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[16:13]),
        .O(D[16:13]),
        .S({\sub_reg_164[16]_i_2_n_9 ,\sub_reg_164[16]_i_3_n_9 ,\sub_reg_164[16]_i_4_n_9 ,\sub_reg_164[16]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[20]_i_1 
       (.CI(\sub_reg_164_reg[16]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[20]_i_1_n_9 ,\sub_reg_164_reg[20]_i_1_n_10 ,\sub_reg_164_reg[20]_i_1_n_11 ,\sub_reg_164_reg[20]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[20:17]),
        .O(D[20:17]),
        .S({\sub_reg_164[20]_i_2_n_9 ,\sub_reg_164[20]_i_3_n_9 ,\sub_reg_164[20]_i_4_n_9 ,\sub_reg_164[20]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[24]_i_1 
       (.CI(\sub_reg_164_reg[20]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[24]_i_1_n_9 ,\sub_reg_164_reg[24]_i_1_n_10 ,\sub_reg_164_reg[24]_i_1_n_11 ,\sub_reg_164_reg[24]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[24:21]),
        .O(D[24:21]),
        .S({\sub_reg_164[24]_i_2_n_9 ,\sub_reg_164[24]_i_3_n_9 ,\sub_reg_164[24]_i_4_n_9 ,\sub_reg_164[24]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[28]_i_1 
       (.CI(\sub_reg_164_reg[24]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[28]_i_1_n_9 ,\sub_reg_164_reg[28]_i_1_n_10 ,\sub_reg_164_reg[28]_i_1_n_11 ,\sub_reg_164_reg[28]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[28:25]),
        .O(D[28:25]),
        .S({\sub_reg_164[28]_i_2_n_9 ,\sub_reg_164[28]_i_3_n_9 ,\sub_reg_164[28]_i_4_n_9 ,\sub_reg_164[28]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[31]_i_2 
       (.CI(\sub_reg_164_reg[28]_i_1_n_9 ),
        .CO({\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED [3:2],\sub_reg_164_reg[31]_i_2_n_11 ,\sub_reg_164_reg[31]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dst_1_cols_channel_dout[30:29]}),
        .O({\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,\sub_reg_164[31]_i_3_n_9 ,\sub_reg_164[31]_i_4_n_9 ,\sub_reg_164[31]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_164_reg[4]_i_1_n_9 ,\sub_reg_164_reg[4]_i_1_n_10 ,\sub_reg_164_reg[4]_i_1_n_11 ,\sub_reg_164_reg[4]_i_1_n_12 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub_reg_164[4]_i_2_n_9 ,\sub_reg_164[4]_i_3_n_9 ,\sub_reg_164[4]_i_4_n_9 ,\sub_reg_164[4]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[8]_i_1 
       (.CI(\sub_reg_164_reg[4]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[8]_i_1_n_9 ,\sub_reg_164_reg[8]_i_1_n_10 ,\sub_reg_164_reg[8]_i_1_n_11 ,\sub_reg_164_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub_reg_164[8]_i_2_n_9 ,\sub_reg_164[8]_i_3_n_9 ,\sub_reg_164[8]_i_4_n_9 ,\sub_reg_164[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S
   (dst_1_data_empty_n,
    dst_1_data_full_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    push,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    Q,
    img_out_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    \SRL_SIG_reg[0][7] ,
    icmp_ln104_reg_211,
    \SRL_SIG_reg[0][0] ,
    ap_enable_reg_pp0_iter3,
    p_dst_data_empty_n,
    ap_enable_reg_pp0_iter1_0);
  output dst_1_data_empty_n;
  output dst_1_data_full_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input icmp_ln104_reg_211;
  input [0:0]\SRL_SIG_reg[0][0] ;
  input ap_enable_reg_pp0_iter3;
  input p_dst_data_empty_n;
  input ap_enable_reg_pp0_iter1_0;

  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire empty_n_i_1__15_n_9;
  wire full_n_i_1__15_n_9;
  wire icmp_ln104_reg_211;
  wire img_out_TREADY_int_regslice;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dst_data_empty_n;
  wire push;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17 U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[7] (\mOutPtr_reg_n_9_[0] ),
        .\B_V_data_1_payload_B_reg[7]_0 (\mOutPtr_reg_n_9_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I3(dst_1_data_empty_n),
        .I4(push),
        .O(empty_n_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_9),
        .Q(dst_1_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I4(dst_1_data_empty_n),
        .I5(dst_1_data_full_n),
        .O(full_n_i_1__15_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_9),
        .Q(dst_1_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(dst_1_data_empty_n),
        .I1(Q),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(push),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(dst_1_data_empty_n),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6
   (p_dstgx_data_empty_n,
    p_dstgx_data_full_n,
    p_dstgx_data_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_enable_reg_pp0_iter1,
    E,
    D);
  output p_dstgx_data_empty_n;
  output p_dstgx_data_full_n;
  output [7:0]p_dstgx_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire empty_n_i_1__14_n_9;
  wire full_n_i_1__14_n_9;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10 U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_reg_reg(\mOutPtr_reg_n_9_[0] ),
        .p_reg_reg_0(\mOutPtr_reg_n_9_[1] ));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr18_out),
        .I4(p_dstgx_data_empty_n),
        .O(empty_n_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_9),
        .Q(p_dstgx_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(p_dstgx_data_full_n),
        .O(full_n_i_1__14_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_9),
        .Q(p_dstgx_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgx_data_empty_n),
        .I4(E),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8
   (p_dstgy_data_empty_n,
    p_dstgy_data_full_n,
    full_n_reg_0,
    p_dstgy_data_dout,
    ap_rst_n_inv,
    ap_clk,
    p_dstgx_data_full_n,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_enable_reg_pp0_iter1,
    E,
    D);
  output p_dstgy_data_empty_n;
  output p_dstgy_data_full_n;
  output full_n_reg_0;
  output [7:0]p_dstgy_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input p_dstgx_data_full_n;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire empty_n_i_1__13_n_9;
  wire full_n_i_1__13_n_9;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dstgx_data_full_n;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;

  sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .mul_ln78_reg_194_reg(\mOutPtr_reg_n_9_[0] ),
        .mul_ln78_reg_194_reg_0(\mOutPtr_reg_n_9_[1] ),
        .p_dstgy_data_dout(p_dstgy_data_dout));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__13
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr18_out),
        .I4(p_dstgy_data_empty_n),
        .O(empty_n_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_9),
        .Q(p_dstgy_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__13
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(p_dstgy_data_full_n),
        .O(full_n_i_1__13_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_9),
        .Q(p_dstgy_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgy_data_empty_n),
        .I4(E),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg
   (p_dstgy_data_dout,
    mul_ln78_reg_194_reg,
    mul_ln78_reg_194_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]p_dstgy_data_dout;
  input mul_ln78_reg_194_reg;
  input mul_ln78_reg_194_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire ap_clk;
  wire mul_ln78_reg_194_reg;
  wire mul_ln78_reg_194_reg_0;
  wire [7:0]p_dstgy_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_2
       (.I0(\SRL_SIG_reg_n_9_[1][7] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][7] ),
        .O(p_dstgy_data_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_3
       (.I0(\SRL_SIG_reg_n_9_[1][6] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][6] ),
        .O(p_dstgy_data_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_4
       (.I0(\SRL_SIG_reg_n_9_[1][5] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][5] ),
        .O(p_dstgy_data_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_5
       (.I0(\SRL_SIG_reg_n_9_[1][4] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][4] ),
        .O(p_dstgy_data_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_6
       (.I0(\SRL_SIG_reg_n_9_[1][3] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][3] ),
        .O(p_dstgy_data_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_7
       (.I0(\SRL_SIG_reg_n_9_[1][2] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][2] ),
        .O(p_dstgy_data_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_8
       (.I0(\SRL_SIG_reg_n_9_[1][1] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][1] ),
        .O(p_dstgy_data_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_9
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][0] ),
        .O(p_dstgy_data_dout[0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10
   (p_dstgx_data_dout,
    p_reg_reg,
    p_reg_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]p_dstgx_data_dout;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire [7:0]p_dstgx_data_dout;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(p_dstgx_data_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(p_dstgx_data_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(p_dstgx_data_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(p_dstgx_data_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(p_dstgx_data_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(p_dstgx_data_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(p_dstgx_data_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [0]),
        .O(p_dstgx_data_dout[0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S_ShiftReg" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17
   (D,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    icmp_ln104_reg_211,
    \SRL_SIG_reg[0][0]_0 ,
    dst_1_data_full_n,
    ap_enable_reg_pp0_iter3,
    p_dst_data_empty_n,
    ap_enable_reg_pp0_iter1_0,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[7]_0 );
  output [7:0]D;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input icmp_ln104_reg_211;
  input [0:0]\SRL_SIG_reg[0][0]_0 ;
  input dst_1_data_full_n;
  input ap_enable_reg_pp0_iter3;
  input p_dst_data_empty_n;
  input ap_enable_reg_pp0_iter1_0;
  input \B_V_data_1_payload_B_reg[7] ;
  input \B_V_data_1_payload_B_reg[7]_0 ;

  wire \B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire [7:0]D;
  wire \SRL_SIG[0][7]_i_1_n_9 ;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire dst_1_data_full_n;
  wire icmp_ln104_reg_211;
  wire p_dst_data_empty_n;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(\SRL_SIG_reg_n_9_[0][0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][1] ),
        .I1(\SRL_SIG_reg_n_9_[0][1] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][2] ),
        .I1(\SRL_SIG_reg_n_9_[0][2] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][3] ),
        .I1(\SRL_SIG_reg_n_9_[0][3] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][4] ),
        .I1(\SRL_SIG_reg_n_9_[0][4] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][5] ),
        .I1(\SRL_SIG_reg_n_9_[0][5] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][6] ),
        .I1(\SRL_SIG_reg_n_9_[0][6] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg_n_9_[1][7] ),
        .I1(\SRL_SIG_reg_n_9_[0][7] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(icmp_ln104_reg_211),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    D,
    DI,
    S,
    \j_fu_72_reg[10] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \sub_reg_164_reg[10] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_1,
    Q,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    CO,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_72_reg[11] ,
    out,
    icmp_ln111_fu_161_p2_carry,
    icmp_ln111_fu_161_p2_carry_0,
    icmp_ln111_fu_161_p2_carry_1,
    icmp_ln111_fu_161_p2_carry_2,
    icmp_ln111_fu_161_p2_carry_3);
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [0:0]D;
  output [3:0]DI;
  output [3:0]S;
  output [1:0]\j_fu_72_reg[10] ;
  output [1:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\sub_reg_164_reg[10] ;
  output [11:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_loop_init_int_reg_1;
  input [1:0]Q;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]CO;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [11:0]\j_fu_72_reg[11] ;
  input [11:0]out;
  input [11:0]icmp_ln111_fu_161_p2_carry;
  input icmp_ln111_fu_161_p2_carry_0;
  input icmp_ln111_fu_161_p2_carry_1;
  input icmp_ln111_fu_161_p2_carry_2;
  input icmp_ln111_fu_161_p2_carry_3;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [1:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0;
  wire [11:0]icmp_ln111_fu_161_p2_carry;
  wire icmp_ln111_fu_161_p2_carry_0;
  wire icmp_ln111_fu_161_p2_carry_1;
  wire icmp_ln111_fu_161_p2_carry_2;
  wire icmp_ln111_fu_161_p2_carry_3;
  wire [1:0]\j_fu_72_reg[10] ;
  wire [11:0]\j_fu_72_reg[11] ;
  wire \j_fu_72_reg[11]_i_3_n_11 ;
  wire \j_fu_72_reg[11]_i_3_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_10 ;
  wire \j_fu_72_reg[4]_i_1_n_11 ;
  wire \j_fu_72_reg[4]_i_1_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_9 ;
  wire \j_fu_72_reg[8]_i_1_n_10 ;
  wire \j_fu_72_reg[8]_i_1_n_11 ;
  wire \j_fu_72_reg[8]_i_1_n_12 ;
  wire \j_fu_72_reg[8]_i_1_n_9 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[10] ;
  wire [3:2]\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(dst_1_rows_channel_empty_n),
        .I2(dst_1_cols_channel_empty_n),
        .I3(\ap_CS_fsm[1]_i_2__1_n_9 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0DFF08000D000800)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(CO),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_2__1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_reg_1),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln106_fu_149_p2_carry__0_i_3
       (.I0(\j_fu_72_reg[11] [10]),
        .I1(out[10]),
        .I2(\j_fu_72_reg[11] [11]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[11]),
        .O(\j_fu_72_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry__0_i_4
       (.I0(\j_fu_72_reg[11] [8]),
        .I1(out[8]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[9]),
        .I5(\j_fu_72_reg[11] [9]),
        .O(\j_fu_72_reg[10] [0]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln106_fu_149_p2_carry__0_i_7
       (.I0(out[10]),
        .I1(out[11]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_72_reg[11] [10]),
        .I5(\j_fu_72_reg[11] [11]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[9]),
        .I4(\j_fu_72_reg[11] [9]),
        .I5(\j_fu_72_reg[11] [8]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry_i_1
       (.I0(\j_fu_72_reg[11] [6]),
        .I1(out[6]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[7]),
        .I5(\j_fu_72_reg[11] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln106_fu_149_p2_carry_i_2
       (.I0(\j_fu_72_reg[11] [4]),
        .I1(out[4]),
        .I2(\j_fu_72_reg[11] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry_i_3
       (.I0(\j_fu_72_reg[11] [2]),
        .I1(out[2]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[3]),
        .I5(\j_fu_72_reg[11] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry_i_4
       (.I0(\j_fu_72_reg[11] [0]),
        .I1(out[0]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[1]),
        .I5(\j_fu_72_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry_i_5
       (.I0(out[6]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[7]),
        .I4(\j_fu_72_reg[11] [7]),
        .I5(\j_fu_72_reg[11] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln106_fu_149_p2_carry_i_6
       (.I0(out[4]),
        .I1(out[5]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_72_reg[11] [4]),
        .I5(\j_fu_72_reg[11] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry_i_7
       (.I0(out[2]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[3]),
        .I4(\j_fu_72_reg[11] [3]),
        .I5(\j_fu_72_reg[11] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry_i_8
       (.I0(out[0]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[1]),
        .I4(\j_fu_72_reg[11] [1]),
        .I5(\j_fu_72_reg[11] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_1
       (.I0(icmp_ln111_fu_161_p2_carry[10]),
        .I1(icmp_ln111_fu_161_p2_carry[9]),
        .I2(icmp_ln111_fu_161_p2_carry[11]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_3),
        .O(\sub_reg_164_reg[10] [3]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_2
       (.I0(icmp_ln111_fu_161_p2_carry[7]),
        .I1(icmp_ln111_fu_161_p2_carry[6]),
        .I2(icmp_ln111_fu_161_p2_carry[8]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_2),
        .O(\sub_reg_164_reg[10] [2]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_3
       (.I0(icmp_ln111_fu_161_p2_carry[4]),
        .I1(icmp_ln111_fu_161_p2_carry[3]),
        .I2(icmp_ln111_fu_161_p2_carry[5]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_1),
        .O(\sub_reg_164_reg[10] [1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_4
       (.I0(icmp_ln111_fu_161_p2_carry[1]),
        .I1(icmp_ln111_fu_161_p2_carry[0]),
        .I2(icmp_ln111_fu_161_p2_carry[2]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_0),
        .O(\sub_reg_164_reg[10] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_72[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_fu_72_reg[11] [0]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_6 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_7 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_3 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_4 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [2]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_6 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_3 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_4 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [5]),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[11]_i_3 
       (.CI(\j_fu_72_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_72_reg[11]_i_3_n_11 ,\j_fu_72_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED [3],grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_72_reg[4]_i_1_n_9 ,\j_fu_72_reg[4]_i_1_n_10 ,\j_fu_72_reg[4]_i_1_n_11 ,\j_fu_72_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[8]_i_1 
       (.CI(\j_fu_72_reg[4]_i_1_n_9 ),
        .CO({\j_fu_72_reg[8]_i_1_n_9 ,\j_fu_72_reg[8]_i_1_n_10 ,\j_fu_72_reg[8]_i_1_n_11 ,\j_fu_72_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19
   (ap_block_pp0_stage0_11001__0,
    \ap_CS_fsm_reg[1] ,
    S,
    SR,
    E,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \width_reg_160_reg[6] ,
    \width_reg_160_reg[12] ,
    D,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
    \col_fu_58_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    Q,
    CO,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    icmp_ln81_fu_111_p2_carry__0,
    \col_fu_58_reg[12]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    p_dst_data_empty_n,
    \col_fu_58_reg[12]_1 ,
    dst_1_data_full_n,
    ap_rst_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    shift_c_empty_n);
  output ap_block_pp0_stage0_11001__0;
  output \ap_CS_fsm_reg[1] ;
  output [2:0]S;
  output [0:0]SR;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]DI;
  output [3:0]\width_reg_160_reg[6] ;
  output [2:0]\width_reg_160_reg[12] ;
  output [1:0]D;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  output [12:0]\col_fu_58_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [2:0]Q;
  input [0:0]CO;
  input [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  input [13:0]icmp_ln81_fu_111_p2_carry__0;
  input [12:0]\col_fu_58_reg[12]_0 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input p_dst_data_empty_n;
  input \col_fu_58_reg[12]_1 ;
  input dst_1_data_full_n;
  input ap_rst_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input shift_c_empty_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__0_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col_5;
  wire [12:0]\col_fu_58_reg[12] ;
  wire [12:0]\col_fu_58_reg[12]_0 ;
  wire \col_fu_58_reg[12]_1 ;
  wire \col_fu_58_reg[12]_i_3_n_10 ;
  wire \col_fu_58_reg[12]_i_3_n_11 ;
  wire \col_fu_58_reg[12]_i_3_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_10 ;
  wire \col_fu_58_reg[4]_i_1_n_11 ;
  wire \col_fu_58_reg[4]_i_1_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_9 ;
  wire \col_fu_58_reg[8]_i_1_n_10 ;
  wire \col_fu_58_reg[8]_i_1_n_11 ;
  wire \col_fu_58_reg[8]_i_1_n_12 ;
  wire \col_fu_58_reg[8]_i_1_n_9 ;
  wire dst_1_data_full_n;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire [13:0]icmp_ln81_fu_111_p2_carry__0;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire shift_c_empty_n;
  wire [2:0]\width_reg_160_reg[12] ;
  wire [3:0]\width_reg_160_reg[6] ;
  wire [3:3]\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h5404040404040404)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .I2(Q[0]),
        .I3(p_dst_cols_channel_empty_n),
        .I4(p_dst_rows_channel_empty_n),
        .I5(shift_c_empty_n),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_3__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8888C000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I2(dst_1_data_full_n),
        .I3(\col_fu_58_reg[12]_1 ),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__4
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__4_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .O(\col_fu_58_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \col_fu_58[12]_i_1 
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \col_fu_58[12]_i_2 
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dst_data_empty_n),
        .I4(\col_fu_58_reg[12]_1 ),
        .I5(dst_1_data_full_n),
        .O(E));
  LUT4 #(
    .INIT(16'h4F44)) 
    \col_fu_58[12]_i_4 
       (.I0(dst_1_data_full_n),
        .I1(\col_fu_58_reg[12]_1 ),
        .I2(p_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [12]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [11]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_7 
       (.I0(\col_fu_58_reg[12]_0 [10]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_8 
       (.I0(\col_fu_58_reg[12]_0 [9]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [0]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [4]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [3]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [2]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [1]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [8]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [7]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [6]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [5]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[12]_i_3 
       (.CI(\col_fu_58_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_58_reg[12]_i_3_n_10 ,\col_fu_58_reg[12]_i_3_n_11 ,\col_fu_58_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [12:9]),
        .S(ap_sig_allocacmp_col_5[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_58_reg[4]_i_1_n_9 ,\col_fu_58_reg[4]_i_1_n_10 ,\col_fu_58_reg[4]_i_1_n_11 ,\col_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_col_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [4:1]),
        .S(ap_sig_allocacmp_col_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[8]_i_1 
       (.CI(\col_fu_58_reg[4]_i_1_n_9 ),
        .CO({\col_fu_58_reg[8]_i_1_n_9 ,\col_fu_58_reg[8]_i_1_n_10 ,\col_fu_58_reg[8]_i_1_n_11 ,\col_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [8:5]),
        .S(ap_sig_allocacmp_col_5[8:5]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln81_fu_111_p2_carry__0_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[12]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(\col_fu_58_reg[12]_0 [12]),
        .I4(icmp_ln81_fu_111_p2_carry__0[13]),
        .O(\width_reg_160_reg[12] [2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[10]),
        .I1(\col_fu_58_reg[12]_0 [10]),
        .I2(\col_fu_58_reg[12]_0 [11]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[11]),
        .O(\width_reg_160_reg[12] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[8]),
        .I1(\col_fu_58_reg[12]_0 [8]),
        .I2(\col_fu_58_reg[12]_0 [9]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[9]),
        .O(\width_reg_160_reg[12] [0]));
  LUT5 #(
    .INIT(32'h00005999)) 
    icmp_ln81_fu_111_p2_carry__0_i_6
       (.I0(icmp_ln81_fu_111_p2_carry__0[12]),
        .I1(\col_fu_58_reg[12]_0 [12]),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln81_fu_111_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry__0_i_7
       (.I0(icmp_ln81_fu_111_p2_carry__0[10]),
        .I1(\col_fu_58_reg[12]_0 [10]),
        .I2(icmp_ln81_fu_111_p2_carry__0[11]),
        .I3(\col_fu_58_reg[12]_0 [11]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry__0_i_8
       (.I0(icmp_ln81_fu_111_p2_carry__0[8]),
        .I1(\col_fu_58_reg[12]_0 [8]),
        .I2(icmp_ln81_fu_111_p2_carry__0[9]),
        .I3(\col_fu_58_reg[12]_0 [9]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0[6]),
        .I1(\col_fu_58_reg[12]_0 [6]),
        .I2(\col_fu_58_reg[12]_0 [7]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[4]),
        .I1(\col_fu_58_reg[12]_0 [4]),
        .I2(\col_fu_58_reg[12]_0 [5]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[2]),
        .I1(\col_fu_58_reg[12]_0 [2]),
        .I2(\col_fu_58_reg[12]_0 [3]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[0]),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .I2(\col_fu_58_reg[12]_0 [1]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_5
       (.I0(icmp_ln81_fu_111_p2_carry__0[6]),
        .I1(\col_fu_58_reg[12]_0 [6]),
        .I2(icmp_ln81_fu_111_p2_carry__0[7]),
        .I3(\col_fu_58_reg[12]_0 [7]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [3]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_6
       (.I0(icmp_ln81_fu_111_p2_carry__0[4]),
        .I1(\col_fu_58_reg[12]_0 [4]),
        .I2(icmp_ln81_fu_111_p2_carry__0[5]),
        .I3(\col_fu_58_reg[12]_0 [5]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_7
       (.I0(icmp_ln81_fu_111_p2_carry__0[2]),
        .I1(\col_fu_58_reg[12]_0 [2]),
        .I2(icmp_ln81_fu_111_p2_carry__0[3]),
        .I3(\col_fu_58_reg[12]_0 [3]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_8
       (.I0(icmp_ln81_fu_111_p2_carry__0[0]),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .I2(icmp_ln81_fu_111_p2_carry__0[1]),
        .I3(\col_fu_58_reg[12]_0 [1]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20
   (DI,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \j_2_fu_60_reg[10] ,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \j_2_fu_60_reg[11] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    D,
    Q,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    addr,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    CO,
    ap_rst_n,
    in_mat_data_full_n,
    \j_2_fu_60_reg[11]_0 ,
    img_inp_TVALID_int_regslice,
    \ap_CS_fsm_reg[1]_0 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n);
  output [3:0]DI;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output [1:0]\j_2_fu_60_reg[10] ;
  output ap_loop_init_int_reg_4;
  output ap_loop_init_int_reg_5;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [11:0]\j_2_fu_60_reg[11] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]D;
  input [11:0]Q;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input addr;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]CO;
  input ap_rst_n;
  input in_mat_data_full_n;
  input \j_2_fu_60_reg[11]_0 ;
  input img_inp_TVALID_int_regslice;
  input \ap_CS_fsm_reg[1]_0 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [11:0]Q;
  wire [0:0]SR;
  wire addr;
  wire \ap_CS_fsm[2]_i_3_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_9;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_loop_init_int_reg_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [1:0]\j_2_fu_60_reg[10] ;
  wire [11:0]\j_2_fu_60_reg[11] ;
  wire \j_2_fu_60_reg[11]_0 ;
  wire \j_2_fu_60_reg[11]_i_3_n_11 ;
  wire \j_2_fu_60_reg[11]_i_3_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_10 ;
  wire \j_2_fu_60_reg[4]_i_1_n_11 ;
  wire \j_2_fu_60_reg[4]_i_1_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_9 ;
  wire \j_2_fu_60_reg[8]_i_1_n_10 ;
  wire \j_2_fu_60_reg[8]_i_1_n_11 ;
  wire \j_2_fu_60_reg[8]_i_1_n_12 ;
  wire \j_2_fu_60_reg[8]_i_1_n_9 ;
  wire [11:0]p_0_in;
  wire [3:2]\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000D55500008000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(\ap_CS_fsm[2]_i_3_n_9 ),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3_n_9 ),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1
       (.I0(in_mat_data_full_n),
        .I1(\j_2_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBBB3FBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1_n_9));
  LUT5 #(
    .INIT(32'h44F44444)) 
    ap_loop_init_int_i_2
       (.I0(in_mat_data_full_n),
        .I1(\j_2_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(img_inp_TVALID_int_regslice),
        .I4(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry__0_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[9]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[4]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[4]),
        .O(ap_loop_init_int_reg_4));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry__0_i_3
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[11]),
        .O(\j_2_fu_60_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry__0_i_4
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[9]),
        .O(\j_2_fu_60_reg[10] [0]));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry__0_i_9
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[11]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[5]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[5]),
        .O(ap_loop_init_int_reg_5));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_1
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln81_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_11
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[7]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[3]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[3]),
        .O(ap_loop_init_int_reg_3));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[5]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[2]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[2]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_13
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[3]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[1]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[1]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_14
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[1]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[0]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_2
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_3
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_4
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_2_fu_60[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\j_2_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \j_2_fu_60[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(\j_2_fu_60_reg[11]_0 ),
        .I4(in_mat_data_full_n),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_4 
       (.I0(Q[11]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_5 
       (.I0(Q[10]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_6 
       (.I0(Q[9]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[11]_i_3 
       (.CI(\j_2_fu_60_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_2_fu_60_reg[11]_i_3_n_11 ,\j_2_fu_60_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_2_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_2_fu_60_reg[4]_i_1_n_9 ,\j_2_fu_60_reg[4]_i_1_n_10 ,\j_2_fu_60_reg[4]_i_1_n_11 ,\j_2_fu_60_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[8]_i_1 
       (.CI(\j_2_fu_60_reg[4]_i_1_n_9 ),
        .CO({\j_2_fu_60_reg[8]_i_1_n_9 ,\j_2_fu_60_reg[8]_i_1_n_10 ,\j_2_fu_60_reg[8]_i_1_n_11 ,\j_2_fu_60_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \j_fu_52_reg[9] ,
    ap_sig_allocacmp_j_load,
    ap_loop_init_int_reg_0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln64_fu_109_p2_carry__0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_reg_0,
    CO,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[8] ,
    sel,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0);
  output [1:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [3:0]\j_fu_52_reg[9] ;
  output [15:0]ap_sig_allocacmp_j_load;
  output [0:0]ap_loop_init_int_reg_0;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]icmp_ln64_fu_109_p2_carry__0;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input [15:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_done_cache_reg_0;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [2:0]\ap_CS_fsm_reg[8] ;
  input sel;
  input [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0;
  wire icmp_ln64_fu_109_p2_carry__0_i_3_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_5_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_6_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_7_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_8_n_9;
  wire [3:0]\j_fu_52_reg[9] ;
  wire sel;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_1
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_2
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_3
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_4
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_1
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_2
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_3
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_4
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_5
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[1]));
  LUT6 #(
    .INIT(64'hEAFFEAEAAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[8] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(sel),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[8] [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__0
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0088A088)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(CO),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_loop_init_int_i_1__3_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFF2A2A2A)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln64_fu_109_p2_carry__0_i_1
       (.I0(icmp_ln64_fu_109_p2_carry__0[15]),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[15]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry__0_i_2
       (.I0(icmp_ln64_fu_109_p2_carry__0_i_3_n_9),
        .I1(Q[12]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[12]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry__0_i_3
       (.I0(Q[14]),
        .I1(icmp_ln64_fu_109_p2_carry__0[14]),
        .I2(Q[13]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[13]),
        .O(icmp_ln64_fu_109_p2_carry__0_i_3_n_9));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_1
       (.I0(icmp_ln64_fu_109_p2_carry_i_5_n_9),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[9]),
        .O(\j_fu_52_reg[9] [3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_2
       (.I0(icmp_ln64_fu_109_p2_carry_i_6_n_9),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[6]),
        .O(\j_fu_52_reg[9] [2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_3
       (.I0(icmp_ln64_fu_109_p2_carry_i_7_n_9),
        .I1(Q[3]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[3]),
        .O(\j_fu_52_reg[9] [1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln64_fu_109_p2_carry_i_4
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(icmp_ln64_fu_109_p2_carry__0[0]),
        .I4(icmp_ln64_fu_109_p2_carry_i_8_n_9),
        .O(\j_fu_52_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_5
       (.I0(Q[11]),
        .I1(icmp_ln64_fu_109_p2_carry__0[11]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[10]),
        .O(icmp_ln64_fu_109_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_6
       (.I0(Q[8]),
        .I1(icmp_ln64_fu_109_p2_carry__0[8]),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[7]),
        .O(icmp_ln64_fu_109_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_7
       (.I0(Q[5]),
        .I1(icmp_ln64_fu_109_p2_carry__0[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[4]),
        .O(icmp_ln64_fu_109_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln64_fu_109_p2_carry_i_8
       (.I0(Q[2]),
        .I1(icmp_ln64_fu_109_p2_carry__0[2]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[1]),
        .O(icmp_ln64_fu_109_p2_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_52[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_52[15]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(CO),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27
   (ap_done_cache_1,
    ap_loop_init_int_reg_0,
    D,
    \ref_tmp1_reg_775_reg[7] ,
    \ref_tmp_reg_770_reg[7] ,
    E,
    \i_fu_76_reg[0] ,
    icmp_ln432_fu_188_p2,
    i_fu_760,
    ap_loop_init_int_reg_1,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
    i_4_fu_194_p2,
    p_0_in,
    \q_fu_80_reg[3] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \ap_CS_fsm_reg[8] ,
    Q,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    ref_tmp1_reg_775,
    \GradientValuesY_fu_68_reg[7] ,
    ref_tmp_reg_770,
    \GradientValuesX_fu_72_reg[7] ,
    ap_enable_reg_pp0_iter3,
    \trunc_ln435_reg_743_reg[7] ,
    \trunc_ln435_reg_743_reg[7]_0 ,
    ap_rst_n,
    q_fu_80);
  output ap_done_cache_1;
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output [7:0]\ref_tmp1_reg_775_reg[7] ;
  output [7:0]\ref_tmp_reg_770_reg[7] ;
  output [0:0]E;
  output [0:0]\i_fu_76_reg[0] ;
  output icmp_ln432_fu_188_p2;
  output i_fu_760;
  output ap_loop_init_int_reg_1;
  output grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  output [1:0]i_4_fu_194_p2;
  output [0:0]p_0_in;
  output \q_fu_80_reg[3] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \ap_CS_fsm_reg[8] ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[8]_0 ;
  input \ap_CS_fsm_reg[8]_1 ;
  input [7:0]ref_tmp1_reg_775;
  input [7:0]\GradientValuesY_fu_68_reg[7] ;
  input [7:0]ref_tmp_reg_770;
  input [7:0]\GradientValuesX_fu_72_reg[7] ;
  input ap_enable_reg_pp0_iter3;
  input \trunc_ln435_reg_743_reg[7] ;
  input \trunc_ln435_reg_743_reg[7]_0 ;
  input ap_rst_n;
  input [1:0]q_fu_80;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]\GradientValuesX_fu_72_reg[7] ;
  wire [7:0]\GradientValuesY_fu_68_reg[7] ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire ap_done_cache_1;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_init_int_i_1__2_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire [0:0]\i_fu_76_reg[0] ;
  wire icmp_ln432_fu_188_p2;
  wire [0:0]p_0_in;
  wire [1:0]q_fu_80;
  wire \q_fu_80_reg[3] ;
  wire [7:0]ref_tmp1_reg_775;
  wire [7:0]\ref_tmp1_reg_775_reg[7] ;
  wire [7:0]ref_tmp_reg_770;
  wire [7:0]\ref_tmp_reg_770_reg[7] ;
  wire \trunc_ln435_reg_743_reg[7] ;
  wire \trunc_ln435_reg_743_reg[7]_0 ;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[0]_i_1 
       (.I0(ref_tmp_reg_770[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [0]),
        .O(\ref_tmp_reg_770_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[1]_i_1 
       (.I0(ref_tmp_reg_770[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [1]),
        .O(\ref_tmp_reg_770_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[2]_i_1 
       (.I0(ref_tmp_reg_770[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [2]),
        .O(\ref_tmp_reg_770_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[3]_i_1 
       (.I0(ref_tmp_reg_770[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [3]),
        .O(\ref_tmp_reg_770_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[4]_i_1 
       (.I0(ref_tmp_reg_770[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [4]),
        .O(\ref_tmp_reg_770_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[5]_i_1 
       (.I0(ref_tmp_reg_770[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [5]),
        .O(\ref_tmp_reg_770_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[6]_i_1 
       (.I0(ref_tmp_reg_770[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [6]),
        .O(\ref_tmp_reg_770_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GradientValuesX_fu_72[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[7]_i_2 
       (.I0(ref_tmp_reg_770[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [7]),
        .O(\ref_tmp_reg_770_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[0]_i_1 
       (.I0(ref_tmp1_reg_775[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [0]),
        .O(\ref_tmp1_reg_775_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[1]_i_1 
       (.I0(ref_tmp1_reg_775[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [1]),
        .O(\ref_tmp1_reg_775_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[2]_i_1 
       (.I0(ref_tmp1_reg_775[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [2]),
        .O(\ref_tmp1_reg_775_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[3]_i_1 
       (.I0(ref_tmp1_reg_775[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [3]),
        .O(\ref_tmp1_reg_775_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[4]_i_1 
       (.I0(ref_tmp1_reg_775[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [4]),
        .O(\ref_tmp1_reg_775_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[5]_i_1 
       (.I0(ref_tmp1_reg_775[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [5]),
        .O(\ref_tmp1_reg_775_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[6]_i_1 
       (.I0(ref_tmp1_reg_775[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [6]),
        .O(\ref_tmp1_reg_775_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[7]_i_1 
       (.I0(ref_tmp1_reg_775[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [7]),
        .O(\ref_tmp1_reg_775_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_0 ),
        .I1(ap_done_cache_1),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF444F444F4F4F444)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(ap_done_cache_1),
        .I5(\ap_CS_fsm_reg[8]_1 ),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache_1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(\trunc_ln435_reg_743_reg[7]_0 ),
        .I3(\trunc_ln435_reg_743_reg[7] ),
        .O(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready));
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__2_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_76[0]_i_1__0 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(ap_loop_init_int_reg_0),
        .O(i_4_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \i_fu_76[1]_i_1 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(\trunc_ln435_reg_743_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(i_fu_760));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_76[1]_i_2 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(\trunc_ln435_reg_743_reg[7]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .O(i_4_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \icmp_ln432_reg_739[0]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_1 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\trunc_ln435_reg_743_reg[7]_0 ),
        .I3(\trunc_ln435_reg_743_reg[7] ),
        .O(icmp_ln432_fu_188_p2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q_fu_80[3]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(q_fu_80[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_fu_80[4]_i_1 
       (.I0(q_fu_80[0]),
        .I1(q_fu_80[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\q_fu_80_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \trunc_ln435_reg_743[7]_i_1 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(\trunc_ln435_reg_743_reg[7]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\ap_CS_fsm_reg[8]_1 ),
        .O(\i_fu_76_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln435_reg_743[7]_i_3 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .O(ap_loop_init_int_reg_1));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28
   (ap_done_cache_0,
    S,
    DI,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \width_reg_68_reg[12] ,
    D,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ,
    \cmp_i_i603_i_reg_614_reg[0] ,
    SR,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ,
    E,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    \GradientValuesX_reg_735_reg[7] ,
    \GradientValuesY_reg_741_reg[7] ,
    \col_fu_104_reg[12] ,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
    \col_fu_104_reg[12]_0 ,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \icmp_ln225_reg_682_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    Q,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[6]_0 ,
    CO,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    ap_rst_n,
    \src_buf3_1_fu_116_reg[0] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    ap_enable_reg_pp0_iter6,
    \ap_CS_fsm_reg[6]_1 ,
    ap_enable_reg_pp0_iter1,
    icmp_ln225_reg_682,
    in_mat_data_empty_n,
    \P0_fu_120_reg[7] ,
    \P0_fu_120_reg[7]_0 ,
    \P1_fu_124_reg[7] ,
    \P1_fu_124_reg[7]_0 ,
    ap_block_pp0_stage0_subdone);
  output ap_done_cache_0;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output [2:0]\width_reg_68_reg[12] ;
  output [1:0]D;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  output \cmp_i_i603_i_reg_614_reg[0] ;
  output [0:0]SR;
  output [0:0]\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  output [0:0]E;
  output [0:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  output [7:0]\GradientValuesX_reg_735_reg[7] ;
  output [7:0]\GradientValuesY_reg_741_reg[7] ;
  output [1:0]\col_fu_104_reg[12] ;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  output [12:0]\col_fu_104_reg[12]_0 ;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [13:0]\icmp_ln225_reg_682_reg[0] ;
  input \ap_CS_fsm_reg[6] ;
  input [12:0]Q;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[6]_0 ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_CS_fsm_reg[5]_1 ;
  input ap_rst_n;
  input \src_buf3_1_fu_116_reg[0] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input ap_enable_reg_pp0_iter6;
  input \ap_CS_fsm_reg[6]_1 ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln225_reg_682;
  input in_mat_data_empty_n;
  input [7:0]\P0_fu_120_reg[7] ;
  input [7:0]\P0_fu_120_reg[7]_0 ;
  input [7:0]\P1_fu_124_reg[7] ;
  input [7:0]\P1_fu_124_reg[7]_0 ;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]\GradientValuesX_reg_735_reg[7] ;
  wire [7:0]\GradientValuesY_reg_741_reg[7] ;
  wire [7:0]\P0_fu_120_reg[7] ;
  wire [7:0]\P0_fu_120_reg[7]_0 ;
  wire [7:0]\P1_fu_124_reg[7] ;
  wire [7:0]\P1_fu_124_reg[7]_0 ;
  wire [12:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:1]ap_sig_allocacmp_col_1;
  wire \cmp_i_i603_i_reg_614_reg[0] ;
  wire \col_fu_104[12]_i_4_n_9 ;
  wire [1:0]\col_fu_104_reg[12] ;
  wire [12:0]\col_fu_104_reg[12]_0 ;
  wire \col_fu_104_reg[12]_i_3_n_10 ;
  wire \col_fu_104_reg[12]_i_3_n_11 ;
  wire \col_fu_104_reg[12]_i_3_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_10 ;
  wire \col_fu_104_reg[4]_i_1_n_11 ;
  wire \col_fu_104_reg[4]_i_1_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_9 ;
  wire \col_fu_104_reg[8]_i_1_n_10 ;
  wire \col_fu_104_reg[8]_i_1_n_11 ;
  wire \col_fu_104_reg[8]_i_1_n_12 ;
  wire \col_fu_104_reg[8]_i_1_n_9 ;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  wire [2:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire [0:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  wire icmp_ln225_reg_682;
  wire [13:0]\icmp_ln225_reg_682_reg[0] ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  wire in_mat_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire \src_buf1_1_fu_132[23]_i_3_n_9 ;
  wire \src_buf3_1_fu_116_reg[0] ;
  wire [2:0]\width_reg_68_reg[12] ;
  wire [3:3]\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[0]_i_1 
       (.I0(\P0_fu_120_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [0]),
        .O(\GradientValuesX_reg_735_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[1]_i_1 
       (.I0(\P0_fu_120_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [1]),
        .O(\GradientValuesX_reg_735_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[2]_i_1 
       (.I0(\P0_fu_120_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [2]),
        .O(\GradientValuesX_reg_735_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[3]_i_1 
       (.I0(\P0_fu_120_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [3]),
        .O(\GradientValuesX_reg_735_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[4]_i_1 
       (.I0(\P0_fu_120_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [4]),
        .O(\GradientValuesX_reg_735_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[5]_i_1 
       (.I0(\P0_fu_120_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [5]),
        .O(\GradientValuesX_reg_735_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[6]_i_1 
       (.I0(\P0_fu_120_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [6]),
        .O(\GradientValuesX_reg_735_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[7]_i_1 
       (.I0(\P0_fu_120_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [7]),
        .O(\GradientValuesX_reg_735_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[0]_i_1 
       (.I0(\P1_fu_124_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [0]),
        .O(\GradientValuesY_reg_741_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[1]_i_1 
       (.I0(\P1_fu_124_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [1]),
        .O(\GradientValuesY_reg_741_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[2]_i_1 
       (.I0(\P1_fu_124_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [2]),
        .O(\GradientValuesY_reg_741_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[3]_i_1 
       (.I0(\P1_fu_124_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [3]),
        .O(\GradientValuesY_reg_741_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[4]_i_1 
       (.I0(\P1_fu_124_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [4]),
        .O(\GradientValuesY_reg_741_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[5]_i_1 
       (.I0(\P1_fu_124_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [5]),
        .O(\GradientValuesY_reg_741_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[6]_i_1 
       (.I0(\P1_fu_124_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [6]),
        .O(\GradientValuesY_reg_741_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEA00EA000000FF00)) 
    \P1_fu_124[7]_i_1 
       (.I0(\src_buf3_1_fu_116_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\src_buf1_1_fu_132[23]_i_3_n_9 ),
        .I5(ap_enable_reg_pp0_iter6),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[7]_i_2 
       (.I0(\P1_fu_124_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [7]),
        .O(\GradientValuesY_reg_741_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(ap_done_cache_0),
        .I3(\ap_CS_fsm_reg[6] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\ap_CS_fsm_reg[5]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF400440044004400)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_done_cache_0),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready));
  LUT6 #(
    .INIT(64'hFFDDDDDD5DDDDDDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_loop_init_int_i_1__1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(\col_fu_104_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_1_reg_674[11]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_loop_init_int),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[12]_i_1 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(\col_fu_104_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\col_fu_104_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \col_fu_104[12]_i_1 
       (.I0(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_loop_init_int),
        .I3(CO),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_fu_104[12]_i_2 
       (.I0(CO),
        .I1(\cmp_i_i603_i_reg_614_reg[0] ),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_104[12]_i_4 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(\col_fu_104[12]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_5 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[11]),
        .O(ap_sig_allocacmp_col_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_6 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[10]),
        .O(ap_sig_allocacmp_col_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_7 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[9]),
        .O(ap_sig_allocacmp_col_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_2 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[4]),
        .O(ap_sig_allocacmp_col_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_3 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .O(ap_sig_allocacmp_col_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_4 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[2]),
        .O(ap_sig_allocacmp_col_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_5 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(ap_sig_allocacmp_col_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_2 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .O(ap_sig_allocacmp_col_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_3 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[7]),
        .O(ap_sig_allocacmp_col_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_4 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[6]),
        .O(ap_sig_allocacmp_col_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_5 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .O(ap_sig_allocacmp_col_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[12]_i_3 
       (.CI(\col_fu_104_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_104_reg[12]_i_3_n_10 ,\col_fu_104_reg[12]_i_3_n_11 ,\col_fu_104_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [12:9]),
        .S({\col_fu_104[12]_i_4_n_9 ,ap_sig_allocacmp_col_1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_104_reg[4]_i_1_n_9 ,\col_fu_104_reg[4]_i_1_n_10 ,\col_fu_104_reg[4]_i_1_n_11 ,\col_fu_104_reg[4]_i_1_n_12 }),
        .CYINIT(\col_fu_104_reg[12] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [4:1]),
        .S(ap_sig_allocacmp_col_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[8]_i_1 
       (.CI(\col_fu_104_reg[4]_i_1_n_9 ),
        .CO({\col_fu_104_reg[8]_i_1_n_9 ,\col_fu_104_reg[8]_i_1_n_10 ,\col_fu_104_reg[8]_i_1_n_11 ,\col_fu_104_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [8:5]),
        .S(ap_sig_allocacmp_col_1[8:5]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln225_fu_426_p2_carry__0_i_2
       (.I0(\icmp_ln225_reg_682_reg[0] [12]),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_loop_init_int),
        .I3(Q[12]),
        .I4(\icmp_ln225_reg_682_reg[0] [13]),
        .O(\width_reg_68_reg[12] [2]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry__0_i_3
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[10]),
        .I3(\icmp_ln225_reg_682_reg[0] [10]),
        .I4(Q[11]),
        .I5(\icmp_ln225_reg_682_reg[0] [11]),
        .O(\width_reg_68_reg[12] [1]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry__0_i_4
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[8]),
        .I3(\icmp_ln225_reg_682_reg[0] [8]),
        .I4(Q[9]),
        .I5(\icmp_ln225_reg_682_reg[0] [9]),
        .O(\width_reg_68_reg[12] [0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln225_fu_426_p2_carry__0_i_6
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[12]),
        .I3(\icmp_ln225_reg_682_reg[0] [12]),
        .I4(\icmp_ln225_reg_682_reg[0] [13]),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\icmp_ln225_reg_682_reg[0] [10]),
        .I3(\icmp_ln225_reg_682_reg[0] [11]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(\icmp_ln225_reg_682_reg[0] [8]),
        .I3(\icmp_ln225_reg_682_reg[0] [9]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[6]),
        .I3(\icmp_ln225_reg_682_reg[0] [6]),
        .I4(Q[7]),
        .I5(\icmp_ln225_reg_682_reg[0] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_2
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[4]),
        .I3(\icmp_ln225_reg_682_reg[0] [4]),
        .I4(Q[5]),
        .I5(\icmp_ln225_reg_682_reg[0] [5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_3
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[2]),
        .I3(\icmp_ln225_reg_682_reg[0] [2]),
        .I4(Q[3]),
        .I5(\icmp_ln225_reg_682_reg[0] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_4
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[0]),
        .I3(\icmp_ln225_reg_682_reg[0] [0]),
        .I4(Q[1]),
        .I5(\icmp_ln225_reg_682_reg[0] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry_i_5
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\icmp_ln225_reg_682_reg[0] [6]),
        .I3(\icmp_ln225_reg_682_reg[0] [7]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry_i_6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\icmp_ln225_reg_682_reg[0] [4]),
        .I3(\icmp_ln225_reg_682_reg[0] [5]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\icmp_ln225_reg_682_reg[0] [2]),
        .I3(\icmp_ln225_reg_682_reg[0] [3]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln225_fu_426_p2_carry_i_8
       (.I0(\icmp_ln225_reg_682_reg[0] [1]),
        .I1(\icmp_ln225_reg_682_reg[0] [0]),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ram_reg_0_i_27
       (.I0(\ap_CS_fsm_reg[6]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln225_reg_682),
        .I3(in_mat_data_empty_n),
        .O(\cmp_i_i603_i_reg_614_reg[0] ));
  LUT4 #(
    .INIT(16'hEAFF)) 
    ram_reg_0_i_28
       (.I0(\src_buf3_1_fu_116_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(ap_enable_reg_pp0_iter6),
        .O(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h5444555500000000)) 
    \src_buf1_1_fu_132[23]_i_1 
       (.I0(\src_buf1_1_fu_132[23]_i_3_n_9 ),
        .I1(\src_buf3_1_fu_116_reg[0] ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buf1_1_fu_132[23]_i_3 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .O(\src_buf1_1_fu_132[23]_i_3_n_9 ));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33
   (ap_done_cache,
    ap_rst_n_0,
    D,
    E,
    we1,
    p_1_in,
    SR,
    address1,
    S,
    DI,
    \col_fu_50_reg[6] ,
    \col_fu_50_reg[6]_0 ,
    \col_fu_50_reg[12] ,
    empty_n_reg,
    \col_fu_50_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    CO,
    \col_fu_50_reg[0]_0 ,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    ram_reg_2,
    ram_reg_2_0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    \col_fu_50_reg[12]_0 ,
    icmp_ln354_fu_114_p2_carry__0,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1);
  output ap_done_cache;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output we1;
  output p_1_in;
  output [0:0]SR;
  output [11:0]address1;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\col_fu_50_reg[6] ;
  output [3:0]\col_fu_50_reg[6]_0 ;
  output [12:0]\col_fu_50_reg[12] ;
  output empty_n_reg;
  output \col_fu_50_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \col_fu_50_reg[0]_0 ;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ram_reg_2_0;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [12:0]\col_fu_50_reg[12]_0 ;
  input [15:0]icmp_ln354_fu_114_p2_carry__0;
  input [0:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [12:12]ap_sig_allocacmp_col_3;
  wire \col_fu_50_reg[0] ;
  wire \col_fu_50_reg[0]_0 ;
  wire [12:0]\col_fu_50_reg[12] ;
  wire [12:0]\col_fu_50_reg[12]_0 ;
  wire \col_fu_50_reg[12]_i_3_n_10 ;
  wire \col_fu_50_reg[12]_i_3_n_11 ;
  wire \col_fu_50_reg[12]_i_3_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_10 ;
  wire \col_fu_50_reg[4]_i_1_n_11 ;
  wire \col_fu_50_reg[4]_i_1_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_50_reg[6] ;
  wire [3:0]\col_fu_50_reg[6]_0 ;
  wire \col_fu_50_reg[8]_i_1_n_10 ;
  wire \col_fu_50_reg[8]_i_1_n_11 ;
  wire \col_fu_50_reg[8]_i_1_n_12 ;
  wire \col_fu_50_reg[8]_i_1_n_9 ;
  wire empty_n_reg;
  wire [0:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1;
  wire [15:0]icmp_ln354_fu_114_p2_carry__0;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire we1;
  wire \zext_ln360_reg_146[0]_i_2_n_9 ;
  wire [3:3]\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFAFFAAAABBBBAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0B000B00FF000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h88A800A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(in_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F377F3F3F3F3)) 
    ap_loop_init_int_i_1__0
       (.I0(CO),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[0]_0 ),
        .I4(in_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__0_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .O(\col_fu_50_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \col_fu_50[12]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0]_0 ),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \col_fu_50[12]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(in_mat_data_empty_n),
        .I3(\col_fu_50_reg[0]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[12]_i_4 
       (.I0(\col_fu_50_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_sig_allocacmp_col_3));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [10]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_7 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[4]_i_2 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [4]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [2]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [8]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [6]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[12]_i_3 
       (.CI(\col_fu_50_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_50_reg[12]_i_3_n_10 ,\col_fu_50_reg[12]_i_3_n_11 ,\col_fu_50_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [12:9]),
        .S({ap_sig_allocacmp_col_3,grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_50_reg[4]_i_1_n_9 ,\col_fu_50_reg[4]_i_1_n_10 ,\col_fu_50_reg[4]_i_1_n_11 ,\col_fu_50_reg[4]_i_1_n_12 }),
        .CYINIT(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [4:1]),
        .S(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[8]_i_1 
       (.CI(\col_fu_50_reg[4]_i_1_n_9 ),
        .CO({\col_fu_50_reg[8]_i_1_n_9 ,\col_fu_50_reg[8]_i_1_n_10 ,\col_fu_50_reg[8]_i_1_n_11 ,\col_fu_50_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [8:5]),
        .S(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8:5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln354_fu_114_p2_carry__0_i_1
       (.I0(icmp_ln354_fu_114_p2_carry__0[14]),
        .I1(icmp_ln354_fu_114_p2_carry__0[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln354_fu_114_p2_carry__0_i_2
       (.I0(icmp_ln354_fu_114_p2_carry__0[12]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[12]_0 [12]),
        .I4(icmp_ln354_fu_114_p2_carry__0[13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry__0_i_3
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(icmp_ln354_fu_114_p2_carry__0[10]),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .I3(icmp_ln354_fu_114_p2_carry__0[11]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry__0_i_4
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(icmp_ln354_fu_114_p2_carry__0[8]),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .I3(icmp_ln354_fu_114_p2_carry__0[9]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln354_fu_114_p2_carry__0_i_5
       (.I0(icmp_ln354_fu_114_p2_carry__0[15]),
        .I1(icmp_ln354_fu_114_p2_carry__0[14]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln354_fu_114_p2_carry__0_i_6
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [12]),
        .I3(icmp_ln354_fu_114_p2_carry__0[12]),
        .I4(icmp_ln354_fu_114_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry__0_i_7
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(icmp_ln354_fu_114_p2_carry__0[10]),
        .I3(icmp_ln354_fu_114_p2_carry__0[11]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry__0_i_8
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(icmp_ln354_fu_114_p2_carry__0[8]),
        .I3(icmp_ln354_fu_114_p2_carry__0[9]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_1
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(icmp_ln354_fu_114_p2_carry__0[6]),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .I3(icmp_ln354_fu_114_p2_carry__0[7]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_2
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(icmp_ln354_fu_114_p2_carry__0[4]),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .I3(icmp_ln354_fu_114_p2_carry__0[5]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_3
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(icmp_ln354_fu_114_p2_carry__0[2]),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .I3(icmp_ln354_fu_114_p2_carry__0[3]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_4
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(icmp_ln354_fu_114_p2_carry__0[0]),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .I3(icmp_ln354_fu_114_p2_carry__0[1]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_5
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(icmp_ln354_fu_114_p2_carry__0[6]),
        .I3(icmp_ln354_fu_114_p2_carry__0[7]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_6
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(icmp_ln354_fu_114_p2_carry__0[4]),
        .I3(icmp_ln354_fu_114_p2_carry__0[5]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_7
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(icmp_ln354_fu_114_p2_carry__0[2]),
        .I3(icmp_ln354_fu_114_p2_carry__0[3]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln354_fu_114_p2_carry_i_8
       (.I0(icmp_ln354_fu_114_p2_carry__0[1]),
        .I1(icmp_ln354_fu_114_p2_carry__0[0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(\col_fu_50_reg[12]_0 [0]),
        .I5(\col_fu_50_reg[12]_0 [1]),
        .O(\col_fu_50_reg[6] [0]));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(CO),
        .O(we1));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_10
       (.I0(ADDRARDADDR[4]),
        .I1(\col_fu_50_reg[12]_0 [4]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_11
       (.I0(ADDRARDADDR[3]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_12
       (.I0(ADDRARDADDR[2]),
        .I1(\col_fu_50_reg[12]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[2]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_13
       (.I0(ADDRARDADDR[1]),
        .I1(\col_fu_50_reg[12]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_14
       (.I0(ADDRARDADDR[0]),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_3
       (.I0(ADDRARDADDR[11]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_4
       (.I0(ADDRARDADDR[10]),
        .I1(\col_fu_50_reg[12]_0 [10]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[10]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_5
       (.I0(ADDRARDADDR[9]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[9]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_6
       (.I0(ADDRARDADDR[8]),
        .I1(\col_fu_50_reg[12]_0 [8]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[8]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_7
       (.I0(ADDRARDADDR[7]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[7]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_8
       (.I0(ADDRARDADDR[6]),
        .I1(\col_fu_50_reg[12]_0 [6]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[6]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_9
       (.I0(ADDRARDADDR[5]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h88F8FFFF88080000)) 
    \zext_ln360_reg_146[0]_i_1 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(\zext_ln360_reg_146[0]_i_2_n_9 ),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(in_mat_data_empty_n),
        .I4(CO),
        .I5(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1),
        .O(\col_fu_50_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \zext_ln360_reg_146[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(\zext_ln360_reg_146[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \zext_ln360_reg_146[11]_i_1 
       (.I0(CO),
        .I1(in_mat_data_empty_n),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int),
        .O(empty_n_reg));
  LUT3 #(
    .INIT(8'hD0)) 
    \zext_ln360_reg_146[11]_i_2 
       (.I0(\col_fu_50_reg[0]_0 ),
        .I1(in_mat_data_empty_n),
        .I2(CO),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]din0_buf1;

  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  (* X_CORE_INFO = "floating_point_v7_1_15,Vivado 2023.1" *) 
  sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u
       (.D(D),
        .Q(din0_buf1),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "1" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MULT_USAGE = "3" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xc7z020clg400-1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  sobel_design_sobel_accel_0_0_floating_point_v7_1_15 inst
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(D),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1
   (p_dst_data_din,
    empty_n_reg,
    ap_clk,
    p_dstgx_data_dout,
    p_reg_reg,
    P,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_reg_reg_0,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter4);
  output [9:0]p_dst_data_din;
  output empty_n_reg;
  input ap_clk;
  input [7:0]p_dstgx_data_dout;
  input [23:0]p_reg_reg;
  input [31:0]P;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_reg_reg_0;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter4;

  wire [31:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire empty_n_reg;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [23:0]p_reg_reg;
  wire p_reg_reg_0;

  sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .empty_n_reg(empty_n_reg),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0
   (p_dst_data_din,
    empty_n_reg,
    ap_clk,
    p_dstgx_data_dout,
    p_reg_reg_0,
    P,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_reg_reg_1,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter4);
  output [9:0]p_dst_data_din;
  output empty_n_reg;
  input ap_clk;
  input [7:0]p_dstgx_data_dout;
  input [23:0]p_reg_reg_0;
  input [31:0]P;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_reg_reg_1;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter4;

  wire [31:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire empty_n_reg;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [23:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h8F008F8F)) 
    mul_ln78_reg_194_reg_i_1
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(p_reg_reg_1),
        .I3(p_dst_data_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .O(empty_n_reg));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_dstgx_data_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(empty_n_reg),
        .CEA2(empty_n_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(empty_n_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(empty_n_reg),
        .CEP(empty_n_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_dst_data_din,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    img_inp_TVALID_int_regslice,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    push,
    E,
    \mOutPtr_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    img_inp_TVALID,
    Q,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    in_mat_data_full_n,
    pop,
    \mOutPtr_reg[0]_0 ,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_inp_TVALID_int_regslice;
  output [0:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output push;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input img_inp_TVALID;
  input [0:0]Q;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input in_mat_data_full_n;
  input pop;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]img_inp_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1_n_9 ;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[10] ;
  wire \B_V_data_1_payload_A_reg_n_9_[11] ;
  wire \B_V_data_1_payload_A_reg_n_9_[12] ;
  wire \B_V_data_1_payload_A_reg_n_9_[13] ;
  wire \B_V_data_1_payload_A_reg_n_9_[14] ;
  wire \B_V_data_1_payload_A_reg_n_9_[15] ;
  wire \B_V_data_1_payload_A_reg_n_9_[16] ;
  wire \B_V_data_1_payload_A_reg_n_9_[17] ;
  wire \B_V_data_1_payload_A_reg_n_9_[18] ;
  wire \B_V_data_1_payload_A_reg_n_9_[19] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[20] ;
  wire \B_V_data_1_payload_A_reg_n_9_[21] ;
  wire \B_V_data_1_payload_A_reg_n_9_[22] ;
  wire \B_V_data_1_payload_A_reg_n_9_[23] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire \B_V_data_1_payload_A_reg_n_9_[8] ;
  wire \B_V_data_1_payload_A_reg_n_9_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[10] ;
  wire \B_V_data_1_payload_B_reg_n_9_[11] ;
  wire \B_V_data_1_payload_B_reg_n_9_[12] ;
  wire \B_V_data_1_payload_B_reg_n_9_[13] ;
  wire \B_V_data_1_payload_B_reg_n_9_[14] ;
  wire \B_V_data_1_payload_B_reg_n_9_[15] ;
  wire \B_V_data_1_payload_B_reg_n_9_[16] ;
  wire \B_V_data_1_payload_B_reg_n_9_[17] ;
  wire \B_V_data_1_payload_B_reg_n_9_[18] ;
  wire \B_V_data_1_payload_B_reg_n_9_[19] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[20] ;
  wire \B_V_data_1_payload_B_reg_n_9_[21] ;
  wire \B_V_data_1_payload_B_reg_n_9_[22] ;
  wire \B_V_data_1_payload_B_reg_n_9_[23] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire \B_V_data_1_payload_B_reg_n_9_[8] ;
  wire \B_V_data_1_payload_B_reg_n_9_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_9;
  wire \B_V_data_1_state[0]_i_1_n_9 ;
  wire \B_V_data_1_state[1]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [0:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY_int_regslice;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire pop;
  wire push;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_inp_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_inp_TVALID_int_regslice),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(img_inp_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_inp_TREADY_int_regslice),
        .I2(img_inp_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_inp_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_mat_data_full_n),
        .O(img_inp_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_inp_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_inp_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_9 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_9 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(Q),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \j_2_fu_60[11]_i_2 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .O(E));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__10 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1
   (img_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_TREADY,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    axi_last_reg_194,
    dst_1_data_empty_n,
    Q,
    img_out_TREADY_int_regslice);
  output [0:0]img_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_TREADY;
  input xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  input axi_last_reg_194;
  input dst_1_data_empty_n;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_9 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_9 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_9;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_9_[0] ;
  wire \B_V_data_1_state_reg_n_9_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire dst_1_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_9_[1] ),
        .I1(dst_1_data_empty_n),
        .I2(Q),
        .I3(img_out_TREADY_int_regslice),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hF7C0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_9_[1] ),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF755)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_9_[0] ),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_9_[1] ),
        .I4(img_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_9 ),
        .Q(\B_V_data_1_state_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    ap_rst_n_0,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \B_V_data_1_state_reg[1]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr17_out,
    mOutPtr0,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    mOutPtr17_out_0,
    mOutPtr0_1,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    dst_1_data_empty_n,
    img_out_TREADY,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    CO,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    ap_loop_init_int,
    \ap_CS_fsm_reg[2]_1 ,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    ap_done_cache,
    \mOutPtr_reg[0]_1 ,
    push,
    \mOutPtr_reg[0]_2 ,
    push_2,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  output ap_rst_n_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]SR;
  output [0:0]E;
  output \B_V_data_1_state_reg[1]_1 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [2:0]D;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  output grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output mOutPtr0;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  output mOutPtr17_out_0;
  output mOutPtr0_1;
  output [7:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input dst_1_data_empty_n;
  input img_out_TREADY;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input ap_done_cache;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input push_2;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__0_n_9 ;
  wire \ap_CS_fsm[2]_i_3__1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [7:0]img_out_TDATA;
  wire img_out_TREADY;
  wire mOutPtr0;
  wire mOutPtr0_1;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire push;
  wire push_2;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_2 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q[2]),
        .I3(dst_1_data_empty_n),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF5F5F5FC0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[1]_2 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[2]),
        .I4(dst_1_data_empty_n),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF5555)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(dst_1_data_empty_n),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_out_TREADY),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(dst_1_data_empty_n),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(dst_1_rows_channel_empty_n),
        .I1(dst_1_cols_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(Q[2]),
        .I2(dst_1_data_empty_n),
        .O(\B_V_data_1_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE040EF40)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(CO),
        .I1(\ap_CS_fsm[2]_i_3__1_n_9 ),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(Q[2]),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(Q[2]),
        .I1(dst_1_data_empty_n),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_9 ));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7FFF7555)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_loop_init_int_i_2__0
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_rows_channel_empty_n),
        .I5(push),
        .O(mOutPtr0));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_cols_channel_empty_n),
        .I5(push_2),
        .O(mOutPtr0_1));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .O(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_72[11]_i_1 
       (.I0(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \j_fu_72[11]_i_2 
       (.I0(CO),
        .I1(dst_1_data_empty_n),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4000555500000000)) 
    \j_fu_72[11]_i_4 
       (.I0(CO),
        .I1(dst_1_data_empty_n),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__3 
       (.I0(empty_n_reg),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__4 
       (.I0(empty_n_reg_0),
        .I1(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__4 
       (.I0(push),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__5 
       (.I0(push_2),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_cols_channel_empty_n),
        .O(mOutPtr17_out_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3__3 
       (.I0(push),
        .I1(dst_1_rows_channel_empty_n),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3__4 
       (.I0(push_2),
        .I1(dst_1_cols_channel_empty_n),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0
   (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    in_mat_rows_c14_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    \height_reg_73_reg[15] ,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    mOutPtr18_out,
    \mOutPtr_reg[1]_0 );
  output Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  output start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  output Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input in_mat_rows_c14_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\height_reg_73_reg[15] ;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input mOutPtr18_out;
  input \mOutPtr_reg[1]_0 ;

  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__12_n_9;
  wire full_n_i_1__12_n_9;
  wire [0:0]\height_reg_73_reg[15] ;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire mOutPtr0__3;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__12
       (.I0(mOutPtr0__3),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr18_out),
        .I4(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .O(empty_n_i_1__12_n_9));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    empty_n_i_2__5
       (.I0(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr0__3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_9),
        .Q(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF0F0F0F0F)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(start_once_reg),
        .I5(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .O(full_n_i_1__12_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_9),
        .Q(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \height_reg_73[15]_i_1 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\height_reg_73_reg[15] ),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .O(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEE7EEEEE11811111)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s
   (\trunc_ln62_reg_223_reg[1]_0 ,
    \trunc_ln62_reg_223_reg[1]_1 ,
    \trunc_ln62_reg_223_reg[1]_2 ,
    \trunc_ln62_reg_223_reg[1]_3 ,
    \trunc_ln62_reg_223_reg[5]_0 ,
    \trunc_ln62_reg_223_reg[5]_1 ,
    \trunc_ln62_reg_223_reg[5]_2 ,
    \trunc_ln62_reg_223_reg[5]_3 ,
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ,
    ap_clk,
    \ref_tmp_reg_770_reg[0] ,
    Q,
    \out_pix_6_reg_218_reg[14]_0 ,
    \out_pix_6_reg_218_reg[14]_1 );
  output \trunc_ln62_reg_223_reg[1]_0 ;
  output \trunc_ln62_reg_223_reg[1]_1 ;
  output \trunc_ln62_reg_223_reg[1]_2 ;
  output \trunc_ln62_reg_223_reg[1]_3 ;
  output \trunc_ln62_reg_223_reg[5]_0 ;
  output \trunc_ln62_reg_223_reg[5]_1 ;
  output \trunc_ln62_reg_223_reg[5]_2 ;
  output \trunc_ln62_reg_223_reg[5]_3 ;
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input \ref_tmp_reg_770_reg[0] ;
  input [7:0]Q;
  input [7:0]\out_pix_6_reg_218_reg[14]_0 ;
  input [7:0]\out_pix_6_reg_218_reg[14]_1 ;

  wire [7:0]Q;
  wire [7:0]add_ln69_fu_149_p2;
  wire add_ln69_fu_149_p2_carry__0_i_1_n_9;
  wire add_ln69_fu_149_p2_carry__0_i_2_n_9;
  wire add_ln69_fu_149_p2_carry__0_i_3_n_9;
  wire add_ln69_fu_149_p2_carry__0_i_4_n_9;
  wire add_ln69_fu_149_p2_carry__0_n_10;
  wire add_ln69_fu_149_p2_carry__0_n_11;
  wire add_ln69_fu_149_p2_carry__0_n_12;
  wire add_ln69_fu_149_p2_carry_i_1_n_9;
  wire add_ln69_fu_149_p2_carry_i_2_n_9;
  wire add_ln69_fu_149_p2_carry_i_3_n_9;
  wire add_ln69_fu_149_p2_carry_i_4_n_9;
  wire add_ln69_fu_149_p2_carry_i_5_n_9;
  wire add_ln69_fu_149_p2_carry_n_10;
  wire add_ln69_fu_149_p2_carry_n_11;
  wire add_ln69_fu_149_p2_carry_n_12;
  wire add_ln69_fu_149_p2_carry_n_9;
  wire ap_clk;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  wire out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_n_10;
  wire out_pix_6_fu_100_p2__1_carry__0_n_11;
  wire out_pix_6_fu_100_p2__1_carry__0_n_12;
  wire out_pix_6_fu_100_p2__1_carry__0_n_13;
  wire out_pix_6_fu_100_p2__1_carry__0_n_14;
  wire out_pix_6_fu_100_p2__1_carry__0_n_15;
  wire out_pix_6_fu_100_p2__1_carry__0_n_16;
  wire out_pix_6_fu_100_p2__1_carry__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_3_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_4_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_n_11;
  wire out_pix_6_fu_100_p2__1_carry__1_n_12;
  wire out_pix_6_fu_100_p2__1_carry__1_n_14;
  wire out_pix_6_fu_100_p2__1_carry__1_n_15;
  wire out_pix_6_fu_100_p2__1_carry__1_n_16;
  wire out_pix_6_fu_100_p2__1_carry_i_1__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_2__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_3__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_5__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_6__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_7__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_8__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_n_10;
  wire out_pix_6_fu_100_p2__1_carry_n_11;
  wire out_pix_6_fu_100_p2__1_carry_n_12;
  wire out_pix_6_fu_100_p2__1_carry_n_13;
  wire out_pix_6_fu_100_p2__1_carry_n_14;
  wire out_pix_6_fu_100_p2__1_carry_n_15;
  wire out_pix_6_fu_100_p2__1_carry_n_16;
  wire out_pix_6_fu_100_p2__1_carry_n_9;
  wire [14:8]out_pix_6_reg_218;
  wire [7:0]\out_pix_6_reg_218_reg[14]_0 ;
  wire [7:0]\out_pix_6_reg_218_reg[14]_1 ;
  wire out_pix_fu_139_p2_carry__0_i_1__0_n_9;
  wire out_pix_fu_139_p2_carry__0_i_2__0_n_9;
  wire out_pix_fu_139_p2_carry__0_i_3__0_n_9;
  wire out_pix_fu_139_p2_carry__0_i_4__0_n_9;
  wire out_pix_fu_139_p2_carry__0_n_10;
  wire out_pix_fu_139_p2_carry__0_n_11;
  wire out_pix_fu_139_p2_carry__0_n_12;
  wire out_pix_fu_139_p2_carry__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_1__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_2__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_3__0_n_9;
  wire out_pix_fu_139_p2_carry__1_n_11;
  wire out_pix_fu_139_p2_carry__1_n_12;
  wire out_pix_fu_139_p2_carry__1_n_9;
  wire out_pix_fu_139_p2_carry_i_1__0_n_9;
  wire out_pix_fu_139_p2_carry_i_2__0_n_9;
  wire out_pix_fu_139_p2_carry_i_3__0_n_9;
  wire out_pix_fu_139_p2_carry_i_4__0_n_9;
  wire out_pix_fu_139_p2_carry_i_5__0_n_9;
  wire out_pix_fu_139_p2_carry_n_10;
  wire out_pix_fu_139_p2_carry_n_11;
  wire out_pix_fu_139_p2_carry_n_12;
  wire out_pix_fu_139_p2_carry_n_9;
  wire [0:0]p_2_in;
  wire \ref_tmp_reg_770_reg[0] ;
  wire [2:0]tmp_10_fu_162_p4;
  wire [7:0]trunc_ln62_reg_223;
  wire \trunc_ln62_reg_223_reg[1]_0 ;
  wire \trunc_ln62_reg_223_reg[1]_1 ;
  wire \trunc_ln62_reg_223_reg[1]_2 ;
  wire \trunc_ln62_reg_223_reg[1]_3 ;
  wire \trunc_ln62_reg_223_reg[5]_0 ;
  wire \trunc_ln62_reg_223_reg[5]_1 ;
  wire \trunc_ln62_reg_223_reg[5]_2 ;
  wire \trunc_ln62_reg_223_reg[5]_3 ;
  wire [0:0]NLW_add_ln69_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_add_ln69_fu_149_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_out_pix_fu_139_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_139_p2_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln69_fu_149_p2_carry
       (.CI(1'b0),
        .CO({add_ln69_fu_149_p2_carry_n_9,add_ln69_fu_149_p2_carry_n_10,add_ln69_fu_149_p2_carry_n_11,add_ln69_fu_149_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({add_ln69_fu_149_p2_carry_i_1_n_9,1'b1,trunc_ln62_reg_223[1:0]}),
        .O({add_ln69_fu_149_p2[3:1],NLW_add_ln69_fu_149_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln69_fu_149_p2_carry_i_2_n_9,add_ln69_fu_149_p2_carry_i_3_n_9,add_ln69_fu_149_p2_carry_i_4_n_9,add_ln69_fu_149_p2_carry_i_5_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln69_fu_149_p2_carry__0
       (.CI(add_ln69_fu_149_p2_carry_n_9),
        .CO({NLW_add_ln69_fu_149_p2_carry__0_CO_UNCONNECTED[3],add_ln69_fu_149_p2_carry__0_n_10,add_ln69_fu_149_p2_carry__0_n_11,add_ln69_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln62_reg_223[5:3]}),
        .O(add_ln69_fu_149_p2[7:4]),
        .S({add_ln69_fu_149_p2_carry__0_i_1_n_9,add_ln69_fu_149_p2_carry__0_i_2_n_9,add_ln69_fu_149_p2_carry__0_i_3_n_9,add_ln69_fu_149_p2_carry__0_i_4_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_1
       (.I0(trunc_ln62_reg_223[7]),
        .I1(trunc_ln62_reg_223[6]),
        .O(add_ln69_fu_149_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_2
       (.I0(trunc_ln62_reg_223[5]),
        .I1(trunc_ln62_reg_223[6]),
        .O(add_ln69_fu_149_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_3
       (.I0(trunc_ln62_reg_223[4]),
        .I1(trunc_ln62_reg_223[5]),
        .O(add_ln69_fu_149_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_4
       (.I0(trunc_ln62_reg_223[3]),
        .I1(trunc_ln62_reg_223[4]),
        .O(add_ln69_fu_149_p2_carry__0_i_4_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_1
       (.I0(trunc_ln62_reg_223[3]),
        .O(add_ln69_fu_149_p2_carry_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_2
       (.I0(trunc_ln62_reg_223[3]),
        .O(add_ln69_fu_149_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_3
       (.I0(trunc_ln62_reg_223[2]),
        .O(add_ln69_fu_149_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_4
       (.I0(trunc_ln62_reg_223[1]),
        .O(add_ln69_fu_149_p2_carry_i_4_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_5
       (.I0(trunc_ln62_reg_223[0]),
        .O(add_ln69_fu_149_p2_carry_i_5_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_100_p2__1_carry_n_9,out_pix_6_fu_100_p2__1_carry_n_10,out_pix_6_fu_100_p2__1_carry_n_11,out_pix_6_fu_100_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry_i_1__1_n_9,out_pix_6_fu_100_p2__1_carry_i_2__1_n_9,out_pix_6_fu_100_p2__1_carry_i_3__1_n_9,p_2_in}),
        .O({out_pix_6_fu_100_p2__1_carry_n_13,out_pix_6_fu_100_p2__1_carry_n_14,out_pix_6_fu_100_p2__1_carry_n_15,out_pix_6_fu_100_p2__1_carry_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry_i_5__1_n_9,out_pix_6_fu_100_p2__1_carry_i_6__1_n_9,out_pix_6_fu_100_p2__1_carry_i_7__1_n_9,out_pix_6_fu_100_p2__1_carry_i_8__1_n_9}));
  CARRY4 out_pix_6_fu_100_p2__1_carry__0
       (.CI(out_pix_6_fu_100_p2__1_carry_n_9),
        .CO({out_pix_6_fu_100_p2__1_carry__0_n_9,out_pix_6_fu_100_p2__1_carry__0_n_10,out_pix_6_fu_100_p2__1_carry__0_n_11,out_pix_6_fu_100_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9}),
        .O({out_pix_6_fu_100_p2__1_carry__0_n_13,out_pix_6_fu_100_p2__1_carry__0_n_14,out_pix_6_fu_100_p2__1_carry__0_n_15,out_pix_6_fu_100_p2__1_carry__0_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9}));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_10__1
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [6]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_11__1
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [5]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_12__1
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [4]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__0_i_1__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [5]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [4]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__0_i_2__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [4]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [5]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [3]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__0_i_3__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [3]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9));
  LUT6 #(
    .INIT(64'h0000000000000069)) 
    out_pix_6_fu_100_p2__1_carry__0_i_4__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I5(\out_pix_6_reg_218_reg[14]_0 [0]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_5__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [6]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [5]),
        .I4(Q[6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_6__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [5]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [4]),
        .I4(Q[5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_7__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [4]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [3]),
        .I4(Q[4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_8__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [3]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I4(Q[3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_9__1
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry__1
       (.CI(out_pix_6_fu_100_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED[3:2],out_pix_6_fu_100_p2__1_carry__1_n_11,out_pix_6_fu_100_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9,out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9}),
        .O({NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED[3],out_pix_6_fu_100_p2__1_carry__1_n_14,out_pix_6_fu_100_p2__1_carry__1_n_15,out_pix_6_fu_100_p2__1_carry__1_n_16}),
        .S({1'b0,1'b1,out_pix_6_fu_100_p2__1_carry__1_i_3_n_9,out_pix_6_fu_100_p2__1_carry__1_i_4_n_9}));
  LUT4 #(
    .INIT(16'h0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_1__1
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I2(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__1_i_2__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [5]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9));
  LUT4 #(
    .INIT(16'h0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_3
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I2(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_3_n_9));
  LUT5 #(
    .INIT(32'h99969666)) 
    out_pix_6_fu_100_p2__1_carry__1_i_4
       (.I0(out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9),
        .I1(\out_pix_6_reg_218_reg[14]_0 [7]),
        .I2(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I4(Q[7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_4_n_9));
  LUT6 #(
    .INIT(64'h01FEFE01FE0101FE)) 
    out_pix_6_fu_100_p2__1_carry_i_1__1
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [0]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I4(\out_pix_6_reg_218_reg[14]_1 [3]),
        .I5(Q[3]),
        .O(out_pix_6_fu_100_p2__1_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_6_fu_100_p2__1_carry_i_2__1
       (.I0(\out_pix_6_reg_218_reg[14]_1 [2]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_3__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [0]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_3__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_6_fu_100_p2__1_carry_i_4__1
       (.I0(Q[0]),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h95)) 
    out_pix_6_fu_100_p2__1_carry_i_5__1
       (.I0(out_pix_6_fu_100_p2__1_carry_i_1__1_n_9),
        .I1(\out_pix_6_reg_218_reg[14]_1 [2]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_5__1_n_9));
  LUT5 #(
    .INIT(32'h96969669)) 
    out_pix_6_fu_100_p2__1_carry_i_6__1
       (.I0(\out_pix_6_reg_218_reg[14]_1 [2]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [1]),
        .I2(Q[2]),
        .I3(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_6__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_7__1
       (.I0(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [0]),
        .I2(Q[1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_7__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_8__1
       (.I0(Q[0]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_8__1_n_9));
  FDRE \out_pix_6_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_14),
        .Q(out_pix_6_reg_218[14]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_16),
        .Q(out_pix_6_reg_218[8]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_15),
        .Q(out_pix_6_reg_218[9]),
        .R(1'b0));
  CARRY4 out_pix_fu_139_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_139_p2_carry_n_9,out_pix_fu_139_p2_carry_n_10,out_pix_fu_139_p2_carry_n_11,out_pix_fu_139_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({out_pix_fu_139_p2_carry_i_1__0_n_9,1'b1,trunc_ln62_reg_223[1:0]}),
        .O({NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED[3:1],add_ln69_fu_149_p2[0]}),
        .S({out_pix_fu_139_p2_carry_i_2__0_n_9,out_pix_fu_139_p2_carry_i_3__0_n_9,out_pix_fu_139_p2_carry_i_4__0_n_9,out_pix_fu_139_p2_carry_i_5__0_n_9}));
  CARRY4 out_pix_fu_139_p2_carry__0
       (.CI(out_pix_fu_139_p2_carry_n_9),
        .CO({out_pix_fu_139_p2_carry__0_n_9,out_pix_fu_139_p2_carry__0_n_10,out_pix_fu_139_p2_carry__0_n_11,out_pix_fu_139_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(trunc_ln62_reg_223[6:3]),
        .O(NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2_carry__0_i_1__0_n_9,out_pix_fu_139_p2_carry__0_i_2__0_n_9,out_pix_fu_139_p2_carry__0_i_3__0_n_9,out_pix_fu_139_p2_carry__0_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_1__0
       (.I0(trunc_ln62_reg_223[6]),
        .I1(trunc_ln62_reg_223[7]),
        .O(out_pix_fu_139_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_2__0
       (.I0(trunc_ln62_reg_223[5]),
        .I1(trunc_ln62_reg_223[6]),
        .O(out_pix_fu_139_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_3__0
       (.I0(trunc_ln62_reg_223[4]),
        .I1(trunc_ln62_reg_223[5]),
        .O(out_pix_fu_139_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_4__0
       (.I0(trunc_ln62_reg_223[3]),
        .I1(trunc_ln62_reg_223[4]),
        .O(out_pix_fu_139_p2_carry__0_i_4__0_n_9));
  CARRY4 out_pix_fu_139_p2_carry__1
       (.CI(out_pix_fu_139_p2_carry__0_n_9),
        .CO({out_pix_fu_139_p2_carry__1_n_9,NLW_out_pix_fu_139_p2_carry__1_CO_UNCONNECTED[2],out_pix_fu_139_p2_carry__1_n_11,out_pix_fu_139_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,out_pix_6_reg_218[9:8],trunc_ln62_reg_223[7]}),
        .O({NLW_out_pix_fu_139_p2_carry__1_O_UNCONNECTED[3],tmp_10_fu_162_p4}),
        .S({1'b1,out_pix_fu_139_p2_carry__1_i_1__0_n_9,out_pix_fu_139_p2_carry__1_i_2__0_n_9,out_pix_fu_139_p2_carry__1_i_3__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__1_i_1__0
       (.I0(out_pix_6_reg_218[9]),
        .I1(out_pix_6_reg_218[14]),
        .O(out_pix_fu_139_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__1_i_2__0
       (.I0(out_pix_6_reg_218[8]),
        .I1(out_pix_6_reg_218[9]),
        .O(out_pix_fu_139_p2_carry__1_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__1_i_3__0
       (.I0(trunc_ln62_reg_223[7]),
        .I1(out_pix_6_reg_218[8]),
        .O(out_pix_fu_139_p2_carry__1_i_3__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_1__0
       (.I0(trunc_ln62_reg_223[3]),
        .O(out_pix_fu_139_p2_carry_i_1__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_2__0
       (.I0(trunc_ln62_reg_223[3]),
        .O(out_pix_fu_139_p2_carry_i_2__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_3__0
       (.I0(trunc_ln62_reg_223[2]),
        .O(out_pix_fu_139_p2_carry_i_3__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_4__0
       (.I0(trunc_ln62_reg_223[1]),
        .O(out_pix_fu_139_p2_carry_i_4__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_5__0
       (.I0(trunc_ln62_reg_223[0]),
        .O(out_pix_fu_139_p2_carry_i_5__0_n_9));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[0]_i_1 
       (.I0(add_ln69_fu_149_p2[0]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[1]_i_1 
       (.I0(add_ln69_fu_149_p2[1]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[2]_i_1 
       (.I0(add_ln69_fu_149_p2[2]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_2 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[3]_i_1 
       (.I0(add_ln69_fu_149_p2[3]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[4]_i_1 
       (.I0(add_ln69_fu_149_p2[4]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[5]_i_1 
       (.I0(add_ln69_fu_149_p2[5]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[6]_i_1 
       (.I0(add_ln69_fu_149_p2[6]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_2 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \ref_tmp_reg_770[7]_i_1 
       (.I0(tmp_10_fu_162_p4[0]),
        .I1(tmp_10_fu_162_p4[1]),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(out_pix_fu_139_p2_carry__1_n_9),
        .I4(\ref_tmp_reg_770_reg[0] ),
        .O(\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[7]_i_3 
       (.I0(add_ln69_fu_149_p2[7]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_3 ));
  FDRE \trunc_ln62_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_16),
        .Q(trunc_ln62_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_15),
        .Q(trunc_ln62_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_14),
        .Q(trunc_ln62_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_13),
        .Q(trunc_ln62_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_16),
        .Q(trunc_ln62_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_15),
        .Q(trunc_ln62_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_14),
        .Q(trunc_ln62_reg_223[6]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_13),
        .Q(trunc_ln62_reg_223[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29
   (D,
    \out_pix_6_reg_218_reg[10]_0 ,
    \out_pix_6_reg_218_reg[10]_1 ,
    \out_pix_6_reg_218_reg[10]_2 ,
    \out_pix_6_reg_218_reg[10]_3 ,
    \out_pix_6_reg_218_reg[10]_4 ,
    \out_pix_6_reg_218_reg[10]_5 ,
    \out_pix_6_reg_218_reg[10]_6 ,
    Q,
    ap_clk,
    \out_pix_6_reg_218_reg[10]_7 ,
    \out_pix_6_reg_218_reg[10]_8 ,
    \out_pix_6_reg_218_reg[10]_9 ,
    \out_pix_6_reg_218_reg[10]_10 ,
    ap_return_0_int_reg,
    \GradientValuesX_reg_735_reg[0] ,
    \b2_val_read_reg_206_reg[7]_0 ,
    \m2_val_read_reg_212_reg[7]_0 );
  output [6:0]D;
  output \out_pix_6_reg_218_reg[10]_0 ;
  output \out_pix_6_reg_218_reg[10]_1 ;
  output \out_pix_6_reg_218_reg[10]_2 ;
  output \out_pix_6_reg_218_reg[10]_3 ;
  output \out_pix_6_reg_218_reg[10]_4 ;
  output \out_pix_6_reg_218_reg[10]_5 ;
  output \out_pix_6_reg_218_reg[10]_6 ;
  output [7:0]Q;
  input ap_clk;
  input [7:0]\out_pix_6_reg_218_reg[10]_7 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_8 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_9 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_10 ;
  input [6:0]ap_return_0_int_reg;
  input \GradientValuesX_reg_735_reg[0] ;
  input [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  input [7:0]\m2_val_read_reg_212_reg[7]_0 ;

  wire [6:0]D;
  wire \GradientValuesX_reg_735_reg[0] ;
  wire [7:0]Q;
  wire [6:0]add_ln69_fu_149_p2;
  wire ap_clk;
  wire [6:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg[3]_i_3_n_9 ;
  wire \ap_return_0_int_reg[3]_i_4_n_9 ;
  wire \ap_return_0_int_reg[3]_i_5_n_9 ;
  wire \ap_return_0_int_reg[3]_i_6_n_9 ;
  wire \ap_return_0_int_reg[3]_i_7_n_9 ;
  wire \ap_return_0_int_reg[6]_i_2_n_9 ;
  wire \ap_return_0_int_reg[6]_i_4_n_9 ;
  wire \ap_return_0_int_reg[6]_i_5_n_9 ;
  wire \ap_return_0_int_reg[6]_i_6_n_9 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_10 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_11 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_12 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_9 ;
  wire \ap_return_0_int_reg_reg[6]_i_3_n_11 ;
  wire \ap_return_0_int_reg_reg[6]_i_3_n_12 ;
  wire [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  wire [7:0]\m2_val_read_reg_212_reg[7]_0 ;
  wire out_pix_6_fu_100_p2__1_carry__0_i_10_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_11_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_12_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_13_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_14_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_15_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_16_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_17_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_18_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_19_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_2_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_3_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_4_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_5_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_6_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_7_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_8_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_9_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_n_10;
  wire out_pix_6_fu_100_p2__1_carry__0_n_11;
  wire out_pix_6_fu_100_p2__1_carry__0_n_12;
  wire out_pix_6_fu_100_p2__1_carry__0_n_13;
  wire out_pix_6_fu_100_p2__1_carry__0_n_14;
  wire out_pix_6_fu_100_p2__1_carry__0_n_15;
  wire out_pix_6_fu_100_p2__1_carry__0_n_16;
  wire out_pix_6_fu_100_p2__1_carry__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_2_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_n_12;
  wire out_pix_6_fu_100_p2__1_carry__1_n_15;
  wire out_pix_6_fu_100_p2__1_carry__1_n_16;
  wire out_pix_6_fu_100_p2__1_carry_i_10_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_11_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_12_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_13_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_14_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_2_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_3_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_4_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_5_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_6_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_7_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_8_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_9_n_9;
  wire out_pix_6_fu_100_p2__1_carry_n_10;
  wire out_pix_6_fu_100_p2__1_carry_n_11;
  wire out_pix_6_fu_100_p2__1_carry_n_12;
  wire out_pix_6_fu_100_p2__1_carry_n_13;
  wire out_pix_6_fu_100_p2__1_carry_n_14;
  wire out_pix_6_fu_100_p2__1_carry_n_15;
  wire out_pix_6_fu_100_p2__1_carry_n_16;
  wire out_pix_6_fu_100_p2__1_carry_n_9;
  wire [10:7]out_pix_6_reg_218;
  wire \out_pix_6_reg_218_reg[10]_0 ;
  wire \out_pix_6_reg_218_reg[10]_1 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_10 ;
  wire \out_pix_6_reg_218_reg[10]_2 ;
  wire \out_pix_6_reg_218_reg[10]_3 ;
  wire \out_pix_6_reg_218_reg[10]_4 ;
  wire \out_pix_6_reg_218_reg[10]_5 ;
  wire \out_pix_6_reg_218_reg[10]_6 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_7 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_8 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_9 ;
  wire out_pix_fu_139_p2_carry__0_i_1_n_9;
  wire out_pix_fu_139_p2_carry__0_i_2_n_9;
  wire out_pix_fu_139_p2_carry__0_i_3_n_9;
  wire out_pix_fu_139_p2_carry__0_i_4_n_9;
  wire out_pix_fu_139_p2_carry__0_i_5_n_9;
  wire out_pix_fu_139_p2_carry__0_i_6_n_9;
  wire out_pix_fu_139_p2_carry__0_i_7_n_9;
  wire out_pix_fu_139_p2_carry__0_i_8_n_9;
  wire out_pix_fu_139_p2_carry__0_n_10;
  wire out_pix_fu_139_p2_carry__0_n_11;
  wire out_pix_fu_139_p2_carry__0_n_12;
  wire out_pix_fu_139_p2_carry__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_1_n_9;
  wire out_pix_fu_139_p2_carry__1_i_2_n_9;
  wire out_pix_fu_139_p2_carry__1_i_3_n_9;
  wire out_pix_fu_139_p2_carry__1_n_10;
  wire out_pix_fu_139_p2_carry__1_n_11;
  wire out_pix_fu_139_p2_carry__1_n_12;
  wire out_pix_fu_139_p2_carry__1_n_9;
  wire out_pix_fu_139_p2_carry__2_n_10;
  wire out_pix_fu_139_p2_carry__2_n_11;
  wire out_pix_fu_139_p2_carry__2_n_12;
  wire out_pix_fu_139_p2_carry_i_1_n_9;
  wire out_pix_fu_139_p2_carry_i_2_n_9;
  wire out_pix_fu_139_p2_carry_i_3_n_9;
  wire out_pix_fu_139_p2_carry_i_4_n_9;
  wire out_pix_fu_139_p2_carry_i_5_n_9;
  wire out_pix_fu_139_p2_carry_i_6_n_9;
  wire out_pix_fu_139_p2_carry_n_10;
  wire out_pix_fu_139_p2_carry_n_11;
  wire out_pix_fu_139_p2_carry_n_12;
  wire out_pix_fu_139_p2_carry_n_9;
  wire [6:0]tmp_10_fu_162_p4;
  wire [7:7]tmp_10_fu_162_p4_0;
  wire [6:0]trunc_ln62_reg_223;
  wire \trunc_ln62_reg_223[0]_i_1_n_9 ;
  wire [8:1]zext_ln60_fu_117_p1;
  wire [0:0]\NLW_ap_return_0_int_reg_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_return_0_int_reg_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_return_0_int_reg_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:1]NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_139_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[0]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[0]),
        .I4(ap_return_0_int_reg[0]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[1]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[1]),
        .I4(ap_return_0_int_reg[1]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[2]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[2]),
        .I4(ap_return_0_int_reg[2]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[3]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[3]),
        .I4(ap_return_0_int_reg[3]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[4]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[4]),
        .I4(ap_return_0_int_reg[4]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[5]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[5]),
        .I4(ap_return_0_int_reg[5]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[6]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[6]),
        .I4(ap_return_0_int_reg[6]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[0]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[0]),
        .O(\out_pix_6_reg_218_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[1]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[1]),
        .O(\out_pix_6_reg_218_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[2]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[2]),
        .O(\out_pix_6_reg_218_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[3]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[3]),
        .O(\out_pix_6_reg_218_reg[10]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_0_int_reg[3]_i_3 
       (.I0(zext_ln60_fu_117_p1[2]),
        .I1(Q[2]),
        .I2(trunc_ln62_reg_223[2]),
        .O(\ap_return_0_int_reg[3]_i_3_n_9 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[3]_i_4 
       (.I0(Q[3]),
        .I1(trunc_ln62_reg_223[3]),
        .I2(zext_ln60_fu_117_p1[3]),
        .I3(out_pix_fu_139_p2_carry_i_1_n_9),
        .O(\ap_return_0_int_reg[3]_i_4_n_9 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \ap_return_0_int_reg[3]_i_5 
       (.I0(Q[2]),
        .I1(trunc_ln62_reg_223[2]),
        .I2(zext_ln60_fu_117_p1[2]),
        .I3(trunc_ln62_reg_223[1]),
        .I4(Q[1]),
        .O(\ap_return_0_int_reg[3]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_0_int_reg[3]_i_6 
       (.I0(Q[1]),
        .I1(trunc_ln62_reg_223[1]),
        .I2(zext_ln60_fu_117_p1[1]),
        .O(\ap_return_0_int_reg[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_0_int_reg[3]_i_7 
       (.I0(trunc_ln62_reg_223[0]),
        .I1(Q[0]),
        .O(\ap_return_0_int_reg[3]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[4]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[4]),
        .O(\out_pix_6_reg_218_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[5]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[5]),
        .O(\out_pix_6_reg_218_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[6]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[6]),
        .O(\out_pix_6_reg_218_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_0_int_reg[6]_i_2 
       (.I0(tmp_10_fu_162_p4[0]),
        .I1(tmp_10_fu_162_p4[1]),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[3]),
        .I4(tmp_10_fu_162_p4[4]),
        .I5(tmp_10_fu_162_p4[5]),
        .O(\ap_return_0_int_reg[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[6]_i_4 
       (.I0(out_pix_fu_139_p2_carry__0_i_2_n_9),
        .I1(trunc_ln62_reg_223[6]),
        .I2(Q[6]),
        .I3(zext_ln60_fu_117_p1[6]),
        .O(\ap_return_0_int_reg[6]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[6]_i_5 
       (.I0(out_pix_fu_139_p2_carry__0_i_3_n_9),
        .I1(trunc_ln62_reg_223[5]),
        .I2(Q[5]),
        .I3(zext_ln60_fu_117_p1[5]),
        .O(\ap_return_0_int_reg[6]_i_5_n_9 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[6]_i_6 
       (.I0(Q[4]),
        .I1(trunc_ln62_reg_223[4]),
        .I2(zext_ln60_fu_117_p1[4]),
        .I3(out_pix_fu_139_p2_carry__0_i_4_n_9),
        .O(\ap_return_0_int_reg[6]_i_6_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_0_int_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ap_return_0_int_reg_reg[3]_i_2_n_9 ,\ap_return_0_int_reg_reg[3]_i_2_n_10 ,\ap_return_0_int_reg_reg[3]_i_2_n_11 ,\ap_return_0_int_reg_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2_carry_i_1_n_9,\ap_return_0_int_reg[3]_i_3_n_9 ,zext_ln60_fu_117_p1[1],trunc_ln62_reg_223[0]}),
        .O({add_ln69_fu_149_p2[3:1],\NLW_ap_return_0_int_reg_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\ap_return_0_int_reg[3]_i_4_n_9 ,\ap_return_0_int_reg[3]_i_5_n_9 ,\ap_return_0_int_reg[3]_i_6_n_9 ,\ap_return_0_int_reg[3]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_0_int_reg_reg[6]_i_3 
       (.CI(\ap_return_0_int_reg_reg[3]_i_2_n_9 ),
        .CO({\NLW_ap_return_0_int_reg_reg[6]_i_3_CO_UNCONNECTED [3:2],\ap_return_0_int_reg_reg[6]_i_3_n_11 ,\ap_return_0_int_reg_reg[6]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_fu_139_p2_carry__0_i_3_n_9,out_pix_fu_139_p2_carry__0_i_4_n_9}),
        .O({\NLW_ap_return_0_int_reg_reg[6]_i_3_O_UNCONNECTED [3],add_ln69_fu_149_p2[6:4]}),
        .S({1'b0,\ap_return_0_int_reg[6]_i_4_n_9 ,\ap_return_0_int_reg[6]_i_5_n_9 ,\ap_return_0_int_reg[6]_i_6_n_9 }));
  FDRE \b2_val_read_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [0]),
        .Q(zext_ln60_fu_117_p1[1]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [1]),
        .Q(zext_ln60_fu_117_p1[2]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [2]),
        .Q(zext_ln60_fu_117_p1[3]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [3]),
        .Q(zext_ln60_fu_117_p1[4]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [4]),
        .Q(zext_ln60_fu_117_p1[5]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [5]),
        .Q(zext_ln60_fu_117_p1[6]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [6]),
        .Q(zext_ln60_fu_117_p1[7]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [7]),
        .Q(zext_ln60_fu_117_p1[8]),
        .R(1'b0));
  CARRY4 out_pix_6_fu_100_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_100_p2__1_carry_n_9,out_pix_6_fu_100_p2__1_carry_n_10,out_pix_6_fu_100_p2__1_carry_n_11,out_pix_6_fu_100_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry_i_1_n_9,out_pix_6_fu_100_p2__1_carry_i_2_n_9,out_pix_6_fu_100_p2__1_carry_i_3_n_9,1'b0}),
        .O({out_pix_6_fu_100_p2__1_carry_n_13,out_pix_6_fu_100_p2__1_carry_n_14,out_pix_6_fu_100_p2__1_carry_n_15,out_pix_6_fu_100_p2__1_carry_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry_i_4_n_9,out_pix_6_fu_100_p2__1_carry_i_5_n_9,out_pix_6_fu_100_p2__1_carry_i_6_n_9,out_pix_6_fu_100_p2__1_carry_i_7_n_9}));
  CARRY4 out_pix_6_fu_100_p2__1_carry__0
       (.CI(out_pix_6_fu_100_p2__1_carry_n_9),
        .CO({out_pix_6_fu_100_p2__1_carry__0_n_9,out_pix_6_fu_100_p2__1_carry__0_n_10,out_pix_6_fu_100_p2__1_carry__0_n_11,out_pix_6_fu_100_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry__0_i_1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_2_n_9,out_pix_6_fu_100_p2__1_carry__0_i_3_n_9,out_pix_6_fu_100_p2__1_carry__0_i_4_n_9}),
        .O({out_pix_6_fu_100_p2__1_carry__0_n_13,out_pix_6_fu_100_p2__1_carry__0_n_14,out_pix_6_fu_100_p2__1_carry__0_n_15,out_pix_6_fu_100_p2__1_carry__0_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry__0_i_5_n_9,out_pix_6_fu_100_p2__1_carry__0_i_6_n_9,out_pix_6_fu_100_p2__1_carry__0_i_7_n_9,out_pix_6_fu_100_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_7 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [4]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_10_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_10
       (.I0(\out_pix_6_reg_218_reg[10]_8 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_10_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_11
       (.I0(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_12
       (.I0(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_13
       (.I0(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_14
       (.I0(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_15
       (.I0(\out_pix_6_reg_218_reg[10]_10 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_15_n_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_16
       (.I0(\out_pix_6_reg_218_reg[10]_10 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_17
       (.I0(\out_pix_6_reg_218_reg[10]_10 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_18
       (.I0(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_18_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_19
       (.I0(\out_pix_6_reg_218_reg[10]_9 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_19_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_2
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_7 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_12_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_3
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_7 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_14_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_6_fu_100_p2__1_carry__0_i_4
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_9_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_10 [1]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_6_fu_100_p2__1_carry__0_i_5
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_8 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_9 [7]),
        .I3(\out_pix_6_reg_218_reg[10]_10 [6]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [7]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_15_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_6
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_2_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_10_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_16_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_7
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_3_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_12_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_17_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_8
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_4_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_14_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_18_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_9
       (.I0(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry__1
       (.CI(out_pix_6_fu_100_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_6_fu_100_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_6_fu_100_p2__1_carry__1_n_15,out_pix_6_fu_100_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_6_fu_100_p2__1_carry__1_i_1_n_9}));
  LUT6 #(
    .INIT(64'h17FF017F017F0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_1
       (.I0(\out_pix_6_reg_218_reg[10]_8 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_10 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__1_i_2_n_9),
        .I5(\out_pix_6_reg_218_reg[10]_7 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry__1_i_2
       (.I0(\out_pix_6_reg_218_reg[10]_10 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_6_fu_100_p2__1_carry_i_1
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_9_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_10
       (.I0(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_11
       (.I0(\out_pix_6_reg_218_reg[10]_9 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_6_fu_100_p2__1_carry_i_12
       (.I0(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_13
       (.I0(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry_i_14
       (.I0(\out_pix_6_reg_218_reg[10]_10 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h17FF0017001717FF)) 
    out_pix_6_fu_100_p2__1_carry_i_2
       (.I0(\out_pix_6_reg_218_reg[10]_10 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [1]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_10_n_9),
        .I4(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_9 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    out_pix_6_fu_100_p2__1_carry_i_3
       (.I0(\out_pix_6_reg_218_reg[10]_7 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_8 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_9 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_6_fu_100_p2__1_carry_i_4
       (.I0(out_pix_6_fu_100_p2__1_carry_i_9_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_12_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_9 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_7 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_13_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_6_fu_100_p2__1_carry_i_5
       (.I0(out_pix_6_fu_100_p2__1_carry_i_2_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_8_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_6_fu_100_p2__1_carry_i_6
       (.I0(out_pix_6_fu_100_p2__1_carry_i_3_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_14_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_6_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    out_pix_6_fu_100_p2__1_carry_i_7
       (.I0(\out_pix_6_reg_218_reg[10]_7 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_8 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_9 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_6_fu_100_p2__1_carry_i_8
       (.I0(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_9 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry_i_9
       (.I0(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_9_n_9));
  FDRE \out_pix_6_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_15),
        .Q(out_pix_6_reg_218[10]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_14),
        .Q(out_pix_6_reg_218[7]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_13),
        .Q(out_pix_6_reg_218[8]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_16),
        .Q(out_pix_6_reg_218[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_139_p2_carry_n_9,out_pix_fu_139_p2_carry_n_10,out_pix_fu_139_p2_carry_n_11,out_pix_fu_139_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2_carry_i_1_n_9,out_pix_fu_139_p2_carry_i_2_n_9,zext_ln60_fu_117_p1[1],trunc_ln62_reg_223[0]}),
        .O({NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED[3:1],add_ln69_fu_149_p2[0]}),
        .S({out_pix_fu_139_p2_carry_i_3_n_9,out_pix_fu_139_p2_carry_i_4_n_9,out_pix_fu_139_p2_carry_i_5_n_9,out_pix_fu_139_p2_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry__0
       (.CI(out_pix_fu_139_p2_carry_n_9),
        .CO({out_pix_fu_139_p2_carry__0_n_9,out_pix_fu_139_p2_carry__0_n_10,out_pix_fu_139_p2_carry__0_n_11,out_pix_fu_139_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2_carry__0_i_1_n_9,out_pix_fu_139_p2_carry__0_i_2_n_9,out_pix_fu_139_p2_carry__0_i_3_n_9,out_pix_fu_139_p2_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2_carry__0_i_5_n_9,out_pix_fu_139_p2_carry__0_i_6_n_9,out_pix_fu_139_p2_carry__0_i_7_n_9,out_pix_fu_139_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_1
       (.I0(Q[6]),
        .I1(trunc_ln62_reg_223[6]),
        .I2(zext_ln60_fu_117_p1[6]),
        .O(out_pix_fu_139_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_2
       (.I0(Q[5]),
        .I1(trunc_ln62_reg_223[5]),
        .I2(zext_ln60_fu_117_p1[5]),
        .O(out_pix_fu_139_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_3
       (.I0(Q[4]),
        .I1(trunc_ln62_reg_223[4]),
        .I2(zext_ln60_fu_117_p1[4]),
        .O(out_pix_fu_139_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_4
       (.I0(Q[3]),
        .I1(trunc_ln62_reg_223[3]),
        .I2(zext_ln60_fu_117_p1[3]),
        .O(out_pix_fu_139_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_5
       (.I0(out_pix_fu_139_p2_carry__0_i_1_n_9),
        .I1(out_pix_6_reg_218[7]),
        .I2(Q[7]),
        .I3(zext_ln60_fu_117_p1[7]),
        .O(out_pix_fu_139_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_6
       (.I0(Q[6]),
        .I1(trunc_ln62_reg_223[6]),
        .I2(zext_ln60_fu_117_p1[6]),
        .I3(out_pix_fu_139_p2_carry__0_i_2_n_9),
        .O(out_pix_fu_139_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_7
       (.I0(Q[5]),
        .I1(trunc_ln62_reg_223[5]),
        .I2(zext_ln60_fu_117_p1[5]),
        .I3(out_pix_fu_139_p2_carry__0_i_3_n_9),
        .O(out_pix_fu_139_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_8
       (.I0(out_pix_fu_139_p2_carry__0_i_4_n_9),
        .I1(trunc_ln62_reg_223[4]),
        .I2(Q[4]),
        .I3(zext_ln60_fu_117_p1[4]),
        .O(out_pix_fu_139_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry__1
       (.CI(out_pix_fu_139_p2_carry__0_n_9),
        .CO({out_pix_fu_139_p2_carry__1_n_9,out_pix_fu_139_p2_carry__1_n_10,out_pix_fu_139_p2_carry__1_n_11,out_pix_fu_139_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_6_reg_218[9],out_pix_fu_139_p2_carry__1_i_1_n_9}),
        .O(tmp_10_fu_162_p4[3:0]),
        .S({out_pix_6_reg_218[10],out_pix_6_reg_218[10],out_pix_fu_139_p2_carry__1_i_2_n_9,out_pix_fu_139_p2_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__1_i_1
       (.I0(Q[7]),
        .I1(out_pix_6_reg_218[7]),
        .I2(zext_ln60_fu_117_p1[7]),
        .O(out_pix_fu_139_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_139_p2_carry__1_i_2
       (.I0(zext_ln60_fu_117_p1[8]),
        .I1(out_pix_6_reg_218[8]),
        .I2(out_pix_6_reg_218[9]),
        .O(out_pix_fu_139_p2_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_139_p2_carry__1_i_3
       (.I0(zext_ln60_fu_117_p1[7]),
        .I1(out_pix_6_reg_218[7]),
        .I2(Q[7]),
        .I3(out_pix_6_reg_218[8]),
        .I4(zext_ln60_fu_117_p1[8]),
        .O(out_pix_fu_139_p2_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry__2
       (.CI(out_pix_fu_139_p2_carry__1_n_9),
        .CO({NLW_out_pix_fu_139_p2_carry__2_CO_UNCONNECTED[3],out_pix_fu_139_p2_carry__2_n_10,out_pix_fu_139_p2_carry__2_n_11,out_pix_fu_139_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_10_fu_162_p4_0,tmp_10_fu_162_p4[6:4]}),
        .S({out_pix_6_reg_218[10],out_pix_6_reg_218[10],out_pix_6_reg_218[10],out_pix_6_reg_218[10]}));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry_i_1
       (.I0(Q[2]),
        .I1(trunc_ln62_reg_223[2]),
        .I2(zext_ln60_fu_117_p1[2]),
        .O(out_pix_fu_139_p2_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2_carry_i_2
       (.I0(zext_ln60_fu_117_p1[2]),
        .I1(Q[2]),
        .I2(trunc_ln62_reg_223[2]),
        .O(out_pix_fu_139_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry_i_3
       (.I0(out_pix_fu_139_p2_carry_i_1_n_9),
        .I1(trunc_ln62_reg_223[3]),
        .I2(Q[3]),
        .I3(zext_ln60_fu_117_p1[3]),
        .O(out_pix_fu_139_p2_carry_i_3_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_139_p2_carry_i_4
       (.I0(trunc_ln62_reg_223[2]),
        .I1(Q[2]),
        .I2(zext_ln60_fu_117_p1[2]),
        .I3(trunc_ln62_reg_223[1]),
        .I4(Q[1]),
        .O(out_pix_fu_139_p2_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2_carry_i_5
       (.I0(Q[1]),
        .I1(trunc_ln62_reg_223[1]),
        .I2(zext_ln60_fu_117_p1[1]),
        .O(out_pix_fu_139_p2_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_139_p2_carry_i_6
       (.I0(trunc_ln62_reg_223[0]),
        .I1(Q[0]),
        .O(out_pix_fu_139_p2_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln62_reg_223[0]_i_1 
       (.I0(\out_pix_6_reg_218_reg[10]_7 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [0]),
        .I2(\out_pix_6_reg_218_reg[10]_9 [0]),
        .O(\trunc_ln62_reg_223[0]_i_1_n_9 ));
  FDRE \trunc_ln62_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln62_reg_223[0]_i_1_n_9 ),
        .Q(trunc_ln62_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_16),
        .Q(trunc_ln62_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_15),
        .Q(trunc_ln62_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_14),
        .Q(trunc_ln62_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_13),
        .Q(trunc_ln62_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_16),
        .Q(trunc_ln62_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_15),
        .Q(trunc_ln62_reg_223[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30
   (D,
    \trunc_ln62_reg_223_reg[0]_0 ,
    Q,
    ap_clk,
    \out_pix_6_reg_218_reg[10]_0 ,
    \out_pix_6_reg_218_reg[10]_1 ,
    \out_pix_6_reg_218_reg[10]_2 ,
    \out_pix_6_reg_218_reg[10]_3 ,
    ap_return_0_int_reg,
    \GradientValuesX_reg_735_reg[7] ,
    \b2_val_read_reg_206_reg[7]_0 ,
    \m2_val_read_reg_212_reg[7]_0 );
  output [0:0]D;
  output \trunc_ln62_reg_223_reg[0]_0 ;
  output [7:0]Q;
  input ap_clk;
  input [7:0]\out_pix_6_reg_218_reg[10]_0 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_1 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_2 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_3 ;
  input [0:0]ap_return_0_int_reg;
  input \GradientValuesX_reg_735_reg[7] ;
  input [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  input [7:0]\m2_val_read_reg_212_reg[7]_0 ;

  wire [0:0]D;
  wire \GradientValuesX_reg_735_reg[7] ;
  wire [7:0]Q;
  wire ap_clk;
  wire [0:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg[7]_i_3_n_9 ;
  wire [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  wire [7:0]\m2_val_read_reg_212_reg[7]_0 ;
  wire \m2_val_read_reg_212_reg_n_9_[0] ;
  wire \m2_val_read_reg_212_reg_n_9_[1] ;
  wire \m2_val_read_reg_212_reg_n_9_[2] ;
  wire \m2_val_read_reg_212_reg_n_9_[3] ;
  wire \m2_val_read_reg_212_reg_n_9_[4] ;
  wire \m2_val_read_reg_212_reg_n_9_[5] ;
  wire \m2_val_read_reg_212_reg_n_9_[6] ;
  wire \m2_val_read_reg_212_reg_n_9_[7] ;
  wire out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_n_10;
  wire out_pix_6_fu_100_p2__1_carry__0_n_11;
  wire out_pix_6_fu_100_p2__1_carry__0_n_12;
  wire out_pix_6_fu_100_p2__1_carry__0_n_13;
  wire out_pix_6_fu_100_p2__1_carry__0_n_14;
  wire out_pix_6_fu_100_p2__1_carry__0_n_15;
  wire out_pix_6_fu_100_p2__1_carry__0_n_16;
  wire out_pix_6_fu_100_p2__1_carry__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_n_12;
  wire out_pix_6_fu_100_p2__1_carry__1_n_15;
  wire out_pix_6_fu_100_p2__1_carry__1_n_16;
  wire out_pix_6_fu_100_p2__1_carry_i_10__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_11__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_12__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_13__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_14__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_1__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_2__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_3__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_4__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_5__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_6__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_7__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_8__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_9__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_n_10;
  wire out_pix_6_fu_100_p2__1_carry_n_11;
  wire out_pix_6_fu_100_p2__1_carry_n_12;
  wire out_pix_6_fu_100_p2__1_carry_n_13;
  wire out_pix_6_fu_100_p2__1_carry_n_14;
  wire out_pix_6_fu_100_p2__1_carry_n_15;
  wire out_pix_6_fu_100_p2__1_carry_n_16;
  wire out_pix_6_fu_100_p2__1_carry_n_9;
  wire [7:0]\out_pix_6_reg_218_reg[10]_0 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_1 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_2 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_3 ;
  wire \out_pix_6_reg_218_reg_n_9_[10] ;
  wire \out_pix_6_reg_218_reg_n_9_[1] ;
  wire \out_pix_6_reg_218_reg_n_9_[2] ;
  wire \out_pix_6_reg_218_reg_n_9_[3] ;
  wire \out_pix_6_reg_218_reg_n_9_[4] ;
  wire \out_pix_6_reg_218_reg_n_9_[5] ;
  wire \out_pix_6_reg_218_reg_n_9_[6] ;
  wire \out_pix_6_reg_218_reg_n_9_[7] ;
  wire \out_pix_6_reg_218_reg_n_9_[8] ;
  wire \out_pix_6_reg_218_reg_n_9_[9] ;
  wire out_pix_fu_139_p2__1_carry__0_i_1_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_2_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_3_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_4_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_5_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_6_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_7_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_8_n_9;
  wire out_pix_fu_139_p2__1_carry__0_n_10;
  wire out_pix_fu_139_p2__1_carry__0_n_11;
  wire out_pix_fu_139_p2__1_carry__0_n_12;
  wire out_pix_fu_139_p2__1_carry__0_n_9;
  wire out_pix_fu_139_p2__1_carry__1_i_1_n_9;
  wire out_pix_fu_139_p2__1_carry__1_i_2_n_9;
  wire out_pix_fu_139_p2__1_carry__1_i_3_n_9;
  wire out_pix_fu_139_p2__1_carry__1_n_10;
  wire out_pix_fu_139_p2__1_carry__1_n_11;
  wire out_pix_fu_139_p2__1_carry__1_n_12;
  wire out_pix_fu_139_p2__1_carry__1_n_9;
  wire out_pix_fu_139_p2__1_carry__2_n_10;
  wire out_pix_fu_139_p2__1_carry__2_n_11;
  wire out_pix_fu_139_p2__1_carry__2_n_12;
  wire out_pix_fu_139_p2__1_carry_i_1_n_9;
  wire out_pix_fu_139_p2__1_carry_i_2_n_9;
  wire out_pix_fu_139_p2__1_carry_i_3_n_9;
  wire out_pix_fu_139_p2__1_carry_i_4_n_9;
  wire out_pix_fu_139_p2__1_carry_i_5_n_9;
  wire out_pix_fu_139_p2__1_carry_i_6_n_9;
  wire out_pix_fu_139_p2__1_carry_n_10;
  wire out_pix_fu_139_p2__1_carry_n_11;
  wire out_pix_fu_139_p2__1_carry_n_12;
  wire out_pix_fu_139_p2__1_carry_n_9;
  wire [7:7]tmp_10_fu_162_p4;
  wire [6:0]tmp_10_fu_162_p4__0;
  wire \trunc_ln62_reg_223[0]_i_1__0_n_9 ;
  wire \trunc_ln62_reg_223_reg[0]_0 ;
  wire \trunc_ln62_reg_223_reg_n_9_[0] ;
  wire [3:1]NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_139_p2__1_carry__2_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \GradientValuesX_reg_735[7]_i_1 
       (.I0(\trunc_ln62_reg_223_reg[0]_0 ),
        .I1(ap_return_0_int_reg),
        .I2(\GradientValuesX_reg_735_reg[7] ),
        .O(D));
  LUT5 #(
    .INIT(32'h0F0F0F06)) 
    \ap_return_0_int_reg[7]_i_2 
       (.I0(\trunc_ln62_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .I2(tmp_10_fu_162_p4),
        .I3(\ap_return_0_int_reg[7]_i_3_n_9 ),
        .I4(tmp_10_fu_162_p4__0[6]),
        .O(\trunc_ln62_reg_223_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_0_int_reg[7]_i_3 
       (.I0(tmp_10_fu_162_p4__0[0]),
        .I1(tmp_10_fu_162_p4__0[1]),
        .I2(tmp_10_fu_162_p4__0[2]),
        .I3(tmp_10_fu_162_p4__0[3]),
        .I4(tmp_10_fu_162_p4__0[4]),
        .I5(tmp_10_fu_162_p4__0[5]),
        .O(\ap_return_0_int_reg[7]_i_3_n_9 ));
  FDRE \b2_val_read_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [0]),
        .Q(\m2_val_read_reg_212_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [1]),
        .Q(\m2_val_read_reg_212_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [2]),
        .Q(\m2_val_read_reg_212_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [3]),
        .Q(\m2_val_read_reg_212_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [4]),
        .Q(\m2_val_read_reg_212_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [5]),
        .Q(\m2_val_read_reg_212_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [6]),
        .Q(\m2_val_read_reg_212_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [7]),
        .Q(\m2_val_read_reg_212_reg_n_9_[7] ),
        .R(1'b0));
  CARRY4 out_pix_6_fu_100_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_100_p2__1_carry_n_9,out_pix_6_fu_100_p2__1_carry_n_10,out_pix_6_fu_100_p2__1_carry_n_11,out_pix_6_fu_100_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry_i_1__0_n_9,out_pix_6_fu_100_p2__1_carry_i_2__0_n_9,out_pix_6_fu_100_p2__1_carry_i_3__0_n_9,1'b0}),
        .O({out_pix_6_fu_100_p2__1_carry_n_13,out_pix_6_fu_100_p2__1_carry_n_14,out_pix_6_fu_100_p2__1_carry_n_15,out_pix_6_fu_100_p2__1_carry_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry_i_4__0_n_9,out_pix_6_fu_100_p2__1_carry_i_5__0_n_9,out_pix_6_fu_100_p2__1_carry_i_6__0_n_9,out_pix_6_fu_100_p2__1_carry_i_7__0_n_9}));
  CARRY4 out_pix_6_fu_100_p2__1_carry__0
       (.CI(out_pix_6_fu_100_p2__1_carry_n_9),
        .CO({out_pix_6_fu_100_p2__1_carry__0_n_9,out_pix_6_fu_100_p2__1_carry__0_n_10,out_pix_6_fu_100_p2__1_carry__0_n_11,out_pix_6_fu_100_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9}),
        .O({out_pix_6_fu_100_p2__1_carry__0_n_13,out_pix_6_fu_100_p2__1_carry__0_n_14,out_pix_6_fu_100_p2__1_carry__0_n_15,out_pix_6_fu_100_p2__1_carry__0_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9}));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_10__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_11__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_12__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_13__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_14__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_15__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_16__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_17__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_18__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_19__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_1__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_0 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [4]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_2__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_0 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_3__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_0 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_6_fu_100_p2__1_carry__0_i_4__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_3 [1]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_6_fu_100_p2__1_carry__0_i_5__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_1 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_2 [7]),
        .I3(\out_pix_6_reg_218_reg[10]_3 [6]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [7]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_6__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_7__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_8__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_9__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry__1
       (.CI(out_pix_6_fu_100_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_6_fu_100_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_6_fu_100_p2__1_carry__1_n_15,out_pix_6_fu_100_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9}));
  LUT6 #(
    .INIT(64'h17FF017F017F0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_1__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_3 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9),
        .I5(\out_pix_6_reg_218_reg[10]_0 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry__1_i_2__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_10__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_10__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_11__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_6_fu_100_p2__1_carry_i_12__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_13__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry_i_14__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_14__0_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_6_fu_100_p2__1_carry_i_1__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h17FF0017001717FF)) 
    out_pix_6_fu_100_p2__1_carry_i_2__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [1]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_10__0_n_9),
        .I4(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_2 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    out_pix_6_fu_100_p2__1_carry_i_3__0
       (.I0(\out_pix_6_reg_218_reg[10]_0 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_1 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_2 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_6_fu_100_p2__1_carry_i_4__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_12__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_2 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_0 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_13__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_6_fu_100_p2__1_carry_i_5__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_2__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_6_fu_100_p2__1_carry_i_6__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_3__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_14__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    out_pix_6_fu_100_p2__1_carry_i_7__0
       (.I0(\out_pix_6_reg_218_reg[10]_0 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_1 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_2 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_6_fu_100_p2__1_carry_i_8__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_2 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry_i_9__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9));
  FDRE \out_pix_6_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_15),
        .Q(\out_pix_6_reg_218_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_16),
        .Q(\out_pix_6_reg_218_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_15),
        .Q(\out_pix_6_reg_218_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_14),
        .Q(\out_pix_6_reg_218_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_13),
        .Q(\out_pix_6_reg_218_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_16),
        .Q(\out_pix_6_reg_218_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_15),
        .Q(\out_pix_6_reg_218_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_14),
        .Q(\out_pix_6_reg_218_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_13),
        .Q(\out_pix_6_reg_218_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_16),
        .Q(\out_pix_6_reg_218_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_fu_139_p2__1_carry_n_9,out_pix_fu_139_p2__1_carry_n_10,out_pix_fu_139_p2__1_carry_n_11,out_pix_fu_139_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2__1_carry_i_1_n_9,out_pix_fu_139_p2__1_carry_i_2_n_9,\m2_val_read_reg_212_reg_n_9_[0] ,\trunc_ln62_reg_223_reg_n_9_[0] }),
        .O(NLW_out_pix_fu_139_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2__1_carry_i_3_n_9,out_pix_fu_139_p2__1_carry_i_4_n_9,out_pix_fu_139_p2__1_carry_i_5_n_9,out_pix_fu_139_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry__0
       (.CI(out_pix_fu_139_p2__1_carry_n_9),
        .CO({out_pix_fu_139_p2__1_carry__0_n_9,out_pix_fu_139_p2__1_carry__0_n_10,out_pix_fu_139_p2__1_carry__0_n_11,out_pix_fu_139_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2__1_carry__0_i_1_n_9,out_pix_fu_139_p2__1_carry__0_i_2_n_9,out_pix_fu_139_p2__1_carry__0_i_3_n_9,out_pix_fu_139_p2__1_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_139_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2__1_carry__0_i_5_n_9,out_pix_fu_139_p2__1_carry__0_i_6_n_9,out_pix_fu_139_p2__1_carry__0_i_7_n_9,out_pix_fu_139_p2__1_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_1
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_218_reg_n_9_[6] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[5] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_2
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_218_reg_n_9_[5] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[4] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_3
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_218_reg_n_9_[4] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[3] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_4
       (.I0(Q[3]),
        .I1(\out_pix_6_reg_218_reg_n_9_[3] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[2] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_5
       (.I0(out_pix_fu_139_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_6_reg_218_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\m2_val_read_reg_212_reg_n_9_[6] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_6
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_218_reg_n_9_[6] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[5] ),
        .I3(out_pix_fu_139_p2__1_carry__0_i_2_n_9),
        .O(out_pix_fu_139_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_7
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_218_reg_n_9_[5] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[4] ),
        .I3(out_pix_fu_139_p2__1_carry__0_i_3_n_9),
        .O(out_pix_fu_139_p2__1_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_8
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_218_reg_n_9_[4] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[3] ),
        .I3(out_pix_fu_139_p2__1_carry__0_i_4_n_9),
        .O(out_pix_fu_139_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry__1
       (.CI(out_pix_fu_139_p2__1_carry__0_n_9),
        .CO({out_pix_fu_139_p2__1_carry__1_n_9,out_pix_fu_139_p2__1_carry__1_n_10,out_pix_fu_139_p2__1_carry__1_n_11,out_pix_fu_139_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\out_pix_6_reg_218_reg_n_9_[9] ,out_pix_fu_139_p2__1_carry__1_i_1_n_9}),
        .O(tmp_10_fu_162_p4__0[3:0]),
        .S({\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] ,out_pix_fu_139_p2__1_carry__1_i_2_n_9,out_pix_fu_139_p2__1_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__1_i_1
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg_n_9_[7] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[6] ),
        .O(out_pix_fu_139_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_139_p2__1_carry__1_i_2
       (.I0(\m2_val_read_reg_212_reg_n_9_[7] ),
        .I1(\out_pix_6_reg_218_reg_n_9_[8] ),
        .I2(\out_pix_6_reg_218_reg_n_9_[9] ),
        .O(out_pix_fu_139_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_139_p2__1_carry__1_i_3
       (.I0(\m2_val_read_reg_212_reg_n_9_[6] ),
        .I1(\out_pix_6_reg_218_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\out_pix_6_reg_218_reg_n_9_[8] ),
        .I4(\m2_val_read_reg_212_reg_n_9_[7] ),
        .O(out_pix_fu_139_p2__1_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry__2
       (.CI(out_pix_fu_139_p2__1_carry__1_n_9),
        .CO({NLW_out_pix_fu_139_p2__1_carry__2_CO_UNCONNECTED[3],out_pix_fu_139_p2__1_carry__2_n_10,out_pix_fu_139_p2__1_carry__2_n_11,out_pix_fu_139_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_10_fu_162_p4,tmp_10_fu_162_p4__0[6:4]}),
        .S({\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] }));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry_i_1
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_218_reg_n_9_[2] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[1] ),
        .O(out_pix_fu_139_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2__1_carry_i_2
       (.I0(\m2_val_read_reg_212_reg_n_9_[1] ),
        .I1(Q[2]),
        .I2(\out_pix_6_reg_218_reg_n_9_[2] ),
        .O(out_pix_fu_139_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry_i_3
       (.I0(Q[3]),
        .I1(\out_pix_6_reg_218_reg_n_9_[3] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[2] ),
        .I3(out_pix_fu_139_p2__1_carry_i_1_n_9),
        .O(out_pix_fu_139_p2__1_carry_i_3_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_139_p2__1_carry_i_4
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_218_reg_n_9_[2] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[1] ),
        .I3(\out_pix_6_reg_218_reg_n_9_[1] ),
        .I4(Q[1]),
        .O(out_pix_fu_139_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2__1_carry_i_5
       (.I0(Q[1]),
        .I1(\out_pix_6_reg_218_reg_n_9_[1] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[0] ),
        .O(out_pix_fu_139_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_139_p2__1_carry_i_6
       (.I0(\trunc_ln62_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .O(out_pix_fu_139_p2__1_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln62_reg_223[0]_i_1__0 
       (.I0(\out_pix_6_reg_218_reg[10]_0 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [0]),
        .I2(\out_pix_6_reg_218_reg[10]_2 [0]),
        .O(\trunc_ln62_reg_223[0]_i_1__0_n_9 ));
  FDRE \trunc_ln62_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln62_reg_223[0]_i_1__0_n_9 ),
        .Q(\trunc_ln62_reg_223_reg_n_9_[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s
   (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ,
    \out_pix_2_reg_213_reg[14]_0 ,
    \out_pix_2_reg_213_reg[14]_1 ,
    \out_pix_2_reg_213_reg[14]_2 ,
    \out_pix_2_reg_213_reg[14]_3 ,
    \out_pix_2_reg_213_reg[14]_4 ,
    \out_pix_2_reg_213_reg[14]_5 ,
    \out_pix_2_reg_213_reg[14]_6 ,
    \trunc_ln110_1_reg_223_reg[0]_0 ,
    Q,
    ap_clk,
    \out_pix_2_reg_213_reg[14]_7 ,
    \trunc_ln110_1_reg_223_reg[7]_0 ,
    \trunc_ln110_1_reg_223_reg[7]_1 ,
    \ref_tmp1_reg_775_reg[0] );
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  output \out_pix_2_reg_213_reg[14]_0 ;
  output \out_pix_2_reg_213_reg[14]_1 ;
  output \out_pix_2_reg_213_reg[14]_2 ;
  output \out_pix_2_reg_213_reg[14]_3 ;
  output \out_pix_2_reg_213_reg[14]_4 ;
  output \out_pix_2_reg_213_reg[14]_5 ;
  output \out_pix_2_reg_213_reg[14]_6 ;
  output \trunc_ln110_1_reg_223_reg[0]_0 ;
  input [7:0]Q;
  input ap_clk;
  input [7:0]\out_pix_2_reg_213_reg[14]_7 ;
  input [7:0]\trunc_ln110_1_reg_223_reg[7]_0 ;
  input [7:0]\trunc_ln110_1_reg_223_reg[7]_1 ;
  input \ref_tmp1_reg_775_reg[0] ;

  wire [8:8]M01_fu_112_p3;
  wire [7:0]Q;
  wire [7:1]add_ln117_fu_145_p2;
  wire ap_clk;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  wire out_pix_2_fu_98_p2__0_carry__0_i_1_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_2_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_3_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_4_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_5_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_6_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_7_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_8_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_n_10;
  wire out_pix_2_fu_98_p2__0_carry__0_n_11;
  wire out_pix_2_fu_98_p2__0_carry__0_n_12;
  wire out_pix_2_fu_98_p2__0_carry__0_n_13;
  wire out_pix_2_fu_98_p2__0_carry__0_n_14;
  wire out_pix_2_fu_98_p2__0_carry__0_n_15;
  wire out_pix_2_fu_98_p2__0_carry__0_n_16;
  wire out_pix_2_fu_98_p2__0_carry__0_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_i_1_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_i_2_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_i_3_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_n_11;
  wire out_pix_2_fu_98_p2__0_carry__1_n_12;
  wire out_pix_2_fu_98_p2__0_carry__1_n_14;
  wire out_pix_2_fu_98_p2__0_carry__1_n_15;
  wire out_pix_2_fu_98_p2__0_carry__1_n_16;
  wire out_pix_2_fu_98_p2__0_carry_i_1_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_2_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_3_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_4_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_5_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_6_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_7_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_8_n_9;
  wire out_pix_2_fu_98_p2__0_carry_n_10;
  wire out_pix_2_fu_98_p2__0_carry_n_11;
  wire out_pix_2_fu_98_p2__0_carry_n_12;
  wire out_pix_2_fu_98_p2__0_carry_n_13;
  wire out_pix_2_fu_98_p2__0_carry_n_14;
  wire out_pix_2_fu_98_p2__0_carry_n_15;
  wire out_pix_2_fu_98_p2__0_carry_n_16;
  wire out_pix_2_fu_98_p2__0_carry_n_9;
  wire [14:8]out_pix_2_reg_213;
  wire \out_pix_2_reg_213_reg[14]_0 ;
  wire \out_pix_2_reg_213_reg[14]_1 ;
  wire \out_pix_2_reg_213_reg[14]_2 ;
  wire \out_pix_2_reg_213_reg[14]_3 ;
  wire \out_pix_2_reg_213_reg[14]_4 ;
  wire \out_pix_2_reg_213_reg[14]_5 ;
  wire \out_pix_2_reg_213_reg[14]_6 ;
  wire [7:0]\out_pix_2_reg_213_reg[14]_7 ;
  wire out_pix_fu_135_p2_carry__0_i_1__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_2__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_3__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_4__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_5__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_6__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_7__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_8__0_n_9;
  wire out_pix_fu_135_p2_carry__0_n_10;
  wire out_pix_fu_135_p2_carry__0_n_11;
  wire out_pix_fu_135_p2_carry__0_n_12;
  wire out_pix_fu_135_p2_carry__0_n_9;
  wire out_pix_fu_135_p2_carry__1_i_1__0_n_9;
  wire out_pix_fu_135_p2_carry__1_n_10;
  wire out_pix_fu_135_p2_carry__1_n_11;
  wire out_pix_fu_135_p2_carry__1_n_12;
  wire out_pix_fu_135_p2_carry__1_n_9;
  wire out_pix_fu_135_p2_carry__2_n_11;
  wire out_pix_fu_135_p2_carry__2_n_12;
  wire out_pix_fu_135_p2_carry_i_1__0_n_9;
  wire out_pix_fu_135_p2_carry_i_2__0_n_9;
  wire out_pix_fu_135_p2_carry_i_3__0_n_9;
  wire out_pix_fu_135_p2_carry_i_4__0_n_9;
  wire out_pix_fu_135_p2_carry_i_5__0_n_9;
  wire out_pix_fu_135_p2_carry_i_6__0_n_9;
  wire out_pix_fu_135_p2_carry_i_7_n_9;
  wire out_pix_fu_135_p2_carry_n_10;
  wire out_pix_fu_135_p2_carry_n_11;
  wire out_pix_fu_135_p2_carry_n_12;
  wire out_pix_fu_135_p2_carry_n_9;
  wire \ref_tmp1_reg_775[4]_i_3_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_4_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_5_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_6_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_7_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_8_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_9_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_3_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_5_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_6_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_7_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_8_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_9_n_9 ;
  wire \ref_tmp1_reg_775_reg[0] ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_10 ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_11 ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_12 ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_9 ;
  wire \ref_tmp1_reg_775_reg[7]_i_4_n_11 ;
  wire \ref_tmp1_reg_775_reg[7]_i_4_n_12 ;
  wire [6:0]tmp_9_fu_158_p4;
  wire [7:7]tmp_9_fu_158_p4_0;
  wire [7:0]trunc_ln110_1_reg_223;
  wire \trunc_ln110_1_reg_223_reg[0]_0 ;
  wire [7:0]\trunc_ln110_1_reg_223_reg[7]_0 ;
  wire [7:0]\trunc_ln110_1_reg_223_reg[7]_1 ;
  wire [7:1]trunc_ln_fu_122_p3;
  wire [3:2]NLW_out_pix_2_fu_98_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_2_fu_98_p2__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_135_p2_carry__2_O_UNCONNECTED;
  wire [0:0]\NLW_ref_tmp1_reg_775_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ref_tmp1_reg_775_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_ref_tmp1_reg_775_reg[7]_i_4_O_UNCONNECTED ;

  FDRE \b1_val_read_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(M01_fu_112_p3),
        .R(1'b0));
  CARRY4 out_pix_2_fu_98_p2__0_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_98_p2__0_carry_n_9,out_pix_2_fu_98_p2__0_carry_n_10,out_pix_2_fu_98_p2__0_carry_n_11,out_pix_2_fu_98_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({out_pix_2_fu_98_p2__0_carry_i_1_n_9,out_pix_2_fu_98_p2__0_carry_i_2_n_9,out_pix_2_fu_98_p2__0_carry_i_3_n_9,out_pix_2_fu_98_p2__0_carry_i_4_n_9}),
        .O({out_pix_2_fu_98_p2__0_carry_n_13,out_pix_2_fu_98_p2__0_carry_n_14,out_pix_2_fu_98_p2__0_carry_n_15,out_pix_2_fu_98_p2__0_carry_n_16}),
        .S({out_pix_2_fu_98_p2__0_carry_i_5_n_9,out_pix_2_fu_98_p2__0_carry_i_6_n_9,out_pix_2_fu_98_p2__0_carry_i_7_n_9,out_pix_2_fu_98_p2__0_carry_i_8_n_9}));
  CARRY4 out_pix_2_fu_98_p2__0_carry__0
       (.CI(out_pix_2_fu_98_p2__0_carry_n_9),
        .CO({out_pix_2_fu_98_p2__0_carry__0_n_9,out_pix_2_fu_98_p2__0_carry__0_n_10,out_pix_2_fu_98_p2__0_carry__0_n_11,out_pix_2_fu_98_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__0_carry__0_i_1_n_9,out_pix_2_fu_98_p2__0_carry__0_i_2_n_9,out_pix_2_fu_98_p2__0_carry__0_i_3_n_9,out_pix_2_fu_98_p2__0_carry__0_i_4_n_9}),
        .O({out_pix_2_fu_98_p2__0_carry__0_n_13,out_pix_2_fu_98_p2__0_carry__0_n_14,out_pix_2_fu_98_p2__0_carry__0_n_15,out_pix_2_fu_98_p2__0_carry__0_n_16}),
        .S({out_pix_2_fu_98_p2__0_carry__0_i_5_n_9,out_pix_2_fu_98_p2__0_carry__0_i_6_n_9,out_pix_2_fu_98_p2__0_carry__0_i_7_n_9,out_pix_2_fu_98_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_1
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [6]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [5]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [6]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_2
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [5]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [4]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [5]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_3
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [4]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [3]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [4]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_4
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [3]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [2]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [3]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_5
       (.I0(out_pix_2_fu_98_p2__0_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_213_reg[14]_7 [6]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_1 [7]),
        .I3(\trunc_ln110_1_reg_223_reg[7]_0 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_6
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [6]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [5]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [6]),
        .I3(out_pix_2_fu_98_p2__0_carry__0_i_2_n_9),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_7
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [5]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [4]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [5]),
        .I3(out_pix_2_fu_98_p2__0_carry__0_i_3_n_9),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_8
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [4]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [3]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [4]),
        .I3(out_pix_2_fu_98_p2__0_carry__0_i_4_n_9),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_8_n_9));
  CARRY4 out_pix_2_fu_98_p2__0_carry__1
       (.CI(out_pix_2_fu_98_p2__0_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_98_p2__0_carry__1_CO_UNCONNECTED[3:2],out_pix_2_fu_98_p2__0_carry__1_n_11,out_pix_2_fu_98_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_fu_98_p2__0_carry__1_i_1_n_9,\out_pix_2_reg_213_reg[14]_7 [7]}),
        .O({NLW_out_pix_2_fu_98_p2__0_carry__1_O_UNCONNECTED[3],out_pix_2_fu_98_p2__0_carry__1_n_14,out_pix_2_fu_98_p2__0_carry__1_n_15,out_pix_2_fu_98_p2__0_carry__1_n_16}),
        .S({1'b0,1'b1,out_pix_2_fu_98_p2__0_carry__1_i_2_n_9,out_pix_2_fu_98_p2__0_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_98_p2__0_carry__1_i_1
       (.I0(\out_pix_2_reg_213_reg[14]_7 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_98_p2__0_carry__1_i_2
       (.I0(\out_pix_2_reg_213_reg[14]_7 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD42B)) 
    out_pix_2_fu_98_p2__0_carry__1_i_3
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [7]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [6]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_1 [7]),
        .I3(\out_pix_2_reg_213_reg[14]_7 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__1_i_3_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry_i_1
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [2]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [1]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [2]),
        .O(out_pix_2_fu_98_p2__0_carry_i_1_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry_i_2
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [1]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [0]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [1]),
        .O(out_pix_2_fu_98_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_2_fu_98_p2__0_carry_i_3
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [0]),
        .I1(\trunc_ln110_1_reg_223_reg[7]_1 [0]),
        .O(out_pix_2_fu_98_p2__0_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_98_p2__0_carry_i_4
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [0]),
        .I1(\trunc_ln110_1_reg_223_reg[7]_1 [0]),
        .O(out_pix_2_fu_98_p2__0_carry_i_4_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry_i_5
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [3]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [2]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [3]),
        .I3(out_pix_2_fu_98_p2__0_carry_i_1_n_9),
        .O(out_pix_2_fu_98_p2__0_carry_i_5_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry_i_6
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [2]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [1]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [2]),
        .I3(out_pix_2_fu_98_p2__0_carry_i_2_n_9),
        .O(out_pix_2_fu_98_p2__0_carry_i_6_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry_i_7
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [1]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [0]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [1]),
        .I3(out_pix_2_fu_98_p2__0_carry_i_3_n_9),
        .O(out_pix_2_fu_98_p2__0_carry_i_7_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_2_fu_98_p2__0_carry_i_8
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [0]),
        .I1(\trunc_ln110_1_reg_223_reg[7]_1 [0]),
        .O(out_pix_2_fu_98_p2__0_carry_i_8_n_9));
  FDRE \out_pix_2_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__1_n_14),
        .Q(out_pix_2_reg_213[14]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__1_n_16),
        .Q(out_pix_2_reg_213[8]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__1_n_15),
        .Q(out_pix_2_reg_213[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_135_p2_carry_n_9,out_pix_fu_135_p2_carry_n_10,out_pix_fu_135_p2_carry_n_11,out_pix_fu_135_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry_i_1__0_n_9,out_pix_fu_135_p2_carry_i_2__0_n_9,out_pix_fu_135_p2_carry_i_3__0_n_9,trunc_ln110_1_reg_223[1]}),
        .O({NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED[3:1],add_ln117_fu_145_p2[1]}),
        .S({out_pix_fu_135_p2_carry_i_4__0_n_9,out_pix_fu_135_p2_carry_i_5__0_n_9,out_pix_fu_135_p2_carry_i_6__0_n_9,out_pix_fu_135_p2_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__0
       (.CI(out_pix_fu_135_p2_carry_n_9),
        .CO({out_pix_fu_135_p2_carry__0_n_9,out_pix_fu_135_p2_carry__0_n_10,out_pix_fu_135_p2_carry__0_n_11,out_pix_fu_135_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry__0_i_1__0_n_9,out_pix_fu_135_p2_carry__0_i_2__0_n_9,out_pix_fu_135_p2_carry__0_i_3__0_n_9,out_pix_fu_135_p2_carry__0_i_4__0_n_9}),
        .O({tmp_9_fu_158_p4[0],NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED[2:0]}),
        .S({out_pix_fu_135_p2_carry__0_i_5__0_n_9,out_pix_fu_135_p2_carry__0_i_6__0_n_9,out_pix_fu_135_p2_carry__0_i_7__0_n_9,out_pix_fu_135_p2_carry__0_i_8__0_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_1__0
       (.I0(trunc_ln_fu_122_p3[7]),
        .I1(trunc_ln110_1_reg_223[7]),
        .O(out_pix_fu_135_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_2__0
       (.I0(trunc_ln_fu_122_p3[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .O(out_pix_fu_135_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_3__0
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .O(out_pix_fu_135_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_4__0
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .O(out_pix_fu_135_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_5__0
       (.I0(trunc_ln_fu_122_p3[7]),
        .I1(trunc_ln110_1_reg_223[7]),
        .I2(out_pix_2_reg_213[8]),
        .I3(M01_fu_112_p3),
        .O(out_pix_fu_135_p2_carry__0_i_5__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_6__0
       (.I0(trunc_ln_fu_122_p3[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln110_1_reg_223[7]),
        .I3(trunc_ln_fu_122_p3[7]),
        .O(out_pix_fu_135_p2_carry__0_i_6__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_7__0
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln110_1_reg_223[6]),
        .I3(trunc_ln_fu_122_p3[6]),
        .O(out_pix_fu_135_p2_carry__0_i_7__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_8__0
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln110_1_reg_223[5]),
        .I3(trunc_ln_fu_122_p3[5]),
        .O(out_pix_fu_135_p2_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__1
       (.CI(out_pix_fu_135_p2_carry__0_n_9),
        .CO({out_pix_fu_135_p2_carry__1_n_9,out_pix_fu_135_p2_carry__1_n_10,out_pix_fu_135_p2_carry__1_n_11,out_pix_fu_135_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_2_reg_213[9]}),
        .O(tmp_9_fu_158_p4[4:1]),
        .S({out_pix_2_reg_213[14],out_pix_2_reg_213[14],out_pix_2_reg_213[14],out_pix_fu_135_p2_carry__1_i_1__0_n_9}));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_135_p2_carry__1_i_1__0
       (.I0(M01_fu_112_p3),
        .I1(out_pix_2_reg_213[8]),
        .I2(out_pix_2_reg_213[9]),
        .O(out_pix_fu_135_p2_carry__1_i_1__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__2
       (.CI(out_pix_fu_135_p2_carry__1_n_9),
        .CO({NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED[3:2],out_pix_fu_135_p2_carry__2_n_11,out_pix_fu_135_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_135_p2_carry__2_O_UNCONNECTED[3],tmp_9_fu_158_p4_0,tmp_9_fu_158_p4[6:5]}),
        .S({1'b0,out_pix_2_reg_213[14],out_pix_2_reg_213[14],out_pix_2_reg_213[14]}));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry_i_1__0
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .O(out_pix_fu_135_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry_i_2__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_3__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry_i_4__0
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln110_1_reg_223[4]),
        .I3(trunc_ln_fu_122_p3[4]),
        .O(out_pix_fu_135_p2_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry_i_5__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln110_1_reg_223[3]),
        .I3(trunc_ln_fu_122_p3[3]),
        .O(out_pix_fu_135_p2_carry_i_5__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_6__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_6__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_7
       (.I0(trunc_ln110_1_reg_223[1]),
        .I1(trunc_ln_fu_122_p3[1]),
        .O(out_pix_fu_135_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[0]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(trunc_ln110_1_reg_223[0]),
        .O(\trunc_ln110_1_reg_223_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[1]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[1]),
        .O(\out_pix_2_reg_213_reg[14]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[2]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[2]),
        .O(\out_pix_2_reg_213_reg[14]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[3]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[3]),
        .O(\out_pix_2_reg_213_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[4]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[4]),
        .O(\out_pix_2_reg_213_reg[14]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[4]_i_3 
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .O(\ref_tmp1_reg_775[4]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[4]_i_4 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(\ref_tmp1_reg_775[4]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ref_tmp1_reg_775[4]_i_5 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(\ref_tmp1_reg_775[4]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[4]_i_6 
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln110_1_reg_223[4]),
        .I3(trunc_ln_fu_122_p3[4]),
        .O(\ref_tmp1_reg_775[4]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[4]_i_7 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln110_1_reg_223[3]),
        .I3(trunc_ln_fu_122_p3[3]),
        .O(\ref_tmp1_reg_775[4]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ref_tmp1_reg_775[4]_i_8 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(\ref_tmp1_reg_775[4]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ref_tmp1_reg_775[4]_i_9 
       (.I0(trunc_ln110_1_reg_223[1]),
        .I1(trunc_ln_fu_122_p3[1]),
        .O(\ref_tmp1_reg_775[4]_i_9_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[5]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[5]),
        .O(\out_pix_2_reg_213_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[6]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[6]),
        .O(\out_pix_2_reg_213_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \ref_tmp1_reg_775[7]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(\ref_tmp1_reg_775_reg[0] ),
        .O(\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[7]_i_2 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[7]),
        .O(\out_pix_2_reg_213_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp1_reg_775[7]_i_3 
       (.I0(tmp_9_fu_158_p4[0]),
        .I1(tmp_9_fu_158_p4[1]),
        .I2(tmp_9_fu_158_p4[2]),
        .I3(tmp_9_fu_158_p4[3]),
        .I4(tmp_9_fu_158_p4[4]),
        .I5(tmp_9_fu_158_p4[5]),
        .O(\ref_tmp1_reg_775[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[7]_i_5 
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .O(\ref_tmp1_reg_775[7]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[7]_i_6 
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .O(\ref_tmp1_reg_775[7]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[7]_i_7 
       (.I0(trunc_ln_fu_122_p3[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln110_1_reg_223[7]),
        .I3(trunc_ln_fu_122_p3[7]),
        .O(\ref_tmp1_reg_775[7]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[7]_i_8 
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln110_1_reg_223[6]),
        .I3(trunc_ln_fu_122_p3[6]),
        .O(\ref_tmp1_reg_775[7]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[7]_i_9 
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln110_1_reg_223[5]),
        .I3(trunc_ln_fu_122_p3[5]),
        .O(\ref_tmp1_reg_775[7]_i_9_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ref_tmp1_reg_775_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ref_tmp1_reg_775_reg[4]_i_2_n_9 ,\ref_tmp1_reg_775_reg[4]_i_2_n_10 ,\ref_tmp1_reg_775_reg[4]_i_2_n_11 ,\ref_tmp1_reg_775_reg[4]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ref_tmp1_reg_775[4]_i_3_n_9 ,\ref_tmp1_reg_775[4]_i_4_n_9 ,\ref_tmp1_reg_775[4]_i_5_n_9 ,trunc_ln110_1_reg_223[1]}),
        .O({add_ln117_fu_145_p2[4:2],\NLW_ref_tmp1_reg_775_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\ref_tmp1_reg_775[4]_i_6_n_9 ,\ref_tmp1_reg_775[4]_i_7_n_9 ,\ref_tmp1_reg_775[4]_i_8_n_9 ,\ref_tmp1_reg_775[4]_i_9_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ref_tmp1_reg_775_reg[7]_i_4 
       (.CI(\ref_tmp1_reg_775_reg[4]_i_2_n_9 ),
        .CO({\NLW_ref_tmp1_reg_775_reg[7]_i_4_CO_UNCONNECTED [3:2],\ref_tmp1_reg_775_reg[7]_i_4_n_11 ,\ref_tmp1_reg_775_reg[7]_i_4_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ref_tmp1_reg_775[7]_i_5_n_9 ,\ref_tmp1_reg_775[7]_i_6_n_9 }),
        .O({\NLW_ref_tmp1_reg_775_reg[7]_i_4_O_UNCONNECTED [3],add_ln117_fu_145_p2[7:5]}),
        .S({1'b0,\ref_tmp1_reg_775[7]_i_7_n_9 ,\ref_tmp1_reg_775[7]_i_8_n_9 ,\ref_tmp1_reg_775[7]_i_9_n_9 }));
  FDRE \trunc_ln110_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_16),
        .Q(trunc_ln110_1_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_15),
        .Q(trunc_ln110_1_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_14),
        .Q(trunc_ln110_1_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_13),
        .Q(trunc_ln110_1_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_16),
        .Q(trunc_ln110_1_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_15),
        .Q(trunc_ln110_1_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_14),
        .Q(trunc_ln110_1_reg_223[6]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_13),
        .Q(trunc_ln110_1_reg_223[7]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln_fu_122_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln_fu_122_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(trunc_ln_fu_122_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(trunc_ln_fu_122_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(trunc_ln_fu_122_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(trunc_ln_fu_122_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(trunc_ln_fu_122_p3[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31
   (\ap_return_1_int_reg_reg[6] ,
    \out_pix_2_reg_213_reg[10]_0 ,
    \out_pix_2_reg_213_reg[10]_1 ,
    \out_pix_2_reg_213_reg[10]_2 ,
    \out_pix_2_reg_213_reg[10]_3 ,
    \out_pix_2_reg_213_reg[10]_4 ,
    \out_pix_2_reg_213_reg[10]_5 ,
    \out_pix_2_reg_213_reg[10]_6 ,
    ap_clk,
    Q,
    \out_pix_2_reg_213_reg[10]_7 ,
    \out_pix_2_reg_213_reg[10]_8 ,
    \out_pix_2_reg_213_reg[10]_9 ,
    \out_pix_2_reg_213_reg[10]_10 ,
    ap_return_1_int_reg,
    \GradientValuesY_reg_741_reg[0] ,
    out_pix_fu_135_p2_carry__1_0);
  output [6:0]\ap_return_1_int_reg_reg[6] ;
  output \out_pix_2_reg_213_reg[10]_0 ;
  output \out_pix_2_reg_213_reg[10]_1 ;
  output \out_pix_2_reg_213_reg[10]_2 ;
  output \out_pix_2_reg_213_reg[10]_3 ;
  output \out_pix_2_reg_213_reg[10]_4 ;
  output \out_pix_2_reg_213_reg[10]_5 ;
  output \out_pix_2_reg_213_reg[10]_6 ;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\out_pix_2_reg_213_reg[10]_7 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_8 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_9 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_10 ;
  input [6:0]ap_return_1_int_reg;
  input \GradientValuesY_reg_741_reg[0] ;
  input [7:0]out_pix_fu_135_p2_carry__1_0;

  wire \GradientValuesY_reg_741_reg[0] ;
  wire [8:7]M01_fu_112_p3;
  wire [7:0]Q;
  wire [6:0]add_ln117_fu_145_p2;
  wire ap_clk;
  wire [6:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg[3]_i_3_n_9 ;
  wire \ap_return_1_int_reg[3]_i_4_n_9 ;
  wire \ap_return_1_int_reg[3]_i_5_n_9 ;
  wire \ap_return_1_int_reg[3]_i_6_n_9 ;
  wire \ap_return_1_int_reg[3]_i_7_n_9 ;
  wire \ap_return_1_int_reg[6]_i_2_n_9 ;
  wire \ap_return_1_int_reg[6]_i_4_n_9 ;
  wire \ap_return_1_int_reg[6]_i_5_n_9 ;
  wire \ap_return_1_int_reg[6]_i_6_n_9 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_10 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_11 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_12 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_9 ;
  wire [6:0]\ap_return_1_int_reg_reg[6] ;
  wire \ap_return_1_int_reg_reg[6]_i_3_n_11 ;
  wire \ap_return_1_int_reg_reg[6]_i_3_n_12 ;
  wire out_pix_2_fu_98_p2__1_carry__0_i_10_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_11_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_12_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_13_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_14_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_15_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_16_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_17_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_18_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_19_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_1_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_2_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_3_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_4_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_5_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_6_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_7_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_8_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_9_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_n_10;
  wire out_pix_2_fu_98_p2__1_carry__0_n_11;
  wire out_pix_2_fu_98_p2__1_carry__0_n_12;
  wire out_pix_2_fu_98_p2__1_carry__0_n_13;
  wire out_pix_2_fu_98_p2__1_carry__0_n_14;
  wire out_pix_2_fu_98_p2__1_carry__0_n_15;
  wire out_pix_2_fu_98_p2__1_carry__0_n_16;
  wire out_pix_2_fu_98_p2__1_carry__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_1_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_2_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_n_12;
  wire out_pix_2_fu_98_p2__1_carry__1_n_15;
  wire out_pix_2_fu_98_p2__1_carry__1_n_16;
  wire out_pix_2_fu_98_p2__1_carry_i_10_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_11_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_12_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_13_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_14_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_1_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_2_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_3_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_4_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_5_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_6_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_7_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_8_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_9_n_9;
  wire out_pix_2_fu_98_p2__1_carry_n_10;
  wire out_pix_2_fu_98_p2__1_carry_n_11;
  wire out_pix_2_fu_98_p2__1_carry_n_12;
  wire out_pix_2_fu_98_p2__1_carry_n_13;
  wire out_pix_2_fu_98_p2__1_carry_n_14;
  wire out_pix_2_fu_98_p2__1_carry_n_15;
  wire out_pix_2_fu_98_p2__1_carry_n_16;
  wire out_pix_2_fu_98_p2__1_carry_n_9;
  wire [10:7]out_pix_2_reg_213;
  wire \out_pix_2_reg_213_reg[10]_0 ;
  wire \out_pix_2_reg_213_reg[10]_1 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_10 ;
  wire \out_pix_2_reg_213_reg[10]_2 ;
  wire \out_pix_2_reg_213_reg[10]_3 ;
  wire \out_pix_2_reg_213_reg[10]_4 ;
  wire \out_pix_2_reg_213_reg[10]_5 ;
  wire \out_pix_2_reg_213_reg[10]_6 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_7 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_8 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_9 ;
  wire out_pix_fu_135_p2_carry__0_i_1_n_9;
  wire out_pix_fu_135_p2_carry__0_i_2_n_9;
  wire out_pix_fu_135_p2_carry__0_i_3_n_9;
  wire out_pix_fu_135_p2_carry__0_i_4_n_9;
  wire out_pix_fu_135_p2_carry__0_i_5_n_9;
  wire out_pix_fu_135_p2_carry__0_i_6_n_9;
  wire out_pix_fu_135_p2_carry__0_i_7_n_9;
  wire out_pix_fu_135_p2_carry__0_i_8_n_9;
  wire out_pix_fu_135_p2_carry__0_n_10;
  wire out_pix_fu_135_p2_carry__0_n_11;
  wire out_pix_fu_135_p2_carry__0_n_12;
  wire out_pix_fu_135_p2_carry__0_n_9;
  wire [7:0]out_pix_fu_135_p2_carry__1_0;
  wire out_pix_fu_135_p2_carry__1_i_1_n_9;
  wire out_pix_fu_135_p2_carry__1_i_2_n_9;
  wire out_pix_fu_135_p2_carry__1_i_3_n_9;
  wire out_pix_fu_135_p2_carry__1_n_10;
  wire out_pix_fu_135_p2_carry__1_n_11;
  wire out_pix_fu_135_p2_carry__1_n_12;
  wire out_pix_fu_135_p2_carry__1_n_9;
  wire out_pix_fu_135_p2_carry__2_n_10;
  wire out_pix_fu_135_p2_carry__2_n_11;
  wire out_pix_fu_135_p2_carry__2_n_12;
  wire out_pix_fu_135_p2_carry_i_1_n_9;
  wire out_pix_fu_135_p2_carry_i_2_n_9;
  wire out_pix_fu_135_p2_carry_i_3_n_9;
  wire out_pix_fu_135_p2_carry_i_4_n_9;
  wire out_pix_fu_135_p2_carry_i_5_n_9;
  wire out_pix_fu_135_p2_carry_i_6_n_9;
  wire out_pix_fu_135_p2_carry_n_10;
  wire out_pix_fu_135_p2_carry_n_11;
  wire out_pix_fu_135_p2_carry_n_12;
  wire out_pix_fu_135_p2_carry_n_9;
  wire [6:0]tmp_9_fu_158_p4;
  wire [7:7]tmp_9_fu_158_p4_0;
  wire [6:0]trunc_ln110_1_reg_223;
  wire \trunc_ln110_1_reg_223[0]_i_1_n_9 ;
  wire [6:1]trunc_ln_fu_122_p3;
  wire [0:0]\NLW_ap_return_1_int_reg_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_return_1_int_reg_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_return_1_int_reg_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:1]NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[0]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[0]),
        .I4(ap_return_1_int_reg[0]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [0]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[1]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[1]),
        .I4(ap_return_1_int_reg[1]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [1]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[2]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[2]),
        .I4(ap_return_1_int_reg[2]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [2]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[3]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[3]),
        .I4(ap_return_1_int_reg[3]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [3]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[4]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[4]),
        .I4(ap_return_1_int_reg[4]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [4]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[5]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[5]),
        .I4(ap_return_1_int_reg[5]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [5]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[6]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[6]),
        .I4(ap_return_1_int_reg[6]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [6]));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[0]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[0]),
        .O(\out_pix_2_reg_213_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[1]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[1]),
        .O(\out_pix_2_reg_213_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[2]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[2]),
        .O(\out_pix_2_reg_213_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[3]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[3]),
        .O(\out_pix_2_reg_213_reg[10]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_1_int_reg[3]_i_3 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(out_pix_fu_135_p2_carry__1_0[2]),
        .I2(trunc_ln110_1_reg_223[2]),
        .O(\ap_return_1_int_reg[3]_i_3_n_9 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[3]_i_4 
       (.I0(out_pix_fu_135_p2_carry__1_0[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln_fu_122_p3[3]),
        .I3(out_pix_fu_135_p2_carry_i_1_n_9),
        .O(\ap_return_1_int_reg[3]_i_4_n_9 ));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \ap_return_1_int_reg[3]_i_5 
       (.I0(out_pix_fu_135_p2_carry__1_0[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln_fu_122_p3[2]),
        .I3(trunc_ln110_1_reg_223[1]),
        .I4(out_pix_fu_135_p2_carry__1_0[1]),
        .O(\ap_return_1_int_reg[3]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_1_int_reg[3]_i_6 
       (.I0(out_pix_fu_135_p2_carry__1_0[1]),
        .I1(trunc_ln110_1_reg_223[1]),
        .I2(trunc_ln_fu_122_p3[1]),
        .O(\ap_return_1_int_reg[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_1_int_reg[3]_i_7 
       (.I0(trunc_ln110_1_reg_223[0]),
        .I1(out_pix_fu_135_p2_carry__1_0[0]),
        .O(\ap_return_1_int_reg[3]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[4]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[4]),
        .O(\out_pix_2_reg_213_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[5]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[5]),
        .O(\out_pix_2_reg_213_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[6]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[6]),
        .O(\out_pix_2_reg_213_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_1_int_reg[6]_i_2 
       (.I0(tmp_9_fu_158_p4[0]),
        .I1(tmp_9_fu_158_p4[1]),
        .I2(tmp_9_fu_158_p4[2]),
        .I3(tmp_9_fu_158_p4[3]),
        .I4(tmp_9_fu_158_p4[4]),
        .I5(tmp_9_fu_158_p4[5]),
        .O(\ap_return_1_int_reg[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[6]_i_4 
       (.I0(out_pix_fu_135_p2_carry__0_i_2_n_9),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(out_pix_fu_135_p2_carry__1_0[6]),
        .I3(trunc_ln_fu_122_p3[6]),
        .O(\ap_return_1_int_reg[6]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[6]_i_5 
       (.I0(out_pix_fu_135_p2_carry__0_i_3_n_9),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(out_pix_fu_135_p2_carry__1_0[5]),
        .I3(trunc_ln_fu_122_p3[5]),
        .O(\ap_return_1_int_reg[6]_i_5_n_9 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[6]_i_6 
       (.I0(out_pix_fu_135_p2_carry__1_0[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln_fu_122_p3[4]),
        .I3(out_pix_fu_135_p2_carry__0_i_4_n_9),
        .O(\ap_return_1_int_reg[6]_i_6_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_1_int_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ap_return_1_int_reg_reg[3]_i_2_n_9 ,\ap_return_1_int_reg_reg[3]_i_2_n_10 ,\ap_return_1_int_reg_reg[3]_i_2_n_11 ,\ap_return_1_int_reg_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry_i_1_n_9,\ap_return_1_int_reg[3]_i_3_n_9 ,trunc_ln_fu_122_p3[1],trunc_ln110_1_reg_223[0]}),
        .O({add_ln117_fu_145_p2[3:1],\NLW_ap_return_1_int_reg_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\ap_return_1_int_reg[3]_i_4_n_9 ,\ap_return_1_int_reg[3]_i_5_n_9 ,\ap_return_1_int_reg[3]_i_6_n_9 ,\ap_return_1_int_reg[3]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_1_int_reg_reg[6]_i_3 
       (.CI(\ap_return_1_int_reg_reg[3]_i_2_n_9 ),
        .CO({\NLW_ap_return_1_int_reg_reg[6]_i_3_CO_UNCONNECTED [3:2],\ap_return_1_int_reg_reg[6]_i_3_n_11 ,\ap_return_1_int_reg_reg[6]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_fu_135_p2_carry__0_i_3_n_9,out_pix_fu_135_p2_carry__0_i_4_n_9}),
        .O({\NLW_ap_return_1_int_reg_reg[6]_i_3_O_UNCONNECTED [3],add_ln117_fu_145_p2[6:4]}),
        .S({1'b0,\ap_return_1_int_reg[6]_i_4_n_9 ,\ap_return_1_int_reg[6]_i_5_n_9 ,\ap_return_1_int_reg[6]_i_6_n_9 }));
  FDRE \b1_val_read_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(M01_fu_112_p3[7]),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(M01_fu_112_p3[8]),
        .R(1'b0));
  CARRY4 out_pix_2_fu_98_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_98_p2__1_carry_n_9,out_pix_2_fu_98_p2__1_carry_n_10,out_pix_2_fu_98_p2__1_carry_n_11,out_pix_2_fu_98_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry_i_1_n_9,out_pix_2_fu_98_p2__1_carry_i_2_n_9,out_pix_2_fu_98_p2__1_carry_i_3_n_9,1'b0}),
        .O({out_pix_2_fu_98_p2__1_carry_n_13,out_pix_2_fu_98_p2__1_carry_n_14,out_pix_2_fu_98_p2__1_carry_n_15,out_pix_2_fu_98_p2__1_carry_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry_i_4_n_9,out_pix_2_fu_98_p2__1_carry_i_5_n_9,out_pix_2_fu_98_p2__1_carry_i_6_n_9,out_pix_2_fu_98_p2__1_carry_i_7_n_9}));
  CARRY4 out_pix_2_fu_98_p2__1_carry__0
       (.CI(out_pix_2_fu_98_p2__1_carry_n_9),
        .CO({out_pix_2_fu_98_p2__1_carry__0_n_9,out_pix_2_fu_98_p2__1_carry__0_n_10,out_pix_2_fu_98_p2__1_carry__0_n_11,out_pix_2_fu_98_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry__0_i_1_n_9,out_pix_2_fu_98_p2__1_carry__0_i_2_n_9,out_pix_2_fu_98_p2__1_carry__0_i_3_n_9,out_pix_2_fu_98_p2__1_carry__0_i_4_n_9}),
        .O({out_pix_2_fu_98_p2__1_carry__0_n_13,out_pix_2_fu_98_p2__1_carry__0_n_14,out_pix_2_fu_98_p2__1_carry__0_n_15,out_pix_2_fu_98_p2__1_carry__0_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry__0_i_5_n_9,out_pix_2_fu_98_p2__1_carry__0_i_6_n_9,out_pix_2_fu_98_p2__1_carry__0_i_7_n_9,out_pix_2_fu_98_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_1
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [4]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_10_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_10
       (.I0(\out_pix_2_reg_213_reg[10]_8 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_10_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_11
       (.I0(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [4]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_12
       (.I0(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_13
       (.I0(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [3]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_14
       (.I0(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_15
       (.I0(\out_pix_2_reg_213_reg[10]_10 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [6]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_15_n_9));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_16
       (.I0(\out_pix_2_reg_213_reg[10]_10 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_17
       (.I0(\out_pix_2_reg_213_reg[10]_10 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_18
       (.I0(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_18_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_19
       (.I0(\out_pix_2_reg_213_reg[10]_9 [7]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_19_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_2
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_12_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_3
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_14_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_2_fu_98_p2__1_carry__0_i_4
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_9_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_10 [1]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_2_fu_98_p2__1_carry__0_i_5
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_8 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_9 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_10 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [7]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_15_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_6
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_2_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_10_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_16_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_7
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_3_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_12_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_17_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_8
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_4_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_14_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_18_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_9
       (.I0(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [5]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9));
  CARRY4 out_pix_2_fu_98_p2__1_carry__1
       (.CI(out_pix_2_fu_98_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_2_fu_98_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_2_fu_98_p2__1_carry__1_n_15,out_pix_2_fu_98_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_2_fu_98_p2__1_carry__1_i_1_n_9}));
  LUT6 #(
    .INIT(64'h080E0E8F0E8F8FEF)) 
    out_pix_2_fu_98_p2__1_carry__1_i_1
       (.I0(out_pix_2_fu_98_p2__1_carry__1_i_2_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_10 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_9 [7]),
        .I5(\out_pix_2_reg_213_reg[10]_8 [7]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry__1_i_2
       (.I0(\out_pix_2_reg_213_reg[10]_10 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_2_fu_98_p2__1_carry_i_1
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_9_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_98_p2__1_carry_i_10
       (.I0(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_11
       (.I0(\out_pix_2_reg_213_reg[10]_9 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [0]),
        .O(out_pix_2_fu_98_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_2_fu_98_p2__1_carry_i_12
       (.I0(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_13
       (.I0(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry_i_14
       (.I0(\out_pix_2_reg_213_reg[10]_10 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h0909099F099F9F9F)) 
    out_pix_2_fu_98_p2__1_carry_i_2
       (.I0(\out_pix_2_reg_213_reg[10]_9 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I2(out_pix_2_fu_98_p2__1_carry_i_10_n_9),
        .I3(\out_pix_2_reg_213_reg[10]_10 [0]),
        .I4(\out_pix_2_reg_213_reg[10]_9 [1]),
        .I5(\out_pix_2_reg_213_reg[10]_8 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF4D4D00)) 
    out_pix_2_fu_98_p2__1_carry_i_3
       (.I0(\out_pix_2_reg_213_reg[10]_9 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_7 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_2_fu_98_p2__1_carry_i_4
       (.I0(out_pix_2_fu_98_p2__1_carry_i_9_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_12_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_9 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_7 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_13_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_2_fu_98_p2__1_carry_i_5
       (.I0(out_pix_2_fu_98_p2__1_carry_i_2_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_8_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_2_fu_98_p2__1_carry_i_6
       (.I0(out_pix_2_fu_98_p2__1_carry_i_3_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_14_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_6_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    out_pix_2_fu_98_p2__1_carry_i_7
       (.I0(\out_pix_2_reg_213_reg[10]_9 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_7 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_2_fu_98_p2__1_carry_i_8
       (.I0(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I5(\out_pix_2_reg_213_reg[10]_9 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry_i_9
       (.I0(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_9_n_9));
  FDRE \out_pix_2_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_15),
        .Q(out_pix_2_reg_213[10]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_14),
        .Q(out_pix_2_reg_213[7]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_13),
        .Q(out_pix_2_reg_213[8]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_16),
        .Q(out_pix_2_reg_213[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_135_p2_carry_n_9,out_pix_fu_135_p2_carry_n_10,out_pix_fu_135_p2_carry_n_11,out_pix_fu_135_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry_i_1_n_9,out_pix_fu_135_p2_carry_i_2_n_9,trunc_ln_fu_122_p3[1],trunc_ln110_1_reg_223[0]}),
        .O({NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED[3:1],add_ln117_fu_145_p2[0]}),
        .S({out_pix_fu_135_p2_carry_i_3_n_9,out_pix_fu_135_p2_carry_i_4_n_9,out_pix_fu_135_p2_carry_i_5_n_9,out_pix_fu_135_p2_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__0
       (.CI(out_pix_fu_135_p2_carry_n_9),
        .CO({out_pix_fu_135_p2_carry__0_n_9,out_pix_fu_135_p2_carry__0_n_10,out_pix_fu_135_p2_carry__0_n_11,out_pix_fu_135_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry__0_i_1_n_9,out_pix_fu_135_p2_carry__0_i_2_n_9,out_pix_fu_135_p2_carry__0_i_3_n_9,out_pix_fu_135_p2_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_135_p2_carry__0_i_5_n_9,out_pix_fu_135_p2_carry__0_i_6_n_9,out_pix_fu_135_p2_carry__0_i_7_n_9,out_pix_fu_135_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_1
       (.I0(out_pix_fu_135_p2_carry__1_0[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln_fu_122_p3[6]),
        .O(out_pix_fu_135_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_2
       (.I0(out_pix_fu_135_p2_carry__1_0[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln_fu_122_p3[5]),
        .O(out_pix_fu_135_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_3
       (.I0(out_pix_fu_135_p2_carry__1_0[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln_fu_122_p3[4]),
        .O(out_pix_fu_135_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_4
       (.I0(out_pix_fu_135_p2_carry__1_0[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln_fu_122_p3[3]),
        .O(out_pix_fu_135_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_5
       (.I0(out_pix_fu_135_p2_carry__0_i_1_n_9),
        .I1(out_pix_2_reg_213[7]),
        .I2(out_pix_fu_135_p2_carry__1_0[7]),
        .I3(M01_fu_112_p3[7]),
        .O(out_pix_fu_135_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_6
       (.I0(out_pix_fu_135_p2_carry__1_0[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln_fu_122_p3[6]),
        .I3(out_pix_fu_135_p2_carry__0_i_2_n_9),
        .O(out_pix_fu_135_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_7
       (.I0(out_pix_fu_135_p2_carry__1_0[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln_fu_122_p3[5]),
        .I3(out_pix_fu_135_p2_carry__0_i_3_n_9),
        .O(out_pix_fu_135_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_8
       (.I0(out_pix_fu_135_p2_carry__0_i_4_n_9),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(out_pix_fu_135_p2_carry__1_0[4]),
        .I3(trunc_ln_fu_122_p3[4]),
        .O(out_pix_fu_135_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__1
       (.CI(out_pix_fu_135_p2_carry__0_n_9),
        .CO({out_pix_fu_135_p2_carry__1_n_9,out_pix_fu_135_p2_carry__1_n_10,out_pix_fu_135_p2_carry__1_n_11,out_pix_fu_135_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_reg_213[9],out_pix_fu_135_p2_carry__1_i_1_n_9}),
        .O(tmp_9_fu_158_p4[3:0]),
        .S({out_pix_2_reg_213[10],out_pix_2_reg_213[10],out_pix_fu_135_p2_carry__1_i_2_n_9,out_pix_fu_135_p2_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__1_i_1
       (.I0(out_pix_fu_135_p2_carry__1_0[7]),
        .I1(out_pix_2_reg_213[7]),
        .I2(M01_fu_112_p3[7]),
        .O(out_pix_fu_135_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_135_p2_carry__1_i_2
       (.I0(M01_fu_112_p3[8]),
        .I1(out_pix_2_reg_213[8]),
        .I2(out_pix_2_reg_213[9]),
        .O(out_pix_fu_135_p2_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_135_p2_carry__1_i_3
       (.I0(M01_fu_112_p3[7]),
        .I1(out_pix_2_reg_213[7]),
        .I2(out_pix_fu_135_p2_carry__1_0[7]),
        .I3(out_pix_2_reg_213[8]),
        .I4(M01_fu_112_p3[8]),
        .O(out_pix_fu_135_p2_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__2
       (.CI(out_pix_fu_135_p2_carry__1_n_9),
        .CO({NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED[3],out_pix_fu_135_p2_carry__2_n_10,out_pix_fu_135_p2_carry__2_n_11,out_pix_fu_135_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_9_fu_158_p4_0,tmp_9_fu_158_p4[6:4]}),
        .S({out_pix_2_reg_213[10],out_pix_2_reg_213[10],out_pix_2_reg_213[10],out_pix_2_reg_213[10]}));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry_i_1
       (.I0(out_pix_fu_135_p2_carry__1_0[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln_fu_122_p3[2]),
        .O(out_pix_fu_135_p2_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2_carry_i_2
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(out_pix_fu_135_p2_carry__1_0[2]),
        .I2(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry_i_3
       (.I0(out_pix_fu_135_p2_carry_i_1_n_9),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(out_pix_fu_135_p2_carry__1_0[3]),
        .I3(trunc_ln_fu_122_p3[3]),
        .O(out_pix_fu_135_p2_carry_i_3_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_135_p2_carry_i_4
       (.I0(trunc_ln110_1_reg_223[2]),
        .I1(out_pix_fu_135_p2_carry__1_0[2]),
        .I2(trunc_ln_fu_122_p3[2]),
        .I3(trunc_ln110_1_reg_223[1]),
        .I4(out_pix_fu_135_p2_carry__1_0[1]),
        .O(out_pix_fu_135_p2_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2_carry_i_5
       (.I0(out_pix_fu_135_p2_carry__1_0[1]),
        .I1(trunc_ln110_1_reg_223[1]),
        .I2(trunc_ln_fu_122_p3[1]),
        .O(out_pix_fu_135_p2_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_6
       (.I0(trunc_ln110_1_reg_223[0]),
        .I1(out_pix_fu_135_p2_carry__1_0[0]),
        .O(out_pix_fu_135_p2_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln110_1_reg_223[0]_i_1 
       (.I0(\out_pix_2_reg_213_reg[10]_7 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_9 [0]),
        .O(\trunc_ln110_1_reg_223[0]_i_1_n_9 ));
  FDRE \trunc_ln110_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln110_1_reg_223[0]_i_1_n_9 ),
        .Q(trunc_ln110_1_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_16),
        .Q(trunc_ln110_1_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_15),
        .Q(trunc_ln110_1_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_14),
        .Q(trunc_ln110_1_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_13),
        .Q(trunc_ln110_1_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_16),
        .Q(trunc_ln110_1_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_15),
        .Q(trunc_ln110_1_reg_223[6]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln_fu_122_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln_fu_122_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(trunc_ln_fu_122_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(trunc_ln_fu_122_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(trunc_ln_fu_122_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(trunc_ln_fu_122_p3[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32
   (\ap_return_1_int_reg_reg[7] ,
    \trunc_ln110_1_reg_223_reg[0]_0 ,
    ap_clk,
    \out_pix_2_reg_213_reg[10]_0 ,
    \out_pix_2_reg_213_reg[10]_1 ,
    \out_pix_2_reg_213_reg[10]_2 ,
    \out_pix_2_reg_213_reg[10]_3 ,
    ap_return_1_int_reg,
    \GradientValuesY_reg_741_reg[7] ,
    Q,
    \b1_val_read_reg_208_reg[7]_0 );
  output [0:0]\ap_return_1_int_reg_reg[7] ;
  output \trunc_ln110_1_reg_223_reg[0]_0 ;
  input ap_clk;
  input [7:0]\out_pix_2_reg_213_reg[10]_0 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_1 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_2 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_3 ;
  input [0:0]ap_return_1_int_reg;
  input \GradientValuesY_reg_741_reg[7] ;
  input [7:0]Q;
  input [7:0]\b1_val_read_reg_208_reg[7]_0 ;

  wire \GradientValuesY_reg_741_reg[7] ;
  wire [7:0]Q;
  wire ap_clk;
  wire [0:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg[7]_i_3_n_9 ;
  wire [0:0]\ap_return_1_int_reg_reg[7] ;
  wire [7:0]\b1_val_read_reg_208_reg[7]_0 ;
  wire \b1_val_read_reg_208_reg_n_9_[0] ;
  wire \b1_val_read_reg_208_reg_n_9_[1] ;
  wire \b1_val_read_reg_208_reg_n_9_[2] ;
  wire \b1_val_read_reg_208_reg_n_9_[3] ;
  wire \b1_val_read_reg_208_reg_n_9_[4] ;
  wire \b1_val_read_reg_208_reg_n_9_[5] ;
  wire \b1_val_read_reg_208_reg_n_9_[6] ;
  wire \b1_val_read_reg_208_reg_n_9_[7] ;
  wire out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_n_10;
  wire out_pix_2_fu_98_p2__1_carry__0_n_11;
  wire out_pix_2_fu_98_p2__1_carry__0_n_12;
  wire out_pix_2_fu_98_p2__1_carry__0_n_13;
  wire out_pix_2_fu_98_p2__1_carry__0_n_14;
  wire out_pix_2_fu_98_p2__1_carry__0_n_15;
  wire out_pix_2_fu_98_p2__1_carry__0_n_16;
  wire out_pix_2_fu_98_p2__1_carry__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_n_12;
  wire out_pix_2_fu_98_p2__1_carry__1_n_15;
  wire out_pix_2_fu_98_p2__1_carry__1_n_16;
  wire out_pix_2_fu_98_p2__1_carry_i_10__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_11__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_12__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_13__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_14__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_1__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_2__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_3__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_4__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_5__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_6__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_7__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_8__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_9__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_n_10;
  wire out_pix_2_fu_98_p2__1_carry_n_11;
  wire out_pix_2_fu_98_p2__1_carry_n_12;
  wire out_pix_2_fu_98_p2__1_carry_n_13;
  wire out_pix_2_fu_98_p2__1_carry_n_14;
  wire out_pix_2_fu_98_p2__1_carry_n_15;
  wire out_pix_2_fu_98_p2__1_carry_n_16;
  wire out_pix_2_fu_98_p2__1_carry_n_9;
  wire [7:0]\out_pix_2_reg_213_reg[10]_0 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_1 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_2 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_3 ;
  wire \out_pix_2_reg_213_reg_n_9_[10] ;
  wire \out_pix_2_reg_213_reg_n_9_[1] ;
  wire \out_pix_2_reg_213_reg_n_9_[2] ;
  wire \out_pix_2_reg_213_reg_n_9_[3] ;
  wire \out_pix_2_reg_213_reg_n_9_[4] ;
  wire \out_pix_2_reg_213_reg_n_9_[5] ;
  wire \out_pix_2_reg_213_reg_n_9_[6] ;
  wire \out_pix_2_reg_213_reg_n_9_[7] ;
  wire \out_pix_2_reg_213_reg_n_9_[8] ;
  wire \out_pix_2_reg_213_reg_n_9_[9] ;
  wire out_pix_fu_135_p2__1_carry__0_i_1_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_2_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_3_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_4_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_5_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_6_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_7_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_8_n_9;
  wire out_pix_fu_135_p2__1_carry__0_n_10;
  wire out_pix_fu_135_p2__1_carry__0_n_11;
  wire out_pix_fu_135_p2__1_carry__0_n_12;
  wire out_pix_fu_135_p2__1_carry__0_n_9;
  wire out_pix_fu_135_p2__1_carry__1_i_1_n_9;
  wire out_pix_fu_135_p2__1_carry__1_i_2_n_9;
  wire out_pix_fu_135_p2__1_carry__1_i_3_n_9;
  wire out_pix_fu_135_p2__1_carry__1_n_10;
  wire out_pix_fu_135_p2__1_carry__1_n_11;
  wire out_pix_fu_135_p2__1_carry__1_n_12;
  wire out_pix_fu_135_p2__1_carry__1_n_9;
  wire out_pix_fu_135_p2__1_carry__2_n_10;
  wire out_pix_fu_135_p2__1_carry__2_n_11;
  wire out_pix_fu_135_p2__1_carry__2_n_12;
  wire out_pix_fu_135_p2__1_carry_i_1_n_9;
  wire out_pix_fu_135_p2__1_carry_i_2_n_9;
  wire out_pix_fu_135_p2__1_carry_i_3_n_9;
  wire out_pix_fu_135_p2__1_carry_i_4_n_9;
  wire out_pix_fu_135_p2__1_carry_i_5_n_9;
  wire out_pix_fu_135_p2__1_carry_i_6_n_9;
  wire out_pix_fu_135_p2__1_carry_n_10;
  wire out_pix_fu_135_p2__1_carry_n_11;
  wire out_pix_fu_135_p2__1_carry_n_12;
  wire out_pix_fu_135_p2__1_carry_n_9;
  wire [7:7]tmp_9_fu_158_p4;
  wire [6:0]tmp_9_fu_158_p4__0;
  wire \trunc_ln110_1_reg_223[0]_i_1__0_n_9 ;
  wire \trunc_ln110_1_reg_223_reg[0]_0 ;
  wire \trunc_ln110_1_reg_223_reg_n_9_[0] ;
  wire [3:1]NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_135_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_135_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_135_p2__1_carry__2_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \GradientValuesY_reg_741[7]_i_1 
       (.I0(\trunc_ln110_1_reg_223_reg[0]_0 ),
        .I1(ap_return_1_int_reg),
        .I2(\GradientValuesY_reg_741_reg[7] ),
        .O(\ap_return_1_int_reg_reg[7] ));
  LUT5 #(
    .INIT(32'h0F0F0F06)) 
    \ap_return_1_int_reg[7]_i_2 
       (.I0(\trunc_ln110_1_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .I2(tmp_9_fu_158_p4),
        .I3(\ap_return_1_int_reg[7]_i_3_n_9 ),
        .I4(tmp_9_fu_158_p4__0[6]),
        .O(\trunc_ln110_1_reg_223_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_1_int_reg[7]_i_3 
       (.I0(tmp_9_fu_158_p4__0[0]),
        .I1(tmp_9_fu_158_p4__0[1]),
        .I2(tmp_9_fu_158_p4__0[2]),
        .I3(tmp_9_fu_158_p4__0[3]),
        .I4(tmp_9_fu_158_p4__0[4]),
        .I5(tmp_9_fu_158_p4__0[5]),
        .O(\ap_return_1_int_reg[7]_i_3_n_9 ));
  FDRE \b1_val_read_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [0]),
        .Q(\b1_val_read_reg_208_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [1]),
        .Q(\b1_val_read_reg_208_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [2]),
        .Q(\b1_val_read_reg_208_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [3]),
        .Q(\b1_val_read_reg_208_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [4]),
        .Q(\b1_val_read_reg_208_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [5]),
        .Q(\b1_val_read_reg_208_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [6]),
        .Q(\b1_val_read_reg_208_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [7]),
        .Q(\b1_val_read_reg_208_reg_n_9_[7] ),
        .R(1'b0));
  CARRY4 out_pix_2_fu_98_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_98_p2__1_carry_n_9,out_pix_2_fu_98_p2__1_carry_n_10,out_pix_2_fu_98_p2__1_carry_n_11,out_pix_2_fu_98_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry_i_1__0_n_9,out_pix_2_fu_98_p2__1_carry_i_2__0_n_9,out_pix_2_fu_98_p2__1_carry_i_3__0_n_9,1'b0}),
        .O({out_pix_2_fu_98_p2__1_carry_n_13,out_pix_2_fu_98_p2__1_carry_n_14,out_pix_2_fu_98_p2__1_carry_n_15,out_pix_2_fu_98_p2__1_carry_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry_i_4__0_n_9,out_pix_2_fu_98_p2__1_carry_i_5__0_n_9,out_pix_2_fu_98_p2__1_carry_i_6__0_n_9,out_pix_2_fu_98_p2__1_carry_i_7__0_n_9}));
  CARRY4 out_pix_2_fu_98_p2__1_carry__0
       (.CI(out_pix_2_fu_98_p2__1_carry_n_9),
        .CO({out_pix_2_fu_98_p2__1_carry__0_n_9,out_pix_2_fu_98_p2__1_carry__0_n_10,out_pix_2_fu_98_p2__1_carry__0_n_11,out_pix_2_fu_98_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9}),
        .O({out_pix_2_fu_98_p2__1_carry__0_n_13,out_pix_2_fu_98_p2__1_carry__0_n_14,out_pix_2_fu_98_p2__1_carry__0_n_15,out_pix_2_fu_98_p2__1_carry__0_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9}));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_10__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_11__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [4]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_12__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_13__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [3]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_14__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_15__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [6]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_16__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_17__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_18__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_19__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [7]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_1__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [4]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_2__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_3__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_2_fu_98_p2__1_carry__0_i_4__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_3 [1]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_2_fu_98_p2__1_carry__0_i_5__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_1 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_2 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_3 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [7]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_6__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_7__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_8__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_9__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [5]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9));
  CARRY4 out_pix_2_fu_98_p2__1_carry__1
       (.CI(out_pix_2_fu_98_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_2_fu_98_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_2_fu_98_p2__1_carry__1_n_15,out_pix_2_fu_98_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9}));
  LUT6 #(
    .INIT(64'h080E0E8F0E8F8FEF)) 
    out_pix_2_fu_98_p2__1_carry__1_i_1__0
       (.I0(out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_3 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_2 [7]),
        .I5(\out_pix_2_reg_213_reg[10]_1 [7]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry__1_i_2__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_98_p2__1_carry_i_10__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_10__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_11__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [0]),
        .O(out_pix_2_fu_98_p2__1_carry_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_2_fu_98_p2__1_carry_i_12__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_13__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry_i_14__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_14__0_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_2_fu_98_p2__1_carry_i_1__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h0909099F099F9F9F)) 
    out_pix_2_fu_98_p2__1_carry_i_2__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I2(out_pix_2_fu_98_p2__1_carry_i_10__0_n_9),
        .I3(\out_pix_2_reg_213_reg[10]_3 [0]),
        .I4(\out_pix_2_reg_213_reg[10]_2 [1]),
        .I5(\out_pix_2_reg_213_reg[10]_1 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'hFF4D4D00)) 
    out_pix_2_fu_98_p2__1_carry_i_3__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_0 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_2_fu_98_p2__1_carry_i_4__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_12__0_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_2 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_0 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_13__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_2_fu_98_p2__1_carry_i_5__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_2__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_2_fu_98_p2__1_carry_i_6__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_3__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_14__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    out_pix_2_fu_98_p2__1_carry_i_7__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_0 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_2_fu_98_p2__1_carry_i_8__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I5(\out_pix_2_reg_213_reg[10]_2 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry_i_9__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9));
  FDRE \out_pix_2_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_15),
        .Q(\out_pix_2_reg_213_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_16),
        .Q(\out_pix_2_reg_213_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_15),
        .Q(\out_pix_2_reg_213_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_14),
        .Q(\out_pix_2_reg_213_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_13),
        .Q(\out_pix_2_reg_213_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_16),
        .Q(\out_pix_2_reg_213_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_15),
        .Q(\out_pix_2_reg_213_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_14),
        .Q(\out_pix_2_reg_213_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_13),
        .Q(\out_pix_2_reg_213_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_16),
        .Q(\out_pix_2_reg_213_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_fu_135_p2__1_carry_n_9,out_pix_fu_135_p2__1_carry_n_10,out_pix_fu_135_p2__1_carry_n_11,out_pix_fu_135_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2__1_carry_i_1_n_9,out_pix_fu_135_p2__1_carry_i_2_n_9,\b1_val_read_reg_208_reg_n_9_[0] ,\trunc_ln110_1_reg_223_reg_n_9_[0] }),
        .O(NLW_out_pix_fu_135_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_135_p2__1_carry_i_3_n_9,out_pix_fu_135_p2__1_carry_i_4_n_9,out_pix_fu_135_p2__1_carry_i_5_n_9,out_pix_fu_135_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry__0
       (.CI(out_pix_fu_135_p2__1_carry_n_9),
        .CO({out_pix_fu_135_p2__1_carry__0_n_9,out_pix_fu_135_p2__1_carry__0_n_10,out_pix_fu_135_p2__1_carry__0_n_11,out_pix_fu_135_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2__1_carry__0_i_1_n_9,out_pix_fu_135_p2__1_carry__0_i_2_n_9,out_pix_fu_135_p2__1_carry__0_i_3_n_9,out_pix_fu_135_p2__1_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_135_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_135_p2__1_carry__0_i_5_n_9,out_pix_fu_135_p2__1_carry__0_i_6_n_9,out_pix_fu_135_p2__1_carry__0_i_7_n_9,out_pix_fu_135_p2__1_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_1
       (.I0(Q[6]),
        .I1(\out_pix_2_reg_213_reg_n_9_[6] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[5] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_2
       (.I0(Q[5]),
        .I1(\out_pix_2_reg_213_reg_n_9_[5] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[4] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_3
       (.I0(Q[4]),
        .I1(\out_pix_2_reg_213_reg_n_9_[4] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[3] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_4
       (.I0(Q[3]),
        .I1(\out_pix_2_reg_213_reg_n_9_[3] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[2] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_5
       (.I0(out_pix_fu_135_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_213_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\b1_val_read_reg_208_reg_n_9_[6] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_6
       (.I0(Q[6]),
        .I1(\out_pix_2_reg_213_reg_n_9_[6] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[5] ),
        .I3(out_pix_fu_135_p2__1_carry__0_i_2_n_9),
        .O(out_pix_fu_135_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_7
       (.I0(Q[5]),
        .I1(\out_pix_2_reg_213_reg_n_9_[5] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[4] ),
        .I3(out_pix_fu_135_p2__1_carry__0_i_3_n_9),
        .O(out_pix_fu_135_p2__1_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_8
       (.I0(Q[4]),
        .I1(\out_pix_2_reg_213_reg_n_9_[4] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[3] ),
        .I3(out_pix_fu_135_p2__1_carry__0_i_4_n_9),
        .O(out_pix_fu_135_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry__1
       (.CI(out_pix_fu_135_p2__1_carry__0_n_9),
        .CO({out_pix_fu_135_p2__1_carry__1_n_9,out_pix_fu_135_p2__1_carry__1_n_10,out_pix_fu_135_p2__1_carry__1_n_11,out_pix_fu_135_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\out_pix_2_reg_213_reg_n_9_[9] ,out_pix_fu_135_p2__1_carry__1_i_1_n_9}),
        .O(tmp_9_fu_158_p4__0[3:0]),
        .S({\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] ,out_pix_fu_135_p2__1_carry__1_i_2_n_9,out_pix_fu_135_p2__1_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__1_i_1
       (.I0(Q[7]),
        .I1(\out_pix_2_reg_213_reg_n_9_[7] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[6] ),
        .O(out_pix_fu_135_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_135_p2__1_carry__1_i_2
       (.I0(\b1_val_read_reg_208_reg_n_9_[7] ),
        .I1(\out_pix_2_reg_213_reg_n_9_[8] ),
        .I2(\out_pix_2_reg_213_reg_n_9_[9] ),
        .O(out_pix_fu_135_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_135_p2__1_carry__1_i_3
       (.I0(\b1_val_read_reg_208_reg_n_9_[6] ),
        .I1(\out_pix_2_reg_213_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\out_pix_2_reg_213_reg_n_9_[8] ),
        .I4(\b1_val_read_reg_208_reg_n_9_[7] ),
        .O(out_pix_fu_135_p2__1_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry__2
       (.CI(out_pix_fu_135_p2__1_carry__1_n_9),
        .CO({NLW_out_pix_fu_135_p2__1_carry__2_CO_UNCONNECTED[3],out_pix_fu_135_p2__1_carry__2_n_10,out_pix_fu_135_p2__1_carry__2_n_11,out_pix_fu_135_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_9_fu_158_p4,tmp_9_fu_158_p4__0[6:4]}),
        .S({\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] }));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry_i_1
       (.I0(Q[2]),
        .I1(\out_pix_2_reg_213_reg_n_9_[2] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[1] ),
        .O(out_pix_fu_135_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2__1_carry_i_2
       (.I0(\b1_val_read_reg_208_reg_n_9_[1] ),
        .I1(Q[2]),
        .I2(\out_pix_2_reg_213_reg_n_9_[2] ),
        .O(out_pix_fu_135_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry_i_3
       (.I0(Q[3]),
        .I1(\out_pix_2_reg_213_reg_n_9_[3] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[2] ),
        .I3(out_pix_fu_135_p2__1_carry_i_1_n_9),
        .O(out_pix_fu_135_p2__1_carry_i_3_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_135_p2__1_carry_i_4
       (.I0(Q[2]),
        .I1(\out_pix_2_reg_213_reg_n_9_[2] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[1] ),
        .I3(\out_pix_2_reg_213_reg_n_9_[1] ),
        .I4(Q[1]),
        .O(out_pix_fu_135_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2__1_carry_i_5
       (.I0(Q[1]),
        .I1(\out_pix_2_reg_213_reg_n_9_[1] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[0] ),
        .O(out_pix_fu_135_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2__1_carry_i_6
       (.I0(\trunc_ln110_1_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .O(out_pix_fu_135_p2__1_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln110_1_reg_223[0]_i_1__0 
       (.I0(\out_pix_2_reg_213_reg[10]_0 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_2 [0]),
        .O(\trunc_ln110_1_reg_223[0]_i_1__0_n_9 ));
  FDRE \trunc_ln110_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln110_1_reg_223[0]_i_1__0_n_9 ),
        .Q(\trunc_ln110_1_reg_223_reg_n_9_[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobel3x3_3_1_16_0_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s
   (ap_block_pp0_stage0_subdone,
    D,
    \ap_return_1_int_reg_reg[7]_0 ,
    ap_clk,
    Q,
    ap_ce_reg_reg_0,
    ap_enable_reg_pp0_iter6,
    p_dstgx_data_full_n,
    p_dstgy_data_full_n,
    ap_ce_reg_reg_1,
    \out_pix_2_reg_213_reg[10] ,
    \out_pix_2_reg_213_reg[10]_0 ,
    \out_pix_2_reg_213_reg[10]_1 ,
    \out_pix_6_reg_218_reg[10] ,
    \out_pix_2_reg_213_reg[10]_2 ,
    \b2_val_read_reg_206_reg[7] ,
    \m2_val_read_reg_212_reg[7] );
  output ap_block_pp0_stage0_subdone;
  output [7:0]D;
  output [7:0]\ap_return_1_int_reg_reg[7]_0 ;
  input ap_clk;
  input [15:0]Q;
  input ap_ce_reg_reg_0;
  input ap_enable_reg_pp0_iter6;
  input p_dstgx_data_full_n;
  input p_dstgy_data_full_n;
  input ap_ce_reg_reg_1;
  input [15:0]\out_pix_2_reg_213_reg[10] ;
  input [15:0]\out_pix_2_reg_213_reg[10]_0 ;
  input [15:0]\out_pix_2_reg_213_reg[10]_1 ;
  input [15:0]\out_pix_6_reg_218_reg[10] ;
  input [15:0]\out_pix_2_reg_213_reg[10]_2 ;
  input [15:0]\b2_val_read_reg_206_reg[7] ;
  input [15:0]\m2_val_read_reg_212_reg[7] ;

  wire [7:0]D;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_n_9;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [7:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg[7]_i_1_n_9 ;
  wire [7:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg[7]_i_1_n_9 ;
  wire [7:0]\ap_return_1_int_reg_reg[7]_0 ;
  wire [7:0]b2_val_read_reg_202;
  wire [15:0]\b2_val_read_reg_206_reg[7] ;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_16;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_17;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_18;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_19;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_20;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_21;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_22;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_10;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_11;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_12;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_13;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_14;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_15;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_16;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_17;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_18;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_16;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_17;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_18;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_19;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_20;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_21;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_22;
  wire grp_xFGradientY3x3_16_0_s_fu_112_n_10;
  wire [15:0]\m2_val_read_reg_212_reg[7] ;
  wire [15:0]\out_pix_2_reg_213_reg[10] ;
  wire [15:0]\out_pix_2_reg_213_reg[10]_0 ;
  wire [15:0]\out_pix_2_reg_213_reg[10]_1 ;
  wire [15:0]\out_pix_2_reg_213_reg[10]_2 ;
  wire [15:0]\out_pix_6_reg_218_reg[10] ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg_reg_n_9),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA222)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_ce_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(p_dstgx_data_full_n),
        .I3(p_dstgy_data_full_n),
        .I4(ap_ce_reg_reg_1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_0_int_reg[7]_i_1 
       (.I0(grp_xFGradientX3x3_16_0_s_fu_92_n_10),
        .I1(ap_ce_reg_reg_n_9),
        .I2(ap_return_0_int_reg[7]),
        .O(\ap_return_0_int_reg[7]_i_1_n_9 ));
  FDSE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_22),
        .Q(ap_return_0_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_21),
        .Q(ap_return_0_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_20),
        .Q(ap_return_0_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_19),
        .Q(ap_return_0_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_18),
        .Q(ap_return_0_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_17),
        .Q(ap_return_0_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_16),
        .Q(ap_return_0_int_reg[6]),
        .S(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_0_int_reg[7]_i_1_n_9 ),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_int_reg[7]_i_1 
       (.I0(grp_xFGradientY3x3_16_0_s_fu_112_n_10),
        .I1(ap_ce_reg_reg_n_9),
        .I2(ap_return_1_int_reg[7]),
        .O(\ap_return_1_int_reg[7]_i_1_n_9 ));
  FDSE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_22),
        .Q(ap_return_1_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_21),
        .Q(ap_return_1_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_20),
        .Q(ap_return_1_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_19),
        .Q(ap_return_1_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_18),
        .Q(ap_return_1_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_17),
        .Q(ap_return_1_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_16),
        .Q(ap_return_1_int_reg[6]),
        .S(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_1_int_reg[7]_i_1_n_9 ),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29 grp_xFGradientX3x3_16_0_s_fu_82
       (.D(D[6:0]),
        .\GradientValuesX_reg_735_reg[0] (ap_ce_reg_reg_n_9),
        .Q(b2_val_read_reg_202),
        .ap_clk(ap_clk),
        .ap_return_0_int_reg(ap_return_0_int_reg[6:0]),
        .\b2_val_read_reg_206_reg[7]_0 (\b2_val_read_reg_206_reg[7] [7:0]),
        .\m2_val_read_reg_212_reg[7]_0 (\m2_val_read_reg_212_reg[7] [7:0]),
        .\out_pix_6_reg_218_reg[10]_0 (grp_xFGradientX3x3_16_0_s_fu_82_n_16),
        .\out_pix_6_reg_218_reg[10]_1 (grp_xFGradientX3x3_16_0_s_fu_82_n_17),
        .\out_pix_6_reg_218_reg[10]_10 (\out_pix_6_reg_218_reg[10] [7:0]),
        .\out_pix_6_reg_218_reg[10]_2 (grp_xFGradientX3x3_16_0_s_fu_82_n_18),
        .\out_pix_6_reg_218_reg[10]_3 (grp_xFGradientX3x3_16_0_s_fu_82_n_19),
        .\out_pix_6_reg_218_reg[10]_4 (grp_xFGradientX3x3_16_0_s_fu_82_n_20),
        .\out_pix_6_reg_218_reg[10]_5 (grp_xFGradientX3x3_16_0_s_fu_82_n_21),
        .\out_pix_6_reg_218_reg[10]_6 (grp_xFGradientX3x3_16_0_s_fu_82_n_22),
        .\out_pix_6_reg_218_reg[10]_7 (\out_pix_2_reg_213_reg[10] [7:0]),
        .\out_pix_6_reg_218_reg[10]_8 (\out_pix_2_reg_213_reg[10]_0 [7:0]),
        .\out_pix_6_reg_218_reg[10]_9 (\out_pix_2_reg_213_reg[10]_1 [7:0]));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30 grp_xFGradientX3x3_16_0_s_fu_92
       (.D(D[7]),
        .\GradientValuesX_reg_735_reg[7] (ap_ce_reg_reg_n_9),
        .Q({grp_xFGradientX3x3_16_0_s_fu_92_n_11,grp_xFGradientX3x3_16_0_s_fu_92_n_12,grp_xFGradientX3x3_16_0_s_fu_92_n_13,grp_xFGradientX3x3_16_0_s_fu_92_n_14,grp_xFGradientX3x3_16_0_s_fu_92_n_15,grp_xFGradientX3x3_16_0_s_fu_92_n_16,grp_xFGradientX3x3_16_0_s_fu_92_n_17,grp_xFGradientX3x3_16_0_s_fu_92_n_18}),
        .ap_clk(ap_clk),
        .ap_return_0_int_reg(ap_return_0_int_reg[7]),
        .\b2_val_read_reg_206_reg[7]_0 (\b2_val_read_reg_206_reg[7] [15:8]),
        .\m2_val_read_reg_212_reg[7]_0 (\m2_val_read_reg_212_reg[7] [15:8]),
        .\out_pix_6_reg_218_reg[10]_0 (\out_pix_2_reg_213_reg[10] [15:8]),
        .\out_pix_6_reg_218_reg[10]_1 (\out_pix_2_reg_213_reg[10]_0 [15:8]),
        .\out_pix_6_reg_218_reg[10]_2 (\out_pix_2_reg_213_reg[10]_1 [15:8]),
        .\out_pix_6_reg_218_reg[10]_3 (\out_pix_6_reg_218_reg[10] [15:8]),
        .\trunc_ln62_reg_223_reg[0]_0 (grp_xFGradientX3x3_16_0_s_fu_92_n_10));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31 grp_xFGradientY3x3_16_0_s_fu_102
       (.\GradientValuesY_reg_741_reg[0] (ap_ce_reg_reg_n_9),
        .Q(Q[7:0]),
        .ap_clk(ap_clk),
        .ap_return_1_int_reg(ap_return_1_int_reg[6:0]),
        .\ap_return_1_int_reg_reg[6] (\ap_return_1_int_reg_reg[7]_0 [6:0]),
        .\out_pix_2_reg_213_reg[10]_0 (grp_xFGradientY3x3_16_0_s_fu_102_n_16),
        .\out_pix_2_reg_213_reg[10]_1 (grp_xFGradientY3x3_16_0_s_fu_102_n_17),
        .\out_pix_2_reg_213_reg[10]_10 (\out_pix_2_reg_213_reg[10]_2 [7:0]),
        .\out_pix_2_reg_213_reg[10]_2 (grp_xFGradientY3x3_16_0_s_fu_102_n_18),
        .\out_pix_2_reg_213_reg[10]_3 (grp_xFGradientY3x3_16_0_s_fu_102_n_19),
        .\out_pix_2_reg_213_reg[10]_4 (grp_xFGradientY3x3_16_0_s_fu_102_n_20),
        .\out_pix_2_reg_213_reg[10]_5 (grp_xFGradientY3x3_16_0_s_fu_102_n_21),
        .\out_pix_2_reg_213_reg[10]_6 (grp_xFGradientY3x3_16_0_s_fu_102_n_22),
        .\out_pix_2_reg_213_reg[10]_7 (\out_pix_2_reg_213_reg[10]_1 [7:0]),
        .\out_pix_2_reg_213_reg[10]_8 (\out_pix_2_reg_213_reg[10]_0 [7:0]),
        .\out_pix_2_reg_213_reg[10]_9 (\out_pix_2_reg_213_reg[10] [7:0]),
        .out_pix_fu_135_p2_carry__1_0(b2_val_read_reg_202));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32 grp_xFGradientY3x3_16_0_s_fu_112
       (.\GradientValuesY_reg_741_reg[7] (ap_ce_reg_reg_n_9),
        .Q({grp_xFGradientX3x3_16_0_s_fu_92_n_11,grp_xFGradientX3x3_16_0_s_fu_92_n_12,grp_xFGradientX3x3_16_0_s_fu_92_n_13,grp_xFGradientX3x3_16_0_s_fu_92_n_14,grp_xFGradientX3x3_16_0_s_fu_92_n_15,grp_xFGradientX3x3_16_0_s_fu_92_n_16,grp_xFGradientX3x3_16_0_s_fu_92_n_17,grp_xFGradientX3x3_16_0_s_fu_92_n_18}),
        .ap_clk(ap_clk),
        .ap_return_1_int_reg(ap_return_1_int_reg[7]),
        .\ap_return_1_int_reg_reg[7] (\ap_return_1_int_reg_reg[7]_0 [7]),
        .\b1_val_read_reg_208_reg[7]_0 (Q[15:8]),
        .\out_pix_2_reg_213_reg[10]_0 (\out_pix_2_reg_213_reg[10]_1 [15:8]),
        .\out_pix_2_reg_213_reg[10]_1 (\out_pix_2_reg_213_reg[10]_0 [15:8]),
        .\out_pix_2_reg_213_reg[10]_2 (\out_pix_2_reg_213_reg[10] [15:8]),
        .\out_pix_2_reg_213_reg[10]_3 (\out_pix_2_reg_213_reg[10]_2 [15:8]),
        .\trunc_ln110_1_reg_223_reg[0]_0 (grp_xFGradientY3x3_16_0_s_fu_112_n_10));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s
   (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
    CO,
    \cmp_i_i603_i_reg_614_reg[0]_0 ,
    \width_reg_68_reg[14] ,
    ap_done_cache,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_0,
    ap_done_cache_1,
    ap_loop_init_int,
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
    ap_loop_exit_ready_pp0_iter5_reg,
    Q,
    \trunc_ln311_reg_594_reg[1]_0 ,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ,
    \cmp_i_i603_i_reg_614_reg[0]_1 ,
    \i_fu_76_reg[0] ,
    \i_fu_76_reg[1] ,
    \height_reg_73_reg[13] ,
    \trunc_ln311_reg_594_reg[0]_0 ,
    \trunc_ln311_reg_594_reg[0]_1 ,
    D,
    \GradientValuesY_reg_741_reg[7] ,
    pop,
    mOutPtr18_out,
    \ap_CS_fsm_reg[1]_0 ,
    push,
    push_0,
    empty_n_reg,
    \ap_CS_fsm_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    \icmp_ln225_reg_682_reg[0] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \ap_CS_fsm_reg[8]_0 ,
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
    \cmp_i_i603_i_reg_614_reg[0]_2 ,
    \SRL_SIG_reg[1][0] ,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    in_mat_rows_c14_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \ref_tmp1_reg_775_reg[0] );
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  output [0:0]CO;
  output \cmp_i_i603_i_reg_614_reg[0]_0 ;
  output [0:0]\width_reg_68_reg[14] ;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_done_cache_0;
  output ap_done_cache_1;
  output ap_loop_init_int;
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  output ap_loop_exit_ready_pp0_iter2_reg;
  output grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  output grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  output ap_loop_exit_ready_pp0_iter5_reg;
  output [2:0]Q;
  output [0:0]\trunc_ln311_reg_594_reg[1]_0 ;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  output \cmp_i_i603_i_reg_614_reg[0]_1 ;
  output \i_fu_76_reg[0] ;
  output \i_fu_76_reg[1] ;
  output [0:0]\height_reg_73_reg[13] ;
  output \trunc_ln311_reg_594_reg[0]_0 ;
  output \trunc_ln311_reg_594_reg[0]_1 ;
  output [7:0]D;
  output [7:0]\GradientValuesY_reg_741_reg[7] ;
  output pop;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output push;
  output push_0;
  output [1:0]empty_n_reg;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0;
  input grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  input grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input [15:0]\icmp_ln225_reg_682_reg[0] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input \ap_CS_fsm_reg[8]_0 ;
  input grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg;
  input [15:0]\cmp_i_i603_i_reg_614_reg[0]_2 ;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input in_mat_rows_c14_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input \ref_tmp1_reg_775_reg[0] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]GradientValuesX_0_fu_86;
  wire [7:0]GradientValuesY_0_fu_90;
  wire [7:0]\GradientValuesY_reg_741_reg[7] ;
  wire [2:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire \ap_CS_fsm[0]_i_10_n_9 ;
  wire \ap_CS_fsm[0]_i_11_n_9 ;
  wire \ap_CS_fsm[0]_i_12_n_9 ;
  wire \ap_CS_fsm[0]_i_13_n_9 ;
  wire \ap_CS_fsm[0]_i_14_n_9 ;
  wire \ap_CS_fsm[0]_i_15_n_9 ;
  wire \ap_CS_fsm[0]_i_16_n_9 ;
  wire \ap_CS_fsm[0]_i_17_n_9 ;
  wire \ap_CS_fsm[0]_i_18_n_9 ;
  wire \ap_CS_fsm[0]_i_4_n_9 ;
  wire \ap_CS_fsm[0]_i_5_n_9 ;
  wire \ap_CS_fsm[0]_i_6_n_9 ;
  wire \ap_CS_fsm[0]_i_7__0_n_9 ;
  wire \ap_CS_fsm[0]_i_8_n_9 ;
  wire \ap_CS_fsm[0]_i_9_n_9 ;
  wire \ap_CS_fsm[1]_i_2__2_n_9 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:1]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_0;
  wire ap_done_cache_1;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]bottom_1_fu_301_p3;
  wire [1:0]bottom_fu_82;
  wire buf_1_U_n_10;
  wire buf_1_U_n_9;
  wire [11:0]buf_1_address1;
  wire [23:0]buf_1_q0;
  wire buf_1_we1;
  wire [23:0]buf_2_q0;
  wire [11:0]buf_address1;
  wire buf_ce0;
  wire buf_ce1;
  wire buf_we1;
  wire cmp_i_i603_i_fu_372_p2;
  wire \cmp_i_i603_i_reg_614[0]_i_10_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_11_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_12_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_13_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_14_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_15_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_16_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_17_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_18_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_3_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_4_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_5_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_6_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_7_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_8_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_9_n_9 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_0 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_1 ;
  wire [15:0]\cmp_i_i603_i_reg_614_reg[0]_2 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_1_n_10 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_1_n_11 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_1_n_12 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_10 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_11 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_12 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_9 ;
  wire [23:0]d1;
  wire [1:0]empty_n_reg;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17;
  wire [0:0]\height_reg_73_reg[13] ;
  wire \i_fu_76_reg[0] ;
  wire \i_fu_76_reg[1] ;
  wire [15:0]\icmp_ln225_reg_682_reg[0] ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire [7:0]lshr_ln434_fu_281_p2;
  wire [7:0]lshr_ln435_fu_375_p2;
  wire [7:0]lshr_ln436_fu_469_p2;
  wire [7:0]lshr_ln439_fu_563_p2;
  wire [7:0]lshr_ln441_fu_657_p2;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_5_n_9 ;
  wire [1:0]mid_1_fu_332_p3;
  wire [1:0]mid_fu_78;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire [4:3]q_fu_80;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \ref_tmp1_reg_775_reg[0] ;
  wire \row_fu_70[0]_i_2_n_9 ;
  wire [12:0]row_fu_70_reg;
  wire \row_fu_70_reg[0]_i_1_n_10 ;
  wire \row_fu_70_reg[0]_i_1_n_11 ;
  wire \row_fu_70_reg[0]_i_1_n_12 ;
  wire \row_fu_70_reg[0]_i_1_n_13 ;
  wire \row_fu_70_reg[0]_i_1_n_14 ;
  wire \row_fu_70_reg[0]_i_1_n_15 ;
  wire \row_fu_70_reg[0]_i_1_n_16 ;
  wire \row_fu_70_reg[0]_i_1_n_9 ;
  wire \row_fu_70_reg[12]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_10 ;
  wire \row_fu_70_reg[4]_i_1_n_11 ;
  wire \row_fu_70_reg[4]_i_1_n_12 ;
  wire \row_fu_70_reg[4]_i_1_n_13 ;
  wire \row_fu_70_reg[4]_i_1_n_14 ;
  wire \row_fu_70_reg[4]_i_1_n_15 ;
  wire \row_fu_70_reg[4]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_9 ;
  wire \row_fu_70_reg[8]_i_1_n_10 ;
  wire \row_fu_70_reg[8]_i_1_n_11 ;
  wire \row_fu_70_reg[8]_i_1_n_12 ;
  wire \row_fu_70_reg[8]_i_1_n_13 ;
  wire \row_fu_70_reg[8]_i_1_n_14 ;
  wire \row_fu_70_reg[8]_i_1_n_15 ;
  wire \row_fu_70_reg[8]_i_1_n_16 ;
  wire \row_fu_70_reg[8]_i_1_n_9 ;
  wire [12:0]row_ind_1_fu_378_p2;
  wire [12:12]row_ind_fu_660_in;
  wire \row_ind_fu_66[12]_i_2_n_9 ;
  wire \row_ind_fu_66[12]_i_4_n_9 ;
  wire \row_ind_fu_66[12]_i_5_n_9 ;
  wire \row_ind_fu_66[12]_i_6_n_9 ;
  wire \row_ind_fu_66[1]_i_1_n_9 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_10 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_11 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_12 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_10 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_11 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_12 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_9 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_10 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_11 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_12 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_9 ;
  wire \row_ind_fu_66_reg_n_9_[0] ;
  wire \row_ind_fu_66_reg_n_9_[10] ;
  wire \row_ind_fu_66_reg_n_9_[11] ;
  wire \row_ind_fu_66_reg_n_9_[12] ;
  wire \row_ind_fu_66_reg_n_9_[1] ;
  wire \row_ind_fu_66_reg_n_9_[2] ;
  wire \row_ind_fu_66_reg_n_9_[3] ;
  wire \row_ind_fu_66_reg_n_9_[4] ;
  wire \row_ind_fu_66_reg_n_9_[5] ;
  wire \row_ind_fu_66_reg_n_9_[6] ;
  wire \row_ind_fu_66_reg_n_9_[7] ;
  wire \row_ind_fu_66_reg_n_9_[8] ;
  wire \row_ind_fu_66_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_fu_466_p5;
  wire [23:0]src_buf2_2_fu_477_p5;
  wire [23:0]src_buf3_2_fu_488_p5;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [1:0]tp_1_fu_363_p3;
  wire \tp_1_reg_609[1]_i_2_n_9 ;
  wire \tp_1_reg_609[1]_i_3_n_9 ;
  wire \tp_1_reg_609[1]_i_4_n_9 ;
  wire [1:0]tp_fu_74;
  wire [0:0]trunc_ln311_reg_594;
  wire \trunc_ln311_reg_594_reg[0]_0 ;
  wire \trunc_ln311_reg_594_reg[0]_1 ;
  wire [0:0]\trunc_ln311_reg_594_reg[1]_0 ;
  wire [0:0]\width_reg_68_reg[14] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i603_i_reg_614_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i603_i_reg_614_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED ;

  FDRE \GradientValuesX_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[0]),
        .Q(GradientValuesX_0_fu_86[0]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[1]),
        .Q(GradientValuesX_0_fu_86[1]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[2]),
        .Q(GradientValuesX_0_fu_86[2]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[3]),
        .Q(GradientValuesX_0_fu_86[3]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[4]),
        .Q(GradientValuesX_0_fu_86[4]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[5]),
        .Q(GradientValuesX_0_fu_86[5]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[6]),
        .Q(GradientValuesX_0_fu_86[6]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[7]),
        .Q(GradientValuesX_0_fu_86[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesY_0_fu_90[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .O(ap_NS_fsm12_out));
  FDRE \GradientValuesY_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[0]),
        .Q(GradientValuesY_0_fu_90[0]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[1]),
        .Q(GradientValuesY_0_fu_90[1]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[2]),
        .Q(GradientValuesY_0_fu_90[2]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[3]),
        .Q(GradientValuesY_0_fu_90[3]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[4]),
        .Q(GradientValuesY_0_fu_90[4]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[5]),
        .Q(GradientValuesY_0_fu_90[5]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[6]),
        .Q(GradientValuesY_0_fu_90[6]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[7]),
        .Q(GradientValuesY_0_fu_90[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(\height_reg_73_reg[13] ),
        .I2(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_10 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .O(\ap_CS_fsm[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_11 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .O(\ap_CS_fsm[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_12 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .O(\ap_CS_fsm[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_13 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .O(\ap_CS_fsm[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_14 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .O(\ap_CS_fsm[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_15 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .O(\ap_CS_fsm[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_16 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .O(\ap_CS_fsm[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_17 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .O(\ap_CS_fsm[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_18 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .O(\ap_CS_fsm[0]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h1DDDDDDD)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_9 ),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .O(empty_n_reg[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .I1(row_fu_70_reg[12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .O(\ap_CS_fsm[0]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .O(\ap_CS_fsm[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .O(\ap_CS_fsm[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_7__0 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [15]),
        .O(\ap_CS_fsm[0]_i_7__0_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .O(\ap_CS_fsm[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_9 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .O(\ap_CS_fsm[0]_i_9_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(in_mat_cols_c_empty_n),
        .I2(in_mat_rows_c_empty_n),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(\ap_CS_fsm[1]_i_2__2_n_9 ),
        .O(empty_n_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h0DDDFFFF)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I2(\height_reg_73_reg[13] ),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(\ap_CS_fsm[1]_i_2__2_n_9 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[3] ),
        .I1(ap_CS_fsm_state9),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(\ap_CS_fsm_reg[0]_i_3_n_9 ),
        .CO({\height_reg_73_reg[13] ,\ap_CS_fsm_reg[0]_i_2_n_10 ,\ap_CS_fsm_reg[0]_i_2_n_11 ,\ap_CS_fsm_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[0]_i_4_n_9 ,\ap_CS_fsm[0]_i_5_n_9 ,\ap_CS_fsm[0]_i_6_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_7__0_n_9 ,\ap_CS_fsm[0]_i_8_n_9 ,\ap_CS_fsm[0]_i_9_n_9 ,\ap_CS_fsm[0]_i_10_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[0]_i_3_n_9 ,\ap_CS_fsm_reg[0]_i_3_n_10 ,\ap_CS_fsm_reg[0]_i_3_n_11 ,\ap_CS_fsm_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_11_n_9 ,\ap_CS_fsm[0]_i_12_n_9 ,\ap_CS_fsm[0]_i_13_n_9 ,\ap_CS_fsm[0]_i_14_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_15_n_9 ,\ap_CS_fsm[0]_i_16_n_9 ,\ap_CS_fsm[0]_i_17_n_9 ,\ap_CS_fsm[0]_i_18_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[0]_i_1 
       (.I0(bottom_fu_82[0]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(bottom_1_fu_301_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[1]_i_1 
       (.I0(bottom_fu_82[1]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(bottom_1_fu_301_p3[1]));
  FDRE \bottom_1_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(bottom_1_fu_301_p3[0]),
        .Q(bottom_fu_82[0]),
        .R(1'b0));
  FDRE \bottom_1_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(bottom_1_fu_301_p3[1]),
        .Q(bottom_fu_82[1]),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb buf_1_U
       (.Q({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .address1(buf_1_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_1_U_n_10),
        .buf_1_we1(buf_1_we1),
        .ce0(buf_ce0),
        .empty_n_reg(buf_1_U_n_9),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .q0(buf_1_q0),
        .ram_reg_0_i_23(bottom_fu_82),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .ram_reg_2_3(ram_reg_2),
        .\trunc_ln311_reg_594_reg[0] (\trunc_ln311_reg_594_reg[0]_1 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25 buf_2_U
       (.ADDRARDADDR(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .WEA(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ap_clk(ap_clk),
        .ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .q0(buf_2_q0),
        .ram_reg_2_0(ram_reg_2_0));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26 buf_U
       (.D(src_buf3_2_fu_488_p5),
        .Q({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .WEA(buf_ce1),
        .address1(buf_address1),
        .ap_clk(ap_clk),
        .ce0(buf_ce0),
        .d1(d1),
        .\mid_1_reg_604_reg[0] (src_buf2_2_fu_477_p5),
        .q0(buf_1_q0),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\src_buf1_2_reg_705_reg[23] (tp_fu_74),
        .\src_buf2_2_reg_711_reg[23] (mid_fu_78),
        .\src_buf3_2_reg_717_reg[0] (bottom_fu_82),
        .\src_buf3_2_reg_717_reg[23] (buf_2_q0),
        .\tp_1_reg_609_reg[0] (src_buf1_2_fu_466_p5),
        .\trunc_ln311_reg_594_reg[0] (\trunc_ln311_reg_594_reg[0]_0 ),
        .we1(buf_we1));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_10 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .O(\cmp_i_i603_i_reg_614[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_11 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I1(row_fu_70_reg[6]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .I3(row_fu_70_reg[7]),
        .O(\cmp_i_i603_i_reg_614[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_12 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I1(row_fu_70_reg[4]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .I3(row_fu_70_reg[5]),
        .O(\cmp_i_i603_i_reg_614[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_13 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I1(row_fu_70_reg[2]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .I3(row_fu_70_reg[3]),
        .O(\cmp_i_i603_i_reg_614[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_14 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I1(row_fu_70_reg[0]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .I3(row_fu_70_reg[1]),
        .O(\cmp_i_i603_i_reg_614[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_15 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .O(\cmp_i_i603_i_reg_614[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_16 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .O(\cmp_i_i603_i_reg_614[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_17 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .O(\cmp_i_i603_i_reg_614[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_18 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .O(\cmp_i_i603_i_reg_614[0]_i_18_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i_i603_i_reg_614[0]_i_3 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [15]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [14]),
        .O(\cmp_i_i603_i_reg_614[0]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \cmp_i_i603_i_reg_614[0]_i_4 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .O(\cmp_i_i603_i_reg_614[0]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_5 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I1(row_fu_70_reg[10]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .I3(row_fu_70_reg[11]),
        .O(\cmp_i_i603_i_reg_614[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_6 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I1(row_fu_70_reg[8]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .I3(row_fu_70_reg[9]),
        .O(\cmp_i_i603_i_reg_614[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i_i603_i_reg_614[0]_i_7 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [15]),
        .O(\cmp_i_i603_i_reg_614[0]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp_i_i603_i_reg_614[0]_i_8 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .O(\cmp_i_i603_i_reg_614[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_9 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .O(\cmp_i_i603_i_reg_614[0]_i_9_n_9 ));
  FDRE \cmp_i_i603_i_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(cmp_i_i603_i_fu_372_p2),
        .Q(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i603_i_reg_614_reg[0]_i_1 
       (.CI(\cmp_i_i603_i_reg_614_reg[0]_i_2_n_9 ),
        .CO({cmp_i_i603_i_fu_372_p2,\cmp_i_i603_i_reg_614_reg[0]_i_1_n_10 ,\cmp_i_i603_i_reg_614_reg[0]_i_1_n_11 ,\cmp_i_i603_i_reg_614_reg[0]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i603_i_reg_614[0]_i_3_n_9 ,\cmp_i_i603_i_reg_614[0]_i_4_n_9 ,\cmp_i_i603_i_reg_614[0]_i_5_n_9 ,\cmp_i_i603_i_reg_614[0]_i_6_n_9 }),
        .O(\NLW_cmp_i_i603_i_reg_614_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i603_i_reg_614[0]_i_7_n_9 ,\cmp_i_i603_i_reg_614[0]_i_8_n_9 ,\cmp_i_i603_i_reg_614[0]_i_9_n_9 ,\cmp_i_i603_i_reg_614[0]_i_10_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i603_i_reg_614_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cmp_i_i603_i_reg_614_reg[0]_i_2_n_9 ,\cmp_i_i603_i_reg_614_reg[0]_i_2_n_10 ,\cmp_i_i603_i_reg_614_reg[0]_i_2_n_11 ,\cmp_i_i603_i_reg_614_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i603_i_reg_614[0]_i_11_n_9 ,\cmp_i_i603_i_reg_614[0]_i_12_n_9 ,\cmp_i_i603_i_reg_614[0]_i_13_n_9 ,\cmp_i_i603_i_reg_614[0]_i_14_n_9 }),
        .O(\NLW_cmp_i_i603_i_reg_614_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i603_i_reg_614[0]_i_15_n_9 ,\cmp_i_i603_i_reg_614[0]_i_16_n_9 ,\cmp_i_i603_i_reg_614[0]_i_17_n_9 ,\cmp_i_i603_i_reg_614[0]_i_18_n_9 }));
  LUT5 #(
    .INIT(32'h00008000)) 
    empty_n_i_3
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I2(in_mat_rows_c14_channel_empty_n),
        .I3(in_mat_cols_c15_channel_empty_n),
        .I4(start_once_reg),
        .O(mOutPtr18_out));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg_i_1
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I1(Q[1]),
        .I2(\height_reg_73_reg[13] ),
        .I3(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168
       (.ADDRARDADDR(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .CO(\width_reg_68_reg[14] ),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,Q[0]}),
        .address1(buf_address1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_1_we1(buf_1_we1),
        .icmp_ln354_fu_114_p2_carry__0_0(\icmp_ln225_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .ram_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16),
        .ram_reg_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13),
        .we1(buf_we1),
        .\zext_ln360_reg_146_reg[11]_0 (buf_1_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .R(ap_rst_n_inv));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177
       (.CO(CO),
        .D(ap_NS_fsm[6:5]),
        .\GradientValuesX_reg_735_reg[7]_0 (D),
        .\GradientValuesY_reg_741_reg[7]_0 (\GradientValuesY_reg_741_reg[7] ),
        .\P0_fu_120_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\P0_fu_120_reg[7]_1 (GradientValuesX_0_fu_86),
        .\P1_fu_124_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .\P1_fu_124_reg[7]_1 (GradientValuesY_0_fu_90),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0][7] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out),
        .\SRL_SIG_reg[0][7]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] [1]),
        .\SRL_SIG_reg[1][0]_0 (\ap_CS_fsm_reg[8]_0 ),
        .WEA(buf_ce1),
        .\ap_CS_fsm_reg[5] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16),
        .\ap_CS_fsm_reg[5]_0 (\row_ind_fu_66[12]_i_2_n_9 ),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg(ap_done_cache_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0_0(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bottom_1_reg_599_reg[1] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ce0(buf_ce0),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0]_1 ),
        .\col_1_reg_674_pp0_iter1_reg_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\col_1_reg_674_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .full_n_reg(\mOutPtr[1]_i_5_n_9 ),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .\icmp_ln225_reg_682_reg[0]_0 (\icmp_ln225_reg_682_reg[0] ),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .q_fu_80(q_fu_80),
        .ram_reg_0(buf_1_U_n_10),
        .ram_reg_0_0(buf_1_U_n_9),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_2_0(bottom_fu_82),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .\src_buf1_2_reg_705_reg[23]_0 (src_buf1_2_fu_466_p5),
        .\src_buf1_3_reg_723_reg[15]_0 (lshr_ln439_fu_563_p2),
        .\src_buf1_fu_108_reg[23]_0 (lshr_ln434_fu_281_p2),
        .\src_buf2_2_reg_711_reg[23]_0 (src_buf2_2_fu_477_p5),
        .\src_buf2_fu_112_reg[23]_0 (lshr_ln435_fu_375_p2),
        .\src_buf3_1_fu_116_reg[23]_0 (lshr_ln436_fu_469_p2),
        .\src_buf3_2_reg_717_reg[23]_0 (src_buf3_2_fu_488_p5),
        .\src_buf3_3_reg_729_reg[15]_0 (lshr_ln441_fu_657_p2),
        .\trunc_ln311_reg_594_reg[0] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13),
        .\trunc_ln438_reg_765_reg[0] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .R(ap_rst_n_inv));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205
       (.D(ap_NS_fsm[8:7]),
        .\GradientValuesX_fu_72_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out),
        .\GradientValuesX_fu_72_reg[7]_1 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\GradientValuesY_fu_68_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out),
        .\GradientValuesY_fu_68_reg[7]_1 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,Q[2]}),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .ap_clk(ap_clk),
        .ap_done_cache_1(ap_done_cache_1),
        .ap_done_cache_reg(ap_done_cache_reg_1),
        .ap_loop_exit_ready_pp0_iter2_reg_reg_0(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_loop_init_int_reg_0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i_fu_76_reg[0]_0 (\i_fu_76_reg[0] ),
        .\i_fu_76_reg[1]_0 (\i_fu_76_reg[1] ),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ),
        .q_fu_80(q_fu_80),
        .\ref_tmp1_reg_775_reg[0]_0 (\ref_tmp1_reg_775_reg[0] ),
        .\trunc_ln433_reg_754_reg[7]_0 (lshr_ln436_fu_469_p2),
        .\trunc_ln435_reg_743_reg[7]_0 (lshr_ln434_fu_281_p2),
        .\trunc_ln436_reg_749_reg[7]_0 (lshr_ln435_fu_375_p2),
        .\trunc_ln438_reg_765_reg[7]_0 (lshr_ln441_fu_657_p2),
        .\trunc_ln441_reg_760_reg[7]_0 (lshr_ln439_fu_563_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F557F7FFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(Q[1]),
        .I2(\height_reg_73_reg[13] ),
        .I3(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_9_[0] ),
        .I5(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .O(\mOutPtr[1]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \mid_1_reg_604[0]_i_1 
       (.I0(mid_fu_78[0]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \mid_1_reg_604[1]_i_1 
       (.I0(mid_fu_78[1]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\tp_1_reg_609[1]_i_2_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[1]));
  FDRE \mid_1_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(mid_1_fu_332_p3[0]),
        .Q(mid_fu_78[0]),
        .R(1'b0));
  FDRE \mid_1_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(mid_1_fu_332_p3[1]),
        .Q(mid_fu_78[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_70[0]_i_2 
       (.I0(row_fu_70_reg[0]),
        .O(\row_fu_70[0]_i_2_n_9 ));
  FDSE \row_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_16 ),
        .Q(row_fu_70_reg[0]),
        .S(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\row_fu_70_reg[0]_i_1_n_9 ,\row_fu_70_reg[0]_i_1_n_10 ,\row_fu_70_reg[0]_i_1_n_11 ,\row_fu_70_reg[0]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_70_reg[0]_i_1_n_13 ,\row_fu_70_reg[0]_i_1_n_14 ,\row_fu_70_reg[0]_i_1_n_15 ,\row_fu_70_reg[0]_i_1_n_16 }),
        .S({row_fu_70_reg[3:1],\row_fu_70[0]_i_2_n_9 }));
  FDRE \row_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_14 ),
        .Q(row_fu_70_reg[10]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_13 ),
        .Q(row_fu_70_reg[11]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[12]_i_1_n_16 ),
        .Q(row_fu_70_reg[12]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[12]_i_1 
       (.CI(\row_fu_70_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_70_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_70_reg[12]}));
  FDRE \row_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_15 ),
        .Q(row_fu_70_reg[1]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_14 ),
        .Q(row_fu_70_reg[2]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_13 ),
        .Q(row_fu_70_reg[3]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_16 ),
        .Q(row_fu_70_reg[4]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[4]_i_1 
       (.CI(\row_fu_70_reg[0]_i_1_n_9 ),
        .CO({\row_fu_70_reg[4]_i_1_n_9 ,\row_fu_70_reg[4]_i_1_n_10 ,\row_fu_70_reg[4]_i_1_n_11 ,\row_fu_70_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[4]_i_1_n_13 ,\row_fu_70_reg[4]_i_1_n_14 ,\row_fu_70_reg[4]_i_1_n_15 ,\row_fu_70_reg[4]_i_1_n_16 }),
        .S(row_fu_70_reg[7:4]));
  FDRE \row_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_15 ),
        .Q(row_fu_70_reg[5]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_14 ),
        .Q(row_fu_70_reg[6]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_13 ),
        .Q(row_fu_70_reg[7]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_16 ),
        .Q(row_fu_70_reg[8]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[8]_i_1 
       (.CI(\row_fu_70_reg[4]_i_1_n_9 ),
        .CO({\row_fu_70_reg[8]_i_1_n_9 ,\row_fu_70_reg[8]_i_1_n_10 ,\row_fu_70_reg[8]_i_1_n_11 ,\row_fu_70_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[8]_i_1_n_13 ,\row_fu_70_reg[8]_i_1_n_14 ,\row_fu_70_reg[8]_i_1_n_15 ,\row_fu_70_reg[8]_i_1_n_16 }),
        .S(row_fu_70_reg[11:8]));
  FDRE \row_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_15 ),
        .Q(row_fu_70_reg[9]),
        .R(ap_NS_fsm[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_fu_66[0]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[0] ),
        .O(row_ind_1_fu_378_p2[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \row_ind_fu_66[12]_i_1 
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(\row_ind_fu_66[12]_i_4_n_9 ),
        .O(row_ind_fu_660_in));
  LUT2 #(
    .INIT(4'h2)) 
    \row_ind_fu_66[12]_i_2 
       (.I0(Q[1]),
        .I1(\height_reg_73_reg[13] ),
        .O(\row_ind_fu_66[12]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \row_ind_fu_66[12]_i_4 
       (.I0(\row_ind_fu_66[12]_i_5_n_9 ),
        .I1(\height_reg_73_reg[13] ),
        .I2(Q[1]),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(\row_ind_fu_66[12]_i_6_n_9 ),
        .O(\row_ind_fu_66[12]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_5 
       (.I0(row_ind_1_fu_378_p2[10]),
        .I1(row_ind_1_fu_378_p2[11]),
        .I2(row_ind_1_fu_378_p2[8]),
        .I3(row_ind_1_fu_378_p2[9]),
        .I4(\row_ind_fu_66_reg_n_9_[0] ),
        .I5(row_ind_1_fu_378_p2[12]),
        .O(\row_ind_fu_66[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_6 
       (.I0(row_ind_1_fu_378_p2[4]),
        .I1(row_ind_1_fu_378_p2[5]),
        .I2(row_ind_1_fu_378_p2[2]),
        .I3(row_ind_1_fu_378_p2[3]),
        .I4(row_ind_1_fu_378_p2[7]),
        .I5(row_ind_1_fu_378_p2[6]),
        .O(\row_ind_fu_66[12]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFF320232023202)) 
    \row_ind_fu_66[1]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[1] ),
        .I1(\row_ind_fu_66[12]_i_4_n_9 ),
        .I2(\row_ind_fu_66[12]_i_2_n_9 ),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\row_ind_fu_66[1]_i_1_n_9 ));
  FDRE \row_ind_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[0]),
        .Q(\row_ind_fu_66_reg_n_9_[0] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[10]),
        .Q(\row_ind_fu_66_reg_n_9_[10] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[11]),
        .Q(\row_ind_fu_66_reg_n_9_[11] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[12]),
        .Q(\row_ind_fu_66_reg_n_9_[12] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[12]_i_3 
       (.CI(\row_ind_fu_66_reg[8]_i_1_n_9 ),
        .CO({\NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED [3],\row_ind_fu_66_reg[12]_i_3_n_10 ,\row_ind_fu_66_reg[12]_i_3_n_11 ,\row_ind_fu_66_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[12:9]),
        .S({\row_ind_fu_66_reg_n_9_[12] ,\row_ind_fu_66_reg_n_9_[11] ,\row_ind_fu_66_reg_n_9_[10] ,\row_ind_fu_66_reg_n_9_[9] }));
  FDRE \row_ind_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_66[1]_i_1_n_9 ),
        .Q(\row_ind_fu_66_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[2]),
        .Q(\row_ind_fu_66_reg_n_9_[2] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[3]),
        .Q(\row_ind_fu_66_reg_n_9_[3] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[4]),
        .Q(\row_ind_fu_66_reg_n_9_[4] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_ind_fu_66_reg[4]_i_1_n_9 ,\row_ind_fu_66_reg[4]_i_1_n_10 ,\row_ind_fu_66_reg[4]_i_1_n_11 ,\row_ind_fu_66_reg[4]_i_1_n_12 }),
        .CYINIT(\row_ind_fu_66_reg_n_9_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[4:1]),
        .S({\row_ind_fu_66_reg_n_9_[4] ,\row_ind_fu_66_reg_n_9_[3] ,\row_ind_fu_66_reg_n_9_[2] ,\row_ind_fu_66_reg_n_9_[1] }));
  FDRE \row_ind_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[5]),
        .Q(\row_ind_fu_66_reg_n_9_[5] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[6]),
        .Q(\row_ind_fu_66_reg_n_9_[6] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[7]),
        .Q(\row_ind_fu_66_reg_n_9_[7] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[8]),
        .Q(\row_ind_fu_66_reg_n_9_[8] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[8]_i_1 
       (.CI(\row_ind_fu_66_reg[4]_i_1_n_9 ),
        .CO({\row_ind_fu_66_reg[8]_i_1_n_9 ,\row_ind_fu_66_reg[8]_i_1_n_10 ,\row_ind_fu_66_reg[8]_i_1_n_11 ,\row_ind_fu_66_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[8:5]),
        .S({\row_ind_fu_66_reg_n_9_[8] ,\row_ind_fu_66_reg_n_9_[7] ,\row_ind_fu_66_reg_n_9_[6] ,\row_ind_fu_66_reg_n_9_[5] }));
  FDRE \row_ind_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[9]),
        .Q(\row_ind_fu_66_reg_n_9_[9] ),
        .R(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \tp_1_reg_609[0]_i_1 
       (.I0(tp_fu_74[0]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\tp_1_reg_609[1]_i_2_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(tp_1_fu_363_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \tp_1_reg_609[1]_i_1 
       (.I0(tp_fu_74[1]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(tp_1_fu_363_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tp_1_reg_609[1]_i_2 
       (.I0(\row_ind_fu_66_reg_n_9_[12] ),
        .I1(\row_ind_fu_66_reg_n_9_[11] ),
        .I2(\row_ind_fu_66_reg_n_9_[2] ),
        .I3(\tp_1_reg_609[1]_i_3_n_9 ),
        .I4(\tp_1_reg_609[1]_i_4_n_9 ),
        .O(\tp_1_reg_609[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_1_reg_609[1]_i_3 
       (.I0(\row_ind_fu_66_reg_n_9_[8] ),
        .I1(\row_ind_fu_66_reg_n_9_[7] ),
        .I2(\row_ind_fu_66_reg_n_9_[10] ),
        .I3(\row_ind_fu_66_reg_n_9_[9] ),
        .O(\tp_1_reg_609[1]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_1_reg_609[1]_i_4 
       (.I0(\row_ind_fu_66_reg_n_9_[4] ),
        .I1(\row_ind_fu_66_reg_n_9_[3] ),
        .I2(\row_ind_fu_66_reg_n_9_[6] ),
        .I3(\row_ind_fu_66_reg_n_9_[5] ),
        .O(\tp_1_reg_609[1]_i_4_n_9 ));
  FDRE \tp_1_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(tp_1_fu_363_p3[0]),
        .Q(tp_fu_74[0]),
        .R(1'b0));
  FDRE \tp_1_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(tp_1_fu_363_p3[1]),
        .Q(tp_fu_74[1]),
        .R(1'b0));
  FDRE \trunc_ln311_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[0] ),
        .Q(trunc_ln311_reg_594),
        .R(1'b0));
  FDRE \trunc_ln311_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[1] ),
        .Q(\trunc_ln311_reg_594_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb
   (empty_n_reg,
    \bottom_1_reg_599_reg[0] ,
    \trunc_ln311_reg_594_reg[0] ,
    q0,
    in_mat_data_empty_n,
    Q,
    ram_reg_2_0,
    ram_reg_0_i_23,
    ram_reg_2_1,
    ap_clk,
    buf_1_we1,
    ce0,
    address1,
    ram_reg_2_2,
    ram_reg_2_3);
  output empty_n_reg;
  output \bottom_1_reg_599_reg[0] ;
  output \trunc_ln311_reg_594_reg[0] ;
  output [23:0]q0;
  input in_mat_data_empty_n;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input [1:0]ram_reg_0_i_23;
  input ram_reg_2_1;
  input ap_clk;
  input buf_1_we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]ram_reg_2_3;

  wire [1:0]Q;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire buf_1_we1;
  wire ce0;
  wire empty_n_reg;
  wire in_mat_data_empty_n;
  wire [23:0]q0;
  wire [1:0]ram_reg_0_i_23;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [23:0]ram_reg_2_3;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    ram_reg_0_i_24__0
       (.I0(Q[0]),
        .I1(ram_reg_2_1),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(\trunc_ln311_reg_594_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0_i_23[0]),
        .I1(ram_reg_0_i_23[1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_26__0
       (.I0(in_mat_data_empty_n),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25
   (q0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    Q,
    ram_reg_2_0);
  output [23:0]q0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [11:0]ADDRARDADDR;
  input [11:0]Q;
  input [23:0]ram_reg_2_0;

  wire [11:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26
   (\trunc_ln311_reg_594_reg[0] ,
    D,
    \tp_1_reg_609_reg[0] ,
    \mid_1_reg_604_reg[0] ,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    \src_buf3_2_reg_717_reg[0] ,
    q0,
    \src_buf3_2_reg_717_reg[23] ,
    \src_buf1_2_reg_705_reg[23] ,
    \src_buf2_2_reg_711_reg[23] ,
    ap_clk,
    we1,
    ce0,
    address1,
    ram_reg_2_2,
    d1,
    WEA);
  output \trunc_ln311_reg_594_reg[0] ;
  output [23:0]D;
  output [23:0]\tp_1_reg_609_reg[0] ;
  output [23:0]\mid_1_reg_604_reg[0] ;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]\src_buf3_2_reg_717_reg[0] ;
  input [23:0]q0;
  input [23:0]\src_buf3_2_reg_717_reg[23] ;
  input [1:0]\src_buf1_2_reg_705_reg[23] ;
  input [1:0]\src_buf2_2_reg_711_reg[23] ;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]d1;
  input [0:0]WEA;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire ap_clk;
  wire [23:0]buf_q0;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]\mid_1_reg_604_reg[0] ;
  wire [23:0]q0;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [1:0]\src_buf1_2_reg_705_reg[23] ;
  wire [1:0]\src_buf2_2_reg_711_reg[23] ;
  wire [1:0]\src_buf3_2_reg_717_reg[0] ;
  wire [23:0]\src_buf3_2_reg_717_reg[23] ;
  wire [23:0]\tp_1_reg_609_reg[0] ;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],buf_q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],buf_q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_i_29
       (.I0(Q[0]),
        .I1(ram_reg_2_0),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .O(\trunc_ln311_reg_594_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],buf_q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],buf_q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],buf_q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[0]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(\tp_1_reg_609_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[10]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(\tp_1_reg_609_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[11]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(\tp_1_reg_609_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[12]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(\tp_1_reg_609_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[13]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(\tp_1_reg_609_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[14]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(\tp_1_reg_609_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[15]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(\tp_1_reg_609_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[16]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(\tp_1_reg_609_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[17]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(\tp_1_reg_609_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[18]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(\tp_1_reg_609_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[19]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(\tp_1_reg_609_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[1]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[20]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(\tp_1_reg_609_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[21]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(\tp_1_reg_609_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[22]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(\tp_1_reg_609_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[23]_i_2 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(\tp_1_reg_609_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[2]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(\tp_1_reg_609_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[3]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(\tp_1_reg_609_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[4]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(\tp_1_reg_609_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[5]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(\tp_1_reg_609_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[6]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(\tp_1_reg_609_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[7]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(\tp_1_reg_609_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[8]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(\tp_1_reg_609_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[9]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(\tp_1_reg_609_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[0]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[23] [0]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[10]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[23] [10]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[11]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[23] [11]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[12]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[23] [12]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[13]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[23] [13]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[14]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[23] [14]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[15]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[23] [15]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[16]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[23] [16]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[17]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[23] [17]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[18]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[23] [18]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[19]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[23] [19]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[1]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[23] [1]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[20]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[23] [20]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[21]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[23] [21]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[22]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[23] [22]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[23]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[23] [23]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[2]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[23] [2]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[3]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[23] [3]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[4]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[23] [4]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[5]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[23] [5]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[6]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[23] [6]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[7]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[23] [7]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[8]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[23] [8]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[9]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[23] [9]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[0]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[10]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[11]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[12]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[13]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[14]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[15]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[16]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[17]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[18]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[19]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[1]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[20]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[21]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[22]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[23]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[2]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[3]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[4]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[5]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[6]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[7]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[8]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[9]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
   (CO,
    ap_done_cache,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    we1,
    address1,
    buf_1_we1,
    \zext_ln360_reg_146_reg[11]_0 ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter1_reg_1,
    Q,
    ram_reg_2,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    icmp_ln354_fu_114_p2_carry__0_0,
    ram_reg_0);
  output [0:0]CO;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we1;
  output [11:0]address1;
  output buf_1_we1;
  output [11:0]\zext_ln360_reg_146_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [2:0]Q;
  input ram_reg_2;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [15:0]icmp_ln354_fu_114_p2_carry__0_0;
  input ram_reg_0;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_1_we1;
  wire [12:0]col_4_fu_120_p2;
  wire col_fu_50;
  wire \col_fu_50_reg_n_9_[0] ;
  wire \col_fu_50_reg_n_9_[10] ;
  wire \col_fu_50_reg_n_9_[11] ;
  wire \col_fu_50_reg_n_9_[12] ;
  wire \col_fu_50_reg_n_9_[1] ;
  wire \col_fu_50_reg_n_9_[2] ;
  wire \col_fu_50_reg_n_9_[3] ;
  wire \col_fu_50_reg_n_9_[4] ;
  wire \col_fu_50_reg_n_9_[5] ;
  wire \col_fu_50_reg_n_9_[6] ;
  wire \col_fu_50_reg_n_9_[7] ;
  wire \col_fu_50_reg_n_9_[8] ;
  wire \col_fu_50_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;
  wire [15:0]icmp_ln354_fu_114_p2_carry__0_0;
  wire icmp_ln354_fu_114_p2_carry__0_n_10;
  wire icmp_ln354_fu_114_p2_carry__0_n_11;
  wire icmp_ln354_fu_114_p2_carry__0_n_12;
  wire icmp_ln354_fu_114_p2_carry_n_10;
  wire icmp_ln354_fu_114_p2_carry_n_11;
  wire icmp_ln354_fu_114_p2_carry_n_12;
  wire icmp_ln354_fu_114_p2_carry_n_9;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_0;
  wire ram_reg_0_i_26_n_9;
  wire ram_reg_2;
  wire we1;
  wire [11:0]\zext_ln360_reg_146_reg[11]_0 ;
  wire [3:0]NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[0]),
        .Q(\col_fu_50_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[10]),
        .Q(\col_fu_50_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[11]),
        .Q(\col_fu_50_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[12]),
        .Q(\col_fu_50_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[1]),
        .Q(\col_fu_50_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[2]),
        .Q(\col_fu_50_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[3]),
        .Q(\col_fu_50_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[4]),
        .Q(\col_fu_50_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[5]),
        .Q(\col_fu_50_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[6]),
        .Q(\col_fu_50_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[7]),
        .Q(\col_fu_50_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[8]),
        .Q(\col_fu_50_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[9]),
        .Q(\col_fu_50_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .E(col_fu_50),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .address1(address1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_50_reg[0] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\col_fu_50_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_50_reg[12] (col_4_fu_120_p2),
        .\col_fu_50_reg[12]_0 ({\col_fu_50_reg_n_9_[12] ,\col_fu_50_reg_n_9_[11] ,\col_fu_50_reg_n_9_[10] ,\col_fu_50_reg_n_9_[9] ,\col_fu_50_reg_n_9_[8] ,\col_fu_50_reg_n_9_[7] ,\col_fu_50_reg_n_9_[6] ,\col_fu_50_reg_n_9_[5] ,\col_fu_50_reg_n_9_[4] ,\col_fu_50_reg_n_9_[3] ,\col_fu_50_reg_n_9_[2] ,\col_fu_50_reg_n_9_[1] ,\col_fu_50_reg_n_9_[0] }),
        .\col_fu_50_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .\col_fu_50_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_58),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .icmp_ln354_fu_114_p2_carry__0(icmp_ln354_fu_114_p2_carry__0_0),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_1_in(p_1_in),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_0_i_26_n_9),
        .we1(we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln354_fu_114_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln354_fu_114_p2_carry_n_9,icmp_ln354_fu_114_p2_carry_n_10,icmp_ln354_fu_114_p2_carry_n_11,icmp_ln354_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .O(NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln354_fu_114_p2_carry__0
       (.CI(icmp_ln354_fu_114_p2_carry_n_9),
        .CO({CO,icmp_ln354_fu_114_p2_carry__0_n_10,icmp_ln354_fu_114_p2_carry__0_n_11,icmp_ln354_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .O(NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_10__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[3]),
        .I1(ADDRARDADDR[3]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_11__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[2]),
        .I1(ADDRARDADDR[2]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_12__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[1]),
        .I1(ADDRARDADDR[1]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_13__0
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .I1(ADDRARDADDR[0]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    ram_reg_0_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_0),
        .O(buf_1_we1));
  LUT3 #(
    .INIT(8'h2F)) 
    ram_reg_0_i_26
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(ram_reg_0_i_26_n_9));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_2__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[11]),
        .I1(ADDRARDADDR[11]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [11]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_3__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[10]),
        .I1(ADDRARDADDR[10]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [10]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_4__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[9]),
        .I1(ADDRARDADDR[9]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [9]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_5__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[8]),
        .I1(ADDRARDADDR[8]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [8]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_6__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[7]),
        .I1(ADDRARDADDR[7]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_7__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[6]),
        .I1(ADDRARDADDR[6]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_8__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[5]),
        .I1(ADDRARDADDR[5]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [5]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_9__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[4]),
        .I1(ADDRARDADDR[4]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [4]));
  FDRE \zext_ln360_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .R(1'b0));
  FDRE \zext_ln360_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop
   (CO,
    ap_done_cache_0,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0_0,
    WEA,
    \trunc_ln311_reg_594_reg[0] ,
    \bottom_1_reg_599_reg[1] ,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ,
    \ap_CS_fsm_reg[5] ,
    D,
    \cmp_i_i603_i_reg_614_reg[0] ,
    ce0,
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \src_buf3_3_reg_729_reg[15]_0 ,
    \src_buf1_3_reg_723_reg[15]_0 ,
    \src_buf3_1_fu_116_reg[23]_0 ,
    \src_buf2_fu_112_reg[23]_0 ,
    \src_buf1_fu_108_reg[23]_0 ,
    \GradientValuesX_reg_735_reg[7]_0 ,
    \GradientValuesY_reg_741_reg[7]_0 ,
    pop,
    push,
    push_0,
    \col_1_reg_674_reg[11]_0 ,
    \P1_fu_124_reg[7]_0 ,
    \P0_fu_120_reg[7]_0 ,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    ap_done_cache_reg,
    ap_rst_n,
    ram_reg_2,
    in_mat_data_empty_n,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    \icmp_ln225_reg_682_reg[0]_0 ,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_0,
    ram_reg_0_0,
    \ap_CS_fsm_reg[5]_0 ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \P0_fu_120_reg[7]_1 ,
    \P1_fu_124_reg[7]_1 ,
    q_fu_80,
    \trunc_ln438_reg_765_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    full_n_reg,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \src_buf1_2_reg_705_reg[23]_0 ,
    \src_buf2_2_reg_711_reg[23]_0 ,
    \src_buf3_2_reg_717_reg[23]_0 );
  output [0:0]CO;
  output ap_done_cache_0;
  output ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  output [0:0]WEA;
  output \trunc_ln311_reg_594_reg[0] ;
  output [0:0]\bottom_1_reg_599_reg[1] ;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]D;
  output \cmp_i_i603_i_reg_614_reg[0] ;
  output ce0;
  output [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [7:0]\src_buf3_3_reg_729_reg[15]_0 ;
  output [7:0]\src_buf1_3_reg_723_reg[15]_0 ;
  output [7:0]\src_buf3_1_fu_116_reg[23]_0 ;
  output [7:0]\src_buf2_fu_112_reg[23]_0 ;
  output [7:0]\src_buf1_fu_108_reg[23]_0 ;
  output [7:0]\GradientValuesX_reg_735_reg[7]_0 ;
  output [7:0]\GradientValuesY_reg_741_reg[7]_0 ;
  output pop;
  output push;
  output push_0;
  output [11:0]\col_1_reg_674_reg[11]_0 ;
  output [7:0]\P1_fu_124_reg[7]_0 ;
  output [7:0]\P0_fu_120_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_rst_n;
  input ram_reg_2;
  input in_mat_data_empty_n;
  input grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input [15:0]\icmp_ln225_reg_682_reg[0]_0 ;
  input [1:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]ram_reg_2_2;
  input ram_reg_0;
  input ram_reg_0_0;
  input \ap_CS_fsm_reg[5]_0 ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [7:0]\P0_fu_120_reg[7]_1 ;
  input [7:0]\P1_fu_124_reg[7]_1 ;
  input [1:0]q_fu_80;
  input \trunc_ln438_reg_765_reg[0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input full_n_reg;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  input [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  input [23:0]\src_buf3_2_reg_717_reg[23]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]\GradientValuesX_reg_735_reg[7]_0 ;
  wire [7:0]\GradientValuesY_reg_741_reg[7]_0 ;
  wire P0_fu_120;
  wire [7:0]\P0_fu_120_reg[7]_0 ;
  wire [7:0]\P0_fu_120_reg[7]_1 ;
  wire [7:0]\P1_fu_124_reg[7]_0 ;
  wire [7:0]\P1_fu_124_reg[7]_1 ;
  wire [2:0]Q;
  wire \SRL_SIG[0][7]_i_3_n_9 ;
  wire \SRL_SIG[0][7]_i_4_n_9 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]WEA;
  wire \ap_CS_fsm[5]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_9;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9;
  wire ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  wire [7:0]ap_return_0;
  wire [7:0]ap_return_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col_1;
  wire [7:0]b2_val;
  wire [0:0]\bottom_1_reg_599_reg[1] ;
  wire ce0;
  wire \cmp_i_i603_i_reg_614_reg[0] ;
  wire [12:12]col_1_reg_674;
  wire [12:12]col_1_reg_674_pp0_iter1_reg;
  wire [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  wire [11:0]\col_1_reg_674_reg[11]_0 ;
  wire [12:0]col_2_fu_432_p2;
  wire col_fu_104;
  wire col_fu_1040_in;
  wire \col_fu_104_reg_n_9_[0] ;
  wire \col_fu_104_reg_n_9_[10] ;
  wire \col_fu_104_reg_n_9_[11] ;
  wire \col_fu_104_reg_n_9_[12] ;
  wire \col_fu_104_reg_n_9_[1] ;
  wire \col_fu_104_reg_n_9_[2] ;
  wire \col_fu_104_reg_n_9_[3] ;
  wire \col_fu_104_reg_n_9_[4] ;
  wire \col_fu_104_reg_n_9_[5] ;
  wire \col_fu_104_reg_n_9_[6] ;
  wire \col_fu_104_reg_n_9_[7] ;
  wire \col_fu_104_reg_n_9_[8] ;
  wire \col_fu_104_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire full_n_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out;
  wire icmp_ln225_fu_426_p2_carry__0_i_1_n_9;
  wire icmp_ln225_fu_426_p2_carry__0_i_5_n_9;
  wire icmp_ln225_fu_426_p2_carry__0_n_10;
  wire icmp_ln225_fu_426_p2_carry__0_n_11;
  wire icmp_ln225_fu_426_p2_carry__0_n_12;
  wire icmp_ln225_fu_426_p2_carry_n_10;
  wire icmp_ln225_fu_426_p2_carry_n_11;
  wire icmp_ln225_fu_426_p2_carry_n_12;
  wire icmp_ln225_fu_426_p2_carry_n_9;
  wire icmp_ln225_reg_682;
  wire icmp_ln225_reg_682_pp0_iter1_reg;
  wire icmp_ln225_reg_682_pp0_iter2_reg;
  wire icmp_ln225_reg_682_pp0_iter3_reg;
  wire [15:0]\icmp_ln225_reg_682_reg[0]_0 ;
  wire \icmp_ln250_reg_701[0]_i_1_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_2_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_3_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_4_n_9 ;
  wire \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ;
  wire \icmp_ln250_reg_701_reg_n_9_[0] ;
  wire in_mat_data_empty_n;
  wire [7:0]m2_val;
  wire \mOutPtr[1]_i_3_n_9 ;
  wire \mOutPtr[1]_i_4_n_9 ;
  wire p_3_in;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire [1:0]q_fu_80;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_12__0_n_9;
  wire ram_reg_0_i_30_n_9;
  wire ram_reg_0_i_31_n_9;
  wire ram_reg_2;
  wire [1:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [1:0]ram_reg_2_2;
  wire src_buf1_1_fu_132;
  wire src_buf1_1_fu_1320_in;
  wire \src_buf1_1_fu_132_reg_n_9_[0] ;
  wire \src_buf1_1_fu_132_reg_n_9_[10] ;
  wire \src_buf1_1_fu_132_reg_n_9_[11] ;
  wire \src_buf1_1_fu_132_reg_n_9_[12] ;
  wire \src_buf1_1_fu_132_reg_n_9_[13] ;
  wire \src_buf1_1_fu_132_reg_n_9_[14] ;
  wire \src_buf1_1_fu_132_reg_n_9_[15] ;
  wire \src_buf1_1_fu_132_reg_n_9_[16] ;
  wire \src_buf1_1_fu_132_reg_n_9_[17] ;
  wire \src_buf1_1_fu_132_reg_n_9_[18] ;
  wire \src_buf1_1_fu_132_reg_n_9_[19] ;
  wire \src_buf1_1_fu_132_reg_n_9_[1] ;
  wire \src_buf1_1_fu_132_reg_n_9_[20] ;
  wire \src_buf1_1_fu_132_reg_n_9_[21] ;
  wire \src_buf1_1_fu_132_reg_n_9_[22] ;
  wire \src_buf1_1_fu_132_reg_n_9_[23] ;
  wire \src_buf1_1_fu_132_reg_n_9_[2] ;
  wire \src_buf1_1_fu_132_reg_n_9_[3] ;
  wire \src_buf1_1_fu_132_reg_n_9_[4] ;
  wire \src_buf1_1_fu_132_reg_n_9_[5] ;
  wire \src_buf1_1_fu_132_reg_n_9_[6] ;
  wire \src_buf1_1_fu_132_reg_n_9_[7] ;
  wire \src_buf1_1_fu_132_reg_n_9_[8] ;
  wire \src_buf1_1_fu_132_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_reg_705;
  wire src_buf1_2_reg_7050;
  wire [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  wire [7:0]\src_buf1_3_reg_723_reg[15]_0 ;
  wire [7:0]\src_buf1_fu_108_reg[23]_0 ;
  wire [23:0]src_buf2_1_fu_128;
  wire [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  wire \src_buf2_2_reg_711_reg_n_9_[0] ;
  wire \src_buf2_2_reg_711_reg_n_9_[10] ;
  wire \src_buf2_2_reg_711_reg_n_9_[11] ;
  wire \src_buf2_2_reg_711_reg_n_9_[12] ;
  wire \src_buf2_2_reg_711_reg_n_9_[13] ;
  wire \src_buf2_2_reg_711_reg_n_9_[14] ;
  wire \src_buf2_2_reg_711_reg_n_9_[15] ;
  wire \src_buf2_2_reg_711_reg_n_9_[1] ;
  wire \src_buf2_2_reg_711_reg_n_9_[2] ;
  wire \src_buf2_2_reg_711_reg_n_9_[3] ;
  wire \src_buf2_2_reg_711_reg_n_9_[4] ;
  wire \src_buf2_2_reg_711_reg_n_9_[5] ;
  wire \src_buf2_2_reg_711_reg_n_9_[6] ;
  wire \src_buf2_2_reg_711_reg_n_9_[7] ;
  wire \src_buf2_2_reg_711_reg_n_9_[8] ;
  wire \src_buf2_2_reg_711_reg_n_9_[9] ;
  wire [7:0]\src_buf2_fu_112_reg[23]_0 ;
  wire [7:0]\src_buf3_1_fu_116_reg[23]_0 ;
  wire [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  wire \src_buf3_2_reg_717_reg_n_9_[0] ;
  wire \src_buf3_2_reg_717_reg_n_9_[10] ;
  wire \src_buf3_2_reg_717_reg_n_9_[11] ;
  wire \src_buf3_2_reg_717_reg_n_9_[12] ;
  wire \src_buf3_2_reg_717_reg_n_9_[13] ;
  wire \src_buf3_2_reg_717_reg_n_9_[14] ;
  wire \src_buf3_2_reg_717_reg_n_9_[15] ;
  wire \src_buf3_2_reg_717_reg_n_9_[1] ;
  wire \src_buf3_2_reg_717_reg_n_9_[2] ;
  wire \src_buf3_2_reg_717_reg_n_9_[3] ;
  wire \src_buf3_2_reg_717_reg_n_9_[4] ;
  wire \src_buf3_2_reg_717_reg_n_9_[5] ;
  wire \src_buf3_2_reg_717_reg_n_9_[6] ;
  wire \src_buf3_2_reg_717_reg_n_9_[7] ;
  wire \src_buf3_2_reg_717_reg_n_9_[8] ;
  wire \src_buf3_2_reg_717_reg_n_9_[9] ;
  wire [7:0]\src_buf3_3_reg_729_reg[15]_0 ;
  wire [23:0]src_buf3_fu_136;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire \trunc_ln438_reg_765_reg[0] ;
  wire [3:0]NLW_icmp_ln225_fu_426_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln225_fu_426_p2_carry__0_O_UNCONNECTED;

  FDRE \GradientValuesX_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[0]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[1]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[2]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[3]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[4]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[5]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[6]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[7]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[0]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[1]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[2]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[3]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[4]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[5]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[6]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[7]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\P0_fu_120_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\P0_fu_120_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\P0_fu_120_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\P0_fu_120_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\P0_fu_120_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\P0_fu_120_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\P0_fu_120_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\P0_fu_120_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\P1_fu_124_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\P1_fu_124_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\P1_fu_124_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\P1_fu_124_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\P1_fu_124_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\P1_fu_124_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\P1_fu_124_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\P1_fu_124_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[0]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [0]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[0]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [0]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[1]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [1]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[1]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[2]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [2]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[2]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [2]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[3]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [3]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[3]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[4]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [4]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[4]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[5]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [5]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[5]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[6]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [6]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[6]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [6]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG[0][7]_i_3_n_9 ),
        .I1(p_dstgy_data_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG[0][7]_i_3_n_9 ),
        .I1(p_dstgx_data_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[7]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [7]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[7]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q[2]),
        .I2(\SRL_SIG[0][7]_i_4_n_9 ),
        .I3(Q[1]),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(\SRL_SIG[0][7]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .O(\SRL_SIG[0][7]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8A8A80020202020)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\ap_CS_fsm[5]_i_2_n_9 ),
        .I4(icmp_ln225_reg_682_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter5_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9),
        .Q(ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [0]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [10]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [11]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(col_1_reg_674),
        .Q(col_1_reg_674_pp0_iter1_reg),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [1]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [2]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [3]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [4]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [5]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [6]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [7]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [8]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [9]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[0]),
        .Q(\col_1_reg_674_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[10] ),
        .Q(\col_1_reg_674_reg[11]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[11] ),
        .Q(\col_1_reg_674_reg[11]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[12]),
        .Q(col_1_reg_674),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[1] ),
        .Q(\col_1_reg_674_reg[11]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[2] ),
        .Q(\col_1_reg_674_reg[11]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[3] ),
        .Q(\col_1_reg_674_reg[11]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[4] ),
        .Q(\col_1_reg_674_reg[11]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[5] ),
        .Q(\col_1_reg_674_reg[11]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[6] ),
        .Q(\col_1_reg_674_reg[11]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[7] ),
        .Q(\col_1_reg_674_reg[11]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[8] ),
        .Q(\col_1_reg_674_reg[11]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[9] ),
        .Q(\col_1_reg_674_reg[11]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[0]),
        .Q(\col_fu_104_reg_n_9_[0] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[10]),
        .Q(\col_fu_104_reg_n_9_[10] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[11]),
        .Q(\col_fu_104_reg_n_9_[11] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[12]),
        .Q(\col_fu_104_reg_n_9_[12] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[1]),
        .Q(\col_fu_104_reg_n_9_[1] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[2]),
        .Q(\col_fu_104_reg_n_9_[2] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[3]),
        .Q(\col_fu_104_reg_n_9_[3] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[4]),
        .Q(\col_fu_104_reg_n_9_[4] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[5]),
        .Q(\col_fu_104_reg_n_9_[5] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[6]),
        .Q(\col_fu_104_reg_n_9_[6] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[7]),
        .Q(\col_fu_104_reg_n_9_[7] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[8]),
        .Q(\col_fu_104_reg_n_9_[8] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[9]),
        .Q(\col_fu_104_reg_n_9_[9] ),
        .R(col_fu_104));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .E(P0_fu_120),
        .\GradientValuesX_reg_735_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\GradientValuesY_reg_741_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\P0_fu_120_reg[7] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din),
        .\P0_fu_120_reg[7]_0 (\P0_fu_120_reg[7]_1 ),
        .\P1_fu_124_reg[7] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din),
        .\P1_fu_124_reg[7]_0 (\P1_fu_124_reg[7]_1 ),
        .Q({\col_fu_104_reg_n_9_[12] ,\col_fu_104_reg_n_9_[11] ,\col_fu_104_reg_n_9_[10] ,\col_fu_104_reg_n_9_[9] ,\col_fu_104_reg_n_9_[8] ,\col_fu_104_reg_n_9_[7] ,\col_fu_104_reg_n_9_[6] ,\col_fu_104_reg_n_9_[5] ,\col_fu_104_reg_n_9_[4] ,\col_fu_104_reg_n_9_[3] ,\col_fu_104_reg_n_9_[2] ,\col_fu_104_reg_n_9_[1] ,\col_fu_104_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(col_fu_104),
        .\ap_CS_fsm_reg[5] (Q[1]),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm[5]_i_2_n_9 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[6] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[6]_0 (ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .\ap_CS_fsm_reg[6]_1 (ram_reg_2_1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0] ),
        .\col_fu_104_reg[12] ({ap_sig_allocacmp_col_1[12],ap_sig_allocacmp_col_1[0]}),
        .\col_fu_104_reg[12]_0 (col_2_fu_432_p2),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(col_fu_1040_in),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_64),
        .icmp_ln225_reg_682(icmp_ln225_reg_682),
        .\icmp_ln225_reg_682_reg[0] (\icmp_ln225_reg_682_reg[0]_0 [13:0]),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 (src_buf1_1_fu_132),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\src_buf3_1_fu_116_reg[0] (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .\width_reg_68_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s grp_xFSobel3x3_3_1_16_0_s_fu_362
       (.D(ap_return_0),
        .Q({src_buf3_fu_136[23:16],src_buf3_fu_136[7:0]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg_reg_0(\cmp_i_i603_i_reg_614_reg[0] ),
        .ap_ce_reg_reg_1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .\ap_return_1_int_reg_reg[7]_0 (ap_return_1),
        .\b2_val_read_reg_206_reg[7] ({b2_val,\src_buf3_2_reg_717_reg_n_9_[7] ,\src_buf3_2_reg_717_reg_n_9_[6] ,\src_buf3_2_reg_717_reg_n_9_[5] ,\src_buf3_2_reg_717_reg_n_9_[4] ,\src_buf3_2_reg_717_reg_n_9_[3] ,\src_buf3_2_reg_717_reg_n_9_[2] ,\src_buf3_2_reg_717_reg_n_9_[1] ,\src_buf3_2_reg_717_reg_n_9_[0] }),
        .\m2_val_read_reg_212_reg[7] ({m2_val,\src_buf2_2_reg_711_reg_n_9_[7] ,\src_buf2_2_reg_711_reg_n_9_[6] ,\src_buf2_2_reg_711_reg_n_9_[5] ,\src_buf2_2_reg_711_reg_n_9_[4] ,\src_buf2_2_reg_711_reg_n_9_[3] ,\src_buf2_2_reg_711_reg_n_9_[2] ,\src_buf2_2_reg_711_reg_n_9_[1] ,\src_buf2_2_reg_711_reg_n_9_[0] }),
        .\out_pix_2_reg_213_reg[10] ({src_buf1_2_reg_705[23:16],src_buf1_2_reg_705[7:0]}),
        .\out_pix_2_reg_213_reg[10]_0 ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23:16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7:0]}),
        .\out_pix_2_reg_213_reg[10]_1 ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23:16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7:0]}),
        .\out_pix_2_reg_213_reg[10]_2 ({\src_buf1_1_fu_132_reg_n_9_[23] ,\src_buf1_1_fu_132_reg_n_9_[22] ,\src_buf1_1_fu_132_reg_n_9_[21] ,\src_buf1_1_fu_132_reg_n_9_[20] ,\src_buf1_1_fu_132_reg_n_9_[19] ,\src_buf1_1_fu_132_reg_n_9_[18] ,\src_buf1_1_fu_132_reg_n_9_[17] ,\src_buf1_1_fu_132_reg_n_9_[16] ,\src_buf1_1_fu_132_reg_n_9_[7] ,\src_buf1_1_fu_132_reg_n_9_[6] ,\src_buf1_1_fu_132_reg_n_9_[5] ,\src_buf1_1_fu_132_reg_n_9_[4] ,\src_buf1_1_fu_132_reg_n_9_[3] ,\src_buf1_1_fu_132_reg_n_9_[2] ,\src_buf1_1_fu_132_reg_n_9_[1] ,\src_buf1_1_fu_132_reg_n_9_[0] }),
        .\out_pix_6_reg_218_reg[10] ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23:16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7:0]}),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln225_fu_426_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln225_fu_426_p2_carry_n_9,icmp_ln225_fu_426_p2_carry_n_10,icmp_ln225_fu_426_p2_carry_n_11,icmp_ln225_fu_426_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .O(NLW_icmp_ln225_fu_426_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln225_fu_426_p2_carry__0
       (.CI(icmp_ln225_fu_426_p2_carry_n_9),
        .CO({CO,icmp_ln225_fu_426_p2_carry__0_n_10,icmp_ln225_fu_426_p2_carry__0_n_11,icmp_ln225_fu_426_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln225_fu_426_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .O(NLW_icmp_ln225_fu_426_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln225_fu_426_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln225_fu_426_p2_carry__0_i_1
       (.I0(\icmp_ln225_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln225_reg_682_reg[0]_0 [15]),
        .O(icmp_ln225_fu_426_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln225_fu_426_p2_carry__0_i_5
       (.I0(\icmp_ln225_reg_682_reg[0]_0 [15]),
        .I1(\icmp_ln225_reg_682_reg[0]_0 [14]),
        .O(icmp_ln225_fu_426_p2_carry__0_i_5_n_9));
  FDRE \icmp_ln225_reg_682_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln225_reg_682),
        .Q(icmp_ln225_reg_682_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln225_reg_682_pp0_iter1_reg),
        .Q(icmp_ln225_reg_682_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln225_reg_682_pp0_iter2_reg),
        .Q(icmp_ln225_reg_682_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CO),
        .Q(icmp_ln225_reg_682),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \icmp_ln250_reg_701[0]_i_1 
       (.I0(\icmp_ln250_reg_701[0]_i_2_n_9 ),
        .I1(icmp_ln225_reg_682_pp0_iter1_reg),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .O(\icmp_ln250_reg_701[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icmp_ln250_reg_701[0]_i_2 
       (.I0(\icmp_ln250_reg_701[0]_i_3_n_9 ),
        .I1(\icmp_ln250_reg_701[0]_i_4_n_9 ),
        .I2(\cmp_i_i603_i_reg_614_reg[0] ),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\icmp_ln250_reg_701[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln250_reg_701[0]_i_3 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .I4(col_1_reg_674_pp0_iter1_reg),
        .I5(icmp_ln225_reg_682_pp0_iter1_reg),
        .O(\icmp_ln250_reg_701[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln250_reg_701[0]_i_4 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .I5(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .O(\icmp_ln250_reg_701[0]_i_4_n_9 ));
  (* srl_bus_name = "inst/\\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .Q(\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ));
  FDRE \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ),
        .Q(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .R(1'b0));
  FDRE \icmp_ln250_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln250_reg_701[0]_i_1_n_9 ),
        .Q(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF200220000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(\mOutPtr[1]_i_4_n_9 ),
        .I2(full_n_reg),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(pop));
  LUT5 #(
    .INIT(32'hFFD50000)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I4(Q[1]),
        .O(\mOutPtr[1]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[1]_i_4 
       (.I0(icmp_ln225_reg_682),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_2_1),
        .O(\mOutPtr[1]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_12__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln225_reg_682),
        .O(ram_reg_0_i_12__0_n_9));
  LUT6 #(
    .INIT(64'h3202020200000000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_2_0[1]),
        .I1(ram_reg_0_i_12__0_n_9),
        .I2(ram_reg_2_1),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2_2[1]),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\bottom_1_reg_599_reg[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\cmp_i_i603_i_reg_614_reg[0] ),
        .I2(Q[1]),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(ce0));
  LUT6 #(
    .INIT(64'h0F08000800000000)) 
    ram_reg_0_i_23
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_i_12__0_n_9),
        .I3(ram_reg_2_1),
        .I4(ram_reg_0_0),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAAAAA)) 
    ram_reg_0_i_24
       (.I0(\trunc_ln311_reg_594_reg[0] ),
        .I1(ram_reg_2),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFF002000000000)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_30_n_9),
        .I1(ram_reg_2_2[0]),
        .I2(Q[1]),
        .I3(ram_reg_2_2[1]),
        .I4(ram_reg_0_i_31_n_9),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\trunc_ln311_reg_594_reg[0] ));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_30
       (.I0(in_mat_data_empty_n),
        .I1(ram_reg_2_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln225_reg_682),
        .O(ram_reg_0_i_30_n_9));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_0_i_31
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln225_reg_682),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .I4(ram_reg_2_0[1]),
        .I5(ram_reg_2_0[0]),
        .O(ram_reg_0_i_31_n_9));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_buf1_1_fu_132[23]_i_2 
       (.I0(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .I1(icmp_ln225_reg_682_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(src_buf1_1_fu_1320_in));
  FDRE \src_buf1_1_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[0]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[10]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[11]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[12]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[13]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[14]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[15]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[16]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[17]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[18]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[19]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[1]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[20]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[21]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[22]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[23]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[2]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[3]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[4]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[5]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[6]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[7]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[8]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[9]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf1_2_reg_705[23]_i_1 
       (.I0(icmp_ln225_reg_682_pp0_iter2_reg),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(src_buf1_2_reg_7050));
  FDRE \src_buf1_2_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [0]),
        .Q(src_buf1_2_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [10]),
        .Q(src_buf1_2_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [11]),
        .Q(src_buf1_2_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [12]),
        .Q(src_buf1_2_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [13]),
        .Q(src_buf1_2_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [14]),
        .Q(src_buf1_2_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [15]),
        .Q(src_buf1_2_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [16]),
        .Q(src_buf1_2_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [17]),
        .Q(src_buf1_2_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [18]),
        .Q(src_buf1_2_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [19]),
        .Q(src_buf1_2_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [1]),
        .Q(src_buf1_2_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [20]),
        .Q(src_buf1_2_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [21]),
        .Q(src_buf1_2_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [22]),
        .Q(src_buf1_2_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [23]),
        .Q(src_buf1_2_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [2]),
        .Q(src_buf1_2_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [3]),
        .Q(src_buf1_2_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [4]),
        .Q(src_buf1_2_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [5]),
        .Q(src_buf1_2_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [6]),
        .Q(src_buf1_2_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [7]),
        .Q(src_buf1_2_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [8]),
        .Q(src_buf1_2_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [9]),
        .Q(src_buf1_2_reg_705[9]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[17] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[18] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[19] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[20] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[21] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[22] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[23] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .R(1'b0));
  FDRE \src_buf1_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[0] ),
        .Q(src_buf2_1_fu_128[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[10] ),
        .Q(src_buf2_1_fu_128[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[11] ),
        .Q(src_buf2_1_fu_128[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[12] ),
        .Q(src_buf2_1_fu_128[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[13] ),
        .Q(src_buf2_1_fu_128[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[14] ),
        .Q(src_buf2_1_fu_128[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[15] ),
        .Q(src_buf2_1_fu_128[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[0]),
        .Q(src_buf2_1_fu_128[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[1]),
        .Q(src_buf2_1_fu_128[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[2]),
        .Q(src_buf2_1_fu_128[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[3]),
        .Q(src_buf2_1_fu_128[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[1] ),
        .Q(src_buf2_1_fu_128[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[4]),
        .Q(src_buf2_1_fu_128[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[5]),
        .Q(src_buf2_1_fu_128[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[6]),
        .Q(src_buf2_1_fu_128[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[7]),
        .Q(src_buf2_1_fu_128[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[2] ),
        .Q(src_buf2_1_fu_128[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[3] ),
        .Q(src_buf2_1_fu_128[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[4] ),
        .Q(src_buf2_1_fu_128[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[5] ),
        .Q(src_buf2_1_fu_128[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[6] ),
        .Q(src_buf2_1_fu_128[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[7] ),
        .Q(src_buf2_1_fu_128[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[8] ),
        .Q(src_buf2_1_fu_128[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[9] ),
        .Q(src_buf2_1_fu_128[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_2_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [0]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [10]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [11]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [12]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [13]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [14]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [15]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [16]),
        .Q(m2_val[0]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [17]),
        .Q(m2_val[1]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [18]),
        .Q(m2_val[2]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [19]),
        .Q(m2_val[3]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [1]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [20]),
        .Q(m2_val[4]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [21]),
        .Q(m2_val[5]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [22]),
        .Q(m2_val[6]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [23]),
        .Q(m2_val[7]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [2]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [3]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [4]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [5]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [6]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [7]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [8]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [9]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[9] ),
        .R(1'b0));
  FDRE \src_buf2_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [0]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [10]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [11]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [12]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [13]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [14]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [15]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [16]),
        .Q(b2_val[0]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [17]),
        .Q(b2_val[1]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [18]),
        .Q(b2_val[2]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [19]),
        .Q(b2_val[3]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [1]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [20]),
        .Q(b2_val[4]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [21]),
        .Q(b2_val[5]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [22]),
        .Q(b2_val[6]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [23]),
        .Q(b2_val[7]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [2]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [3]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [4]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [5]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [6]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [7]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [8]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [9]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf3_3_reg_729[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(p_3_in));
  FDRE \src_buf3_3_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .R(1'b0));
  FDRE \src_buf3_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[0] ),
        .Q(src_buf3_fu_136[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[10] ),
        .Q(src_buf3_fu_136[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[11] ),
        .Q(src_buf3_fu_136[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[12] ),
        .Q(src_buf3_fu_136[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[13] ),
        .Q(src_buf3_fu_136[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[14] ),
        .Q(src_buf3_fu_136[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[15] ),
        .Q(src_buf3_fu_136[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[0]),
        .Q(src_buf3_fu_136[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[1]),
        .Q(src_buf3_fu_136[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[2]),
        .Q(src_buf3_fu_136[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[3]),
        .Q(src_buf3_fu_136[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[1] ),
        .Q(src_buf3_fu_136[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[4]),
        .Q(src_buf3_fu_136[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[5]),
        .Q(src_buf3_fu_136[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[6]),
        .Q(src_buf3_fu_136[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[7]),
        .Q(src_buf3_fu_136[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[2] ),
        .Q(src_buf3_fu_136[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[3] ),
        .Q(src_buf3_fu_136[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[4] ),
        .Q(src_buf3_fu_136[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[5] ),
        .Q(src_buf3_fu_136[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[6] ),
        .Q(src_buf3_fu_136[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[7] ),
        .Q(src_buf3_fu_136[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[8] ),
        .Q(src_buf3_fu_136[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[9] ),
        .Q(src_buf3_fu_136[9]),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[7]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [7]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2
   (ap_done_cache_1,
    ap_loop_init_int_reg,
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ,
    ap_loop_exit_ready_pp0_iter2_reg_reg_0,
    D,
    \i_fu_76_reg[0]_0 ,
    \i_fu_76_reg[1]_0 ,
    ap_loop_init_int_reg_0,
    q_fu_80,
    \GradientValuesX_fu_72_reg[7]_0 ,
    \GradientValuesY_fu_68_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[8] ,
    Q,
    \ap_CS_fsm_reg[8]_0 ,
    \GradientValuesY_fu_68_reg[7]_1 ,
    \GradientValuesX_fu_72_reg[7]_1 ,
    ap_rst_n,
    \trunc_ln435_reg_743_reg[7]_0 ,
    \trunc_ln436_reg_749_reg[7]_0 ,
    \trunc_ln433_reg_754_reg[7]_0 ,
    \trunc_ln441_reg_760_reg[7]_0 ,
    \trunc_ln438_reg_765_reg[7]_0 ,
    \ref_tmp1_reg_775_reg[0]_0 );
  output ap_done_cache_1;
  output ap_loop_init_int_reg;
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ;
  output ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  output [1:0]D;
  output \i_fu_76_reg[0]_0 ;
  output \i_fu_76_reg[1]_0 ;
  output ap_loop_init_int_reg_0;
  output [1:0]q_fu_80;
  output [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  output [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input \ap_CS_fsm_reg[8] ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[8]_0 ;
  input [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  input [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  input ap_rst_n;
  input [7:0]\trunc_ln435_reg_743_reg[7]_0 ;
  input [7:0]\trunc_ln436_reg_749_reg[7]_0 ;
  input [7:0]\trunc_ln433_reg_754_reg[7]_0 ;
  input [7:0]\trunc_ln441_reg_760_reg[7]_0 ;
  input [7:0]\trunc_ln438_reg_765_reg[7]_0 ;
  input \ref_tmp1_reg_775_reg[0]_0 ;

  wire [1:0]D;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  wire GradientValuesY_fu_68;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_done_cache_1;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_10;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_11;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_12;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_13;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_14;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_15;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_16;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_17;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_9;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_10;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_11;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_12;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_13;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_14;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_15;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_16;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_17;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_9;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire i_fu_761;
  wire \i_fu_76_reg[0]_0 ;
  wire \i_fu_76_reg[1]_0 ;
  wire icmp_ln432_fu_188_p2;
  wire icmp_ln432_reg_739;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ;
  wire [3:3]p_0_in;
  wire [1:0]q_fu_80;
  wire [7:0]ref_tmp1_reg_775;
  wire \ref_tmp1_reg_775_reg[0]_0 ;
  wire [7:0]ref_tmp_reg_770;
  wire [7:0]trunc_ln433_reg_754;
  wire [7:0]\trunc_ln433_reg_754_reg[7]_0 ;
  wire [7:0]trunc_ln435_reg_743;
  wire [7:0]\trunc_ln435_reg_743_reg[7]_0 ;
  wire [7:0]trunc_ln436_reg_749;
  wire [7:0]\trunc_ln436_reg_749_reg[7]_0 ;
  wire [7:0]trunc_ln438_reg_765;
  wire [7:0]\trunc_ln438_reg_765_reg[7]_0 ;
  wire [7:0]trunc_ln441_reg_760;
  wire [7:0]\trunc_ln441_reg_760_reg[7]_0 ;

  FDRE \GradientValuesX_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_760),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_0),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(GradientValuesY_fu_68),
        .\GradientValuesX_fu_72_reg[7] (\GradientValuesX_fu_72_reg[7]_1 ),
        .\GradientValuesY_fu_68_reg[7] (\GradientValuesY_fu_68_reg[7]_1 ),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (ap_loop_exit_ready_pp0_iter2_reg_reg_0),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_1(ap_done_cache_1),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready),
        .i_4_fu_194_p2(i_4_fu_194_p2),
        .i_fu_760(i_fu_760),
        .\i_fu_76_reg[0] (i_fu_761),
        .icmp_ln432_fu_188_p2(icmp_ln432_fu_188_p2),
        .p_0_in(p_0_in),
        .q_fu_80(q_fu_80),
        .\q_fu_80_reg[3] (flow_control_loop_pipe_sequential_init_U_n_38),
        .ref_tmp1_reg_775(ref_tmp1_reg_775),
        .\ref_tmp1_reg_775_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .ref_tmp_reg_770(ref_tmp_reg_770),
        .\ref_tmp_reg_770_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\trunc_ln435_reg_743_reg[7] (\i_fu_76_reg[0]_0 ),
        .\trunc_ln435_reg_743_reg[7]_0 (\i_fu_76_reg[1]_0 ));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s grp_xFGradientX3x3_16_0_s_fu_140
       (.Q(trunc_ln433_reg_754),
        .ap_clk(ap_clk),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] (grp_xFGradientX3x3_16_0_s_fu_140_n_17),
        .\out_pix_6_reg_218_reg[14]_0 (trunc_ln436_reg_749),
        .\out_pix_6_reg_218_reg[14]_1 (trunc_ln435_reg_743),
        .\ref_tmp_reg_770_reg[0] (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ),
        .\trunc_ln62_reg_223_reg[1]_0 (grp_xFGradientX3x3_16_0_s_fu_140_n_9),
        .\trunc_ln62_reg_223_reg[1]_1 (grp_xFGradientX3x3_16_0_s_fu_140_n_10),
        .\trunc_ln62_reg_223_reg[1]_2 (grp_xFGradientX3x3_16_0_s_fu_140_n_11),
        .\trunc_ln62_reg_223_reg[1]_3 (grp_xFGradientX3x3_16_0_s_fu_140_n_12),
        .\trunc_ln62_reg_223_reg[5]_0 (grp_xFGradientX3x3_16_0_s_fu_140_n_13),
        .\trunc_ln62_reg_223_reg[5]_1 (grp_xFGradientX3x3_16_0_s_fu_140_n_14),
        .\trunc_ln62_reg_223_reg[5]_2 (grp_xFGradientX3x3_16_0_s_fu_140_n_15),
        .\trunc_ln62_reg_223_reg[5]_3 (grp_xFGradientX3x3_16_0_s_fu_140_n_16));
  sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s grp_xFGradientY3x3_16_0_s_fu_153
       (.Q(trunc_ln438_reg_765),
        .ap_clk(ap_clk),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] (grp_xFGradientY3x3_16_0_s_fu_153_n_9),
        .\out_pix_2_reg_213_reg[14]_0 (grp_xFGradientY3x3_16_0_s_fu_153_n_10),
        .\out_pix_2_reg_213_reg[14]_1 (grp_xFGradientY3x3_16_0_s_fu_153_n_11),
        .\out_pix_2_reg_213_reg[14]_2 (grp_xFGradientY3x3_16_0_s_fu_153_n_12),
        .\out_pix_2_reg_213_reg[14]_3 (grp_xFGradientY3x3_16_0_s_fu_153_n_13),
        .\out_pix_2_reg_213_reg[14]_4 (grp_xFGradientY3x3_16_0_s_fu_153_n_14),
        .\out_pix_2_reg_213_reg[14]_5 (grp_xFGradientY3x3_16_0_s_fu_153_n_15),
        .\out_pix_2_reg_213_reg[14]_6 (grp_xFGradientY3x3_16_0_s_fu_153_n_16),
        .\out_pix_2_reg_213_reg[14]_7 (trunc_ln441_reg_760),
        .\ref_tmp1_reg_775_reg[0] (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ),
        .\trunc_ln110_1_reg_223_reg[0]_0 (grp_xFGradientY3x3_16_0_s_fu_153_n_17),
        .\trunc_ln110_1_reg_223_reg[7]_0 (trunc_ln433_reg_754),
        .\trunc_ln110_1_reg_223_reg[7]_1 (trunc_ln435_reg_743));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[0]),
        .Q(\i_fu_76_reg[0]_0 ),
        .R(1'b0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[1]),
        .Q(\i_fu_76_reg[1]_0 ),
        .R(1'b0));
  FDRE \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln432_reg_739),
        .Q(\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln432_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln432_fu_188_p2),
        .Q(icmp_ln432_reg_739),
        .R(1'b0));
  FDRE \q_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(p_0_in),
        .Q(q_fu_80[0]),
        .R(1'b0));
  FDRE \q_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(q_fu_80[1]),
        .R(1'b0));
  FDSE \ref_tmp1_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_17),
        .Q(ref_tmp1_reg_775[0]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_16),
        .Q(ref_tmp1_reg_775[1]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_15),
        .Q(ref_tmp1_reg_775[2]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_14),
        .Q(ref_tmp1_reg_775[3]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_13),
        .Q(ref_tmp1_reg_775[4]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_12),
        .Q(ref_tmp1_reg_775[5]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_11),
        .Q(ref_tmp1_reg_775[6]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_10),
        .Q(ref_tmp1_reg_775[7]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_9),
        .Q(ref_tmp_reg_770[0]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_10),
        .Q(ref_tmp_reg_770[1]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_11),
        .Q(ref_tmp_reg_770[2]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_12),
        .Q(ref_tmp_reg_770[3]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_13),
        .Q(ref_tmp_reg_770[4]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_14),
        .Q(ref_tmp_reg_770[5]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_15),
        .Q(ref_tmp_reg_770[6]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_16),
        .Q(ref_tmp_reg_770[7]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDRE \trunc_ln433_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [0]),
        .Q(trunc_ln433_reg_754[0]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [1]),
        .Q(trunc_ln433_reg_754[1]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [2]),
        .Q(trunc_ln433_reg_754[2]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [3]),
        .Q(trunc_ln433_reg_754[3]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [4]),
        .Q(trunc_ln433_reg_754[4]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [5]),
        .Q(trunc_ln433_reg_754[5]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [6]),
        .Q(trunc_ln433_reg_754[6]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [7]),
        .Q(trunc_ln433_reg_754[7]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [0]),
        .Q(trunc_ln435_reg_743[0]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [1]),
        .Q(trunc_ln435_reg_743[1]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [2]),
        .Q(trunc_ln435_reg_743[2]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [3]),
        .Q(trunc_ln435_reg_743[3]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [4]),
        .Q(trunc_ln435_reg_743[4]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [5]),
        .Q(trunc_ln435_reg_743[5]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [6]),
        .Q(trunc_ln435_reg_743[6]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [7]),
        .Q(trunc_ln435_reg_743[7]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [0]),
        .Q(trunc_ln436_reg_749[0]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [1]),
        .Q(trunc_ln436_reg_749[1]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [2]),
        .Q(trunc_ln436_reg_749[2]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [3]),
        .Q(trunc_ln436_reg_749[3]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [4]),
        .Q(trunc_ln436_reg_749[4]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [5]),
        .Q(trunc_ln436_reg_749[5]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [6]),
        .Q(trunc_ln436_reg_749[6]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [7]),
        .Q(trunc_ln436_reg_749[7]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [0]),
        .Q(trunc_ln438_reg_765[0]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [1]),
        .Q(trunc_ln438_reg_765[1]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [2]),
        .Q(trunc_ln438_reg_765[2]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [3]),
        .Q(trunc_ln438_reg_765[3]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [4]),
        .Q(trunc_ln438_reg_765[4]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [5]),
        .Q(trunc_ln438_reg_765[5]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [6]),
        .Q(trunc_ln438_reg_765[6]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [7]),
        .Q(trunc_ln438_reg_765[7]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [0]),
        .Q(trunc_ln441_reg_760[0]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [1]),
        .Q(trunc_ln441_reg_760[1]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [2]),
        .Q(trunc_ln441_reg_760[2]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [3]),
        .Q(trunc_ln441_reg_760[3]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [4]),
        .Q(trunc_ln441_reg_760[4]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [5]),
        .Q(trunc_ln441_reg_760[5]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [6]),
        .Q(trunc_ln441_reg_760[6]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [7]),
        .Q(trunc_ln441_reg_760[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
   (CO,
    ap_done_cache,
    ap_loop_init_int,
    ap_enable_reg_pp0_iter1_reg_0,
    axi_last_reg_194,
    D,
    DI,
    S,
    icmp_ln106_fu_149_p2_carry__2_0,
    icmp_ln106_fu_149_p2_carry__2_1,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_3,
    dst_1_data_empty_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    Q,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    out,
    icmp_ln111_fu_161_p2_carry__1_0,
    icmp_ln111_1_fu_167_p2_carry_0,
    icmp_ln111_1_fu_167_p2_carry_1,
    ap_block_pp0_stage0_subdone,
    SR,
    E);
  output [0:0]CO;
  output ap_done_cache;
  output ap_loop_init_int;
  output ap_enable_reg_pp0_iter1_reg_0;
  output axi_last_reg_194;
  output [0:0]D;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_2;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_loop_init_int_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_3;
  input dst_1_data_empty_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [1:0]Q;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [11:0]out;
  input [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_1;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire \axi_last_reg_194[0]_i_1_n_9 ;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln106_fu_149_p2_carry__0_n_10;
  wire icmp_ln106_fu_149_p2_carry__0_n_11;
  wire icmp_ln106_fu_149_p2_carry__0_n_12;
  wire icmp_ln106_fu_149_p2_carry__0_n_9;
  wire icmp_ln106_fu_149_p2_carry__1_n_10;
  wire icmp_ln106_fu_149_p2_carry__1_n_11;
  wire icmp_ln106_fu_149_p2_carry__1_n_12;
  wire icmp_ln106_fu_149_p2_carry__1_n_9;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  wire icmp_ln106_fu_149_p2_carry__2_n_10;
  wire icmp_ln106_fu_149_p2_carry__2_n_11;
  wire icmp_ln106_fu_149_p2_carry__2_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_10;
  wire icmp_ln106_fu_149_p2_carry_n_11;
  wire icmp_ln106_fu_149_p2_carry_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_9;
  wire icmp_ln111_1_fu_167_p2;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_1;
  wire icmp_ln111_1_fu_167_p2_carry_i_1_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_2_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_3_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_4_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_n_10;
  wire icmp_ln111_1_fu_167_p2_carry_n_11;
  wire icmp_ln111_1_fu_167_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2;
  wire icmp_ln111_fu_161_p2_carry__0_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_4_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_n_10;
  wire icmp_ln111_fu_161_p2_carry__0_n_11;
  wire icmp_ln111_fu_161_p2_carry__0_n_12;
  wire icmp_ln111_fu_161_p2_carry__0_n_9;
  wire [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  wire icmp_ln111_fu_161_p2_carry__1_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_n_11;
  wire icmp_ln111_fu_161_p2_carry__1_n_12;
  wire icmp_ln111_fu_161_p2_carry_i_5_n_9;
  wire icmp_ln111_fu_161_p2_carry_i_6_n_9;
  wire icmp_ln111_fu_161_p2_carry_i_7_n_9;
  wire icmp_ln111_fu_161_p2_carry_i_8_n_9;
  wire icmp_ln111_fu_161_p2_carry_n_10;
  wire icmp_ln111_fu_161_p2_carry_n_11;
  wire icmp_ln111_fu_161_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2_carry_n_9;
  wire [11:0]j_2_fu_155_p2;
  wire \j_fu_72_reg_n_9_[0] ;
  wire \j_fu_72_reg_n_9_[10] ;
  wire \j_fu_72_reg_n_9_[11] ;
  wire \j_fu_72_reg_n_9_[1] ;
  wire \j_fu_72_reg_n_9_[2] ;
  wire \j_fu_72_reg_n_9_[3] ;
  wire \j_fu_72_reg_n_9_[4] ;
  wire \j_fu_72_reg_n_9_[5] ;
  wire \j_fu_72_reg_n_9_[6] ;
  wire \j_fu_72_reg_n_9_[7] ;
  wire \j_fu_72_reg_n_9_[8] ;
  wire \j_fu_72_reg_n_9_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88A8A8A800A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_3),
        .I4(dst_1_data_empty_n),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \axi_last_reg_194[0]_i_1 
       (.I0(icmp_ln111_1_fu_167_p2),
        .I1(icmp_ln111_fu_161_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .I4(axi_last_reg_194),
        .O(\axi_last_reg_194[0]_i_1_n_9 ));
  FDRE \axi_last_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_194[0]_i_1_n_9 ),
        .Q(axi_last_reg_194),
        .R(1'b0));
  sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\ap_CS_fsm_reg[1] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(j_2_fu_155_p2),
        .icmp_ln111_fu_161_p2_carry(icmp_ln111_fu_161_p2_carry__1_0[11:0]),
        .icmp_ln111_fu_161_p2_carry_0(icmp_ln111_fu_161_p2_carry_i_8_n_9),
        .icmp_ln111_fu_161_p2_carry_1(icmp_ln111_fu_161_p2_carry_i_7_n_9),
        .icmp_ln111_fu_161_p2_carry_2(icmp_ln111_fu_161_p2_carry_i_6_n_9),
        .icmp_ln111_fu_161_p2_carry_3(icmp_ln111_fu_161_p2_carry_i_5_n_9),
        .\j_fu_72_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\j_fu_72_reg[11] ({\j_fu_72_reg_n_9_[11] ,\j_fu_72_reg_n_9_[10] ,\j_fu_72_reg_n_9_[9] ,\j_fu_72_reg_n_9_[8] ,\j_fu_72_reg_n_9_[7] ,\j_fu_72_reg_n_9_[6] ,\j_fu_72_reg_n_9_[5] ,\j_fu_72_reg_n_9_[4] ,\j_fu_72_reg_n_9_[3] ,\j_fu_72_reg_n_9_[2] ,\j_fu_72_reg_n_9_[1] ,\j_fu_72_reg_n_9_[0] }),
        .out(out),
        .\sub_reg_164_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln106_fu_149_p2_carry_n_9,icmp_ln106_fu_149_p2_carry_n_10,icmp_ln106_fu_149_p2_carry_n_11,icmp_ln106_fu_149_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__0
       (.CI(icmp_ln106_fu_149_p2_carry_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__0_n_9,icmp_ln106_fu_149_p2_carry__0_n_10,icmp_ln106_fu_149_p2_carry__0_n_11,icmp_ln106_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .O(NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({S,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__1
       (.CI(icmp_ln106_fu_149_p2_carry__0_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__1_n_9,icmp_ln106_fu_149_p2_carry__1_n_10,icmp_ln106_fu_149_p2_carry__1_n_11,icmp_ln106_fu_149_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln106_fu_149_p2_carry__2_0),
        .O(NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln106_fu_149_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__2
       (.CI(icmp_ln106_fu_149_p2_carry__1_n_9),
        .CO({CO,icmp_ln106_fu_149_p2_carry__2_n_10,icmp_ln106_fu_149_p2_carry__2_n_11,icmp_ln106_fu_149_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(ap_enable_reg_pp0_iter1_reg_1),
        .O(NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_enable_reg_pp0_iter1_reg_2));
  CARRY4 icmp_ln111_1_fu_167_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_1_fu_167_p2,icmp_ln111_1_fu_167_p2_carry_n_10,icmp_ln111_1_fu_167_p2_carry_n_11,icmp_ln111_1_fu_167_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_1_fu_167_p2_carry_i_1_n_9,icmp_ln111_1_fu_167_p2_carry_i_2_n_9,icmp_ln111_1_fu_167_p2_carry_i_3_n_9,icmp_ln111_1_fu_167_p2_carry_i_4_n_9}));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_1
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[11]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[10]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[9]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[9]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[10]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[11]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_1_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_2
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[8]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[7]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[6]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[6]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[7]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[8]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_3
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[5]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[4]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[3]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[3]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[4]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[5]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_4
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[2]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[1]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[0]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[0]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[1]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[2]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_fu_161_p2_carry_n_9,icmp_ln111_fu_161_p2_carry_n_10,icmp_ln111_fu_161_p2_carry_n_11,icmp_ln111_fu_161_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  CARRY4 icmp_ln111_fu_161_p2_carry__0
       (.CI(icmp_ln111_fu_161_p2_carry_n_9),
        .CO({icmp_ln111_fu_161_p2_carry__0_n_9,icmp_ln111_fu_161_p2_carry__0_n_10,icmp_ln111_fu_161_p2_carry__0_n_11,icmp_ln111_fu_161_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_fu_161_p2_carry__0_i_1_n_9,icmp_ln111_fu_161_p2_carry__0_i_2_n_9,icmp_ln111_fu_161_p2_carry__0_i_3_n_9,icmp_ln111_fu_161_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[22]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[23]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[21]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[19]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[20]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[18]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[16]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[17]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[15]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_4
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[13]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[14]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[12]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry__1
       (.CI(icmp_ln111_fu_161_p2_carry__0_n_9),
        .CO({NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED[3],icmp_ln111_fu_161_p2,icmp_ln111_fu_161_p2_carry__1_n_11,icmp_ln111_fu_161_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln111_fu_161_p2_carry__1_i_1_n_9,icmp_ln111_fu_161_p2_carry__1_i_2_n_9,icmp_ln111_fu_161_p2_carry__1_i_3_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln111_fu_161_p2_carry__1_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[30]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[31]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[29]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[28]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[27]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[25]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[26]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[24]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_3_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_fu_161_p2_carry_i_5
       (.I0(\j_fu_72_reg_n_9_[11] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[10]),
        .I2(\j_fu_72_reg_n_9_[9] ),
        .I3(icmp_ln111_fu_161_p2_carry__1_0[9]),
        .I4(\j_fu_72_reg_n_9_[10] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[11]),
        .O(icmp_ln111_fu_161_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln111_fu_161_p2_carry_i_6
       (.I0(\j_fu_72_reg_n_9_[8] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[7]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[6]),
        .I3(\j_fu_72_reg_n_9_[7] ),
        .I4(\j_fu_72_reg_n_9_[6] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[8]),
        .O(icmp_ln111_fu_161_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_fu_161_p2_carry_i_7
       (.I0(\j_fu_72_reg_n_9_[5] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[4]),
        .I2(\j_fu_72_reg_n_9_[3] ),
        .I3(icmp_ln111_fu_161_p2_carry__1_0[3]),
        .I4(\j_fu_72_reg_n_9_[4] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[5]),
        .O(icmp_ln111_fu_161_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln111_fu_161_p2_carry_i_8
       (.I0(\j_fu_72_reg_n_9_[2] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[1]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[0]),
        .I3(\j_fu_72_reg_n_9_[1] ),
        .I4(\j_fu_72_reg_n_9_[0] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[2]),
        .O(icmp_ln111_fu_161_p2_carry_i_8_n_9));
  FDRE \j_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[0]),
        .Q(\j_fu_72_reg_n_9_[0] ),
        .R(SR));
  FDRE \j_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[10]),
        .Q(\j_fu_72_reg_n_9_[10] ),
        .R(SR));
  FDRE \j_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[11]),
        .Q(\j_fu_72_reg_n_9_[11] ),
        .R(SR));
  FDRE \j_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[1]),
        .Q(\j_fu_72_reg_n_9_[1] ),
        .R(SR));
  FDRE \j_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[2]),
        .Q(\j_fu_72_reg_n_9_[2] ),
        .R(SR));
  FDRE \j_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[3]),
        .Q(\j_fu_72_reg_n_9_[3] ),
        .R(SR));
  FDRE \j_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[4]),
        .Q(\j_fu_72_reg_n_9_[4] ),
        .R(SR));
  FDRE \j_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[5]),
        .Q(\j_fu_72_reg_n_9_[5] ),
        .R(SR));
  FDRE \j_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[6]),
        .Q(\j_fu_72_reg_n_9_[6] ),
        .R(SR));
  FDRE \j_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[7]),
        .Q(\j_fu_72_reg_n_9_[7] ),
        .R(SR));
  FDRE \j_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[8]),
        .Q(\j_fu_72_reg_n_9_[8] ),
        .R(SR));
  FDRE \j_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[9]),
        .Q(\j_fu_72_reg_n_9_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xfMat2axis_8_0_2160_3840_1_s" *) 
module sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0] ,
    ap_enable_reg_pp0_iter1,
    Q,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    \i_fu_62_reg[11]_0 ,
    img_out_TLAST,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr17_out,
    mOutPtr0,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    mOutPtr17_out_0,
    mOutPtr0_1,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    DI,
    S,
    icmp_ln106_fu_149_p2_carry__2,
    icmp_ln106_fu_149_p2_carry__2_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    dst_1_data_empty_n,
    img_out_TREADY,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    CO,
    out,
    \ap_CS_fsm_reg[3]_i_12_0 ,
    \ap_CS_fsm_reg[3]_i_3 ,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    \mOutPtr_reg[0]_1 ,
    push,
    \mOutPtr_reg[0]_2 ,
    push_2,
    D,
    \sub13_reg_169_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[7] ,
    sel);
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0] ;
  output ap_enable_reg_pp0_iter1;
  output [2:0]Q;
  output xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  output [0:0]\i_fu_62_reg[11]_0 ;
  output [0:0]img_out_TLAST;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output mOutPtr0;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  output mOutPtr17_out_0;
  output mOutPtr0_1;
  output [7:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln106_fu_149_p2_carry__2;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input dst_1_data_empty_n;
  input img_out_TREADY;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input [0:0]CO;
  input [11:0]out;
  input [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input push_2;
  input [31:0]D;
  input [11:0]\sub13_reg_169_reg[11]_0 ;
  input [7:0]\B_V_data_1_payload_B_reg[7] ;
  input sel;

  wire [7:0]\B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm[3]_i_24_n_9 ;
  wire \ap_CS_fsm[3]_i_25_n_9 ;
  wire \ap_CS_fsm[3]_i_28_n_9 ;
  wire \ap_CS_fsm[3]_i_29_n_9 ;
  wire \ap_CS_fsm[3]_i_30_n_9 ;
  wire \ap_CS_fsm[3]_i_31_n_9 ;
  wire \ap_CS_fsm[3]_i_32_n_9 ;
  wire \ap_CS_fsm[3]_i_33_n_9 ;
  wire \ap_CS_fsm[3]_i_34_n_9 ;
  wire \ap_CS_fsm[3]_i_35_n_9 ;
  wire \ap_CS_fsm[3]_i_36_n_9 ;
  wire \ap_CS_fsm[3]_i_37_n_9 ;
  wire [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_9 ;
  wire [11:0]i_fu_62_reg;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_13 ;
  wire \i_fu_62_reg[0]_i_2_n_14 ;
  wire \i_fu_62_reg[0]_i_2_n_15 ;
  wire \i_fu_62_reg[0]_i_2_n_16 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire [0:0]\i_fu_62_reg[11]_0 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_13 ;
  wire \i_fu_62_reg[4]_i_1_n_14 ;
  wire \i_fu_62_reg[4]_i_1_n_15 ;
  wire \i_fu_62_reg[4]_i_1_n_16 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_13 ;
  wire \i_fu_62_reg[8]_i_1_n_14 ;
  wire \i_fu_62_reg[8]_i_1_n_15 ;
  wire \i_fu_62_reg[8]_i_1_n_16 ;
  wire icmp_ln106_fu_149_p2;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire j_fu_72;
  wire mOutPtr0;
  wire mOutPtr0_1;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire [11:0]out;
  wire push;
  wire push_2;
  wire regslice_both_img_out_V_data_V_U_n_11;
  wire regslice_both_img_out_V_data_V_U_n_13;
  wire regslice_both_img_out_V_data_V_U_n_15;
  wire regslice_both_img_out_V_data_V_U_n_17;
  wire regslice_both_img_out_V_data_V_U_n_18;
  wire regslice_both_img_out_V_data_V_U_n_23;
  wire regslice_both_img_out_V_data_V_U_n_24;
  wire sel;
  wire [11:0]sub13_reg_169;
  wire [11:0]\sub13_reg_169_reg[11]_0 ;
  wire [31:0]sub_reg_164;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(i_fu_62_reg[11]),
        .I1(i_fu_62_reg[10]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(i_fu_62_reg[9]),
        .I1(i_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(i_fu_62_reg[11]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I2(i_fu_62_reg[10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_28_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(i_fu_62_reg[9]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I2(i_fu_62_reg[8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_29_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(i_fu_62_reg[7]),
        .I1(i_fu_62_reg[6]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_30_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(i_fu_62_reg[5]),
        .I1(i_fu_62_reg[4]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_31_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(i_fu_62_reg[3]),
        .I1(i_fu_62_reg[2]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_32_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(i_fu_62_reg[1]),
        .I1(i_fu_62_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_33_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(i_fu_62_reg[7]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I2(i_fu_62_reg[6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_34_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(i_fu_62_reg[5]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I2(i_fu_62_reg[4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_35_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(i_fu_62_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I2(i_fu_62_reg[2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_36_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(i_fu_62_reg[1]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I2(i_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_37_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_12 
       (.CI(\ap_CS_fsm_reg[3]_i_21_n_9 ),
        .CO({\i_fu_62_reg[11]_0 ,\ap_CS_fsm_reg[3]_i_12_n_10 ,\ap_CS_fsm_reg[3]_i_12_n_11 ,\ap_CS_fsm_reg[3]_i_12_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm_reg[3]_i_3 ,\ap_CS_fsm[3]_i_24_n_9 ,\ap_CS_fsm[3]_i_25_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[3]_i_3_0 ,\ap_CS_fsm[3]_i_28_n_9 ,\ap_CS_fsm[3]_i_29_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_21_n_9 ,\ap_CS_fsm_reg[3]_i_21_n_10 ,\ap_CS_fsm_reg[3]_i_21_n_11 ,\ap_CS_fsm_reg[3]_i_21_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_30_n_9 ,\ap_CS_fsm[3]_i_31_n_9 ,\ap_CS_fsm[3]_i_32_n_9 ,\ap_CS_fsm[3]_i_33_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_34_n_9 ,\ap_CS_fsm[3]_i_35_n_9 ,\ap_CS_fsm[3]_i_36_n_9 ,\ap_CS_fsm[3]_i_37_n_9 }));
  sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln106_fu_149_p2),
        .D(ap_NS_fsm[1]),
        .DI(DI),
        .E(j_fu_72),
        .Q({Q[2],Q[0]}),
        .S(S),
        .SR(regslice_both_img_out_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_17),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_img_out_V_data_V_U_n_23),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_3(regslice_both_img_out_V_data_V_U_n_18),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(regslice_both_img_out_V_data_V_U_n_13),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln106_fu_149_p2_carry__2_0(icmp_ln106_fu_149_p2_carry__2),
        .icmp_ln106_fu_149_p2_carry__2_1(icmp_ln106_fu_149_p2_carry__2_0),
        .icmp_ln111_1_fu_167_p2_carry_0(i_1_reg_174),
        .icmp_ln111_1_fu_167_p2_carry_1(sub13_reg_169),
        .icmp_ln111_fu_161_p2_carry__1_0(sub_reg_164),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_img_out_V_data_V_U_n_24),
        .Q(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(i_fu_62_reg[0]),
        .O(\i_fu_62[0]_i_3_n_9 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_16 ),
        .Q(i_fu_62_reg[0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 ,\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_13 ,\i_fu_62_reg[0]_i_2_n_14 ,\i_fu_62_reg[0]_i_2_n_15 ,\i_fu_62_reg[0]_i_2_n_16 }),
        .S({i_fu_62_reg[3:1],\i_fu_62[0]_i_3_n_9 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_14 ),
        .Q(i_fu_62_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_13 ),
        .Q(i_fu_62_reg[11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_15 ),
        .Q(i_fu_62_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_14 ),
        .Q(i_fu_62_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_13 ),
        .Q(i_fu_62_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_16 ),
        .Q(i_fu_62_reg[4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_9 ),
        .CO({\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 ,\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_13 ,\i_fu_62_reg[4]_i_1_n_14 ,\i_fu_62_reg[4]_i_1_n_15 ,\i_fu_62_reg[4]_i_1_n_16 }),
        .S(i_fu_62_reg[7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_15 ),
        .Q(i_fu_62_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_14 ),
        .Q(i_fu_62_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_13 ),
        .Q(i_fu_62_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_16 ),
        .Q(i_fu_62_reg[8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_10 ,\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_13 ,\i_fu_62_reg[8]_i_1_n_14 ,\i_fu_62_reg[8]_i_1_n_15 ,\i_fu_62_reg[8]_i_1_n_16 }),
        .S(i_fu_62_reg[11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_15 ),
        .Q(i_fu_62_reg[9]),
        .R(ap_NS_fsm12_out));
  sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2 regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (\B_V_data_1_payload_B_reg[7] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (img_out_TREADY_int_regslice),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_img_out_V_data_V_U_n_17),
        .\B_V_data_1_state_reg[1]_2 (ap_enable_reg_pp0_iter1),
        .CO(icmp_ln106_fu_149_p2),
        .D({ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .E(j_fu_72),
        .Q({ap_CS_fsm_state4,Q}),
        .SR(regslice_both_img_out_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_24),
        .\ap_CS_fsm_reg[2] (regslice_both_img_out_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_img_out_V_data_V_U_n_18),
        .\ap_CS_fsm_reg[2]_1 (CO),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_out_V_data_V_U_n_13),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(regslice_both_img_out_V_data_V_U_n_23),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .mOutPtr0(mOutPtr0),
        .mOutPtr0_1(mOutPtr0_1),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr17_out_0(mOutPtr17_out_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .push(push),
        .push_2(push_2),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(ap_enable_reg_pp0_iter1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_11),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [0]),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(Q[0]),
        .I1(dst_1_cols_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[0]),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
hhV/PLItl9HkrWcqRzmVjjFFkxUtR49njTou0h/YdErhe1cKbiN4RUryzzBKNP3bqRdlwVAkMloz
Ha5t8Fz/9M3oLYYU3SVud2OWxcvKWD6BaZXWXteRcIUteRJ17LNk0yPiD1R090rw8xvG3Fu11Tc3
WG4YS+EdA9lWsvkBmdB1nCwDaYOpRWgpOKLcqDxKL2R3w15LoIJXdmAnNOJhoaGLPCj/8Y406NxA
kLsc0p7ojPsxKozyS00MIVmokVO2tIICkXj3b4j5qgZe7xdPurulacDTYHix+aIyDjh8FTWihj7L
6W/EQCBl1YoEmAzlKaotBKs95MKtM4r1Nh0exw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
z4yYTwOcqBy1gkoVEdieKH8NGowkU3xWTplkYdzsCeUWvk2ZCmgyHRtldxwDoUnM67oOHdSnLHeM
DCNuqB98wjMT1y/TzqZJFLI4vNw6VVGXSPUvlUrEKK4lZHhcBGyxlSVPDHDUB+Phhsekgt9jLOuc
MuJcxEWRFkEVFa+LlqgZgBaznMzpU+yAQcGy9+Bl7ILlJDk8Pc+maEKm5NT0LZ6aMYi+D9hbvgF0
z9A0FlrcSdYNfgwzRs2PNMzf6viqhZGZpgAn7MTkXwpACuE3foxbcV8TVszqEc0mZDXa7Mk+D6zp
l+Js+U7lLl5Af4TNu8nASK7qkUw7LCV9bHImRA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 106240)
`pragma protect data_block
yI4hKr4ZR7tPVvBOxmBXyBaBnNzAeLPI6SS/g1HOI+VVPHweEymFv9Lv34pdrlmJndKi0pGTUcKu
ukVS3JEblgb/nH4r2RoPzI3b/qEptR2j2QYTFP7G4B84von5dqqe+eIWkgIt/qNosDLbz+HmA/Dz
/poNiB9pXa4KhkMbxcisLC5biuqsXXzeDVfkXaEF39nZfYhcxGToiSapqJ81n16Onm3/DXh0OlBL
+ZV1n2dGZxl89IfpHSnUNzEM2Xi8OjOzWTilmLNdnJsSmL3H3Z1IhrH156qYZ+/k0oZbPowlHAU0
NS8STh8YeqDwbzy4KVjgNPNdEOcgmKC19bMys7unf1ogq9oPU8IjWNwOmHH9h8ORP6isGFCQAspB
pc6CKC9HShxowXAy8i80CCLfjxRZpLJFnLbk/sGCZRNIvX96KVH1b0UzlEoHDFlTX5TZ27r+SOIn
nEPO+t9CsBE3xceWaMI+7FLeWS4JxpH7hnmqrzuGIQLSpMYe4bZZpSVuYzgRcjW/HJ/ebeUosfz0
wJ6BQhfhgUUIjY4tWFLBuJ6HBHvFekrcC8INY5lgXC+jHBo/yIlfLEnlQzzr3lZtbfw4YApYOovC
CjuvAGuELqi4SJy3KINlVAgDi6vZj++mRj8bsH8XDm/0dh04+DrbcmfRcB99WQgb0uq9TmnGaXmO
XdkNiF74lpAhwz+q4UaMDfBkOqcscnVPwnvMGOIZA+dUgXaK6TGb5em9zP107dgk5dEf//aEIRB8
VRqrumkLCVLfR/lbyxMwUt48UEgCx3JUtbIrp3VRPg5YjWTq/v0J+1HERaWsS810e1/s2/2x4SU2
E+hXyCR2/MHr77Bz+llOQYuKtlAUhdSGRpMrIFl0t9oa5k4RJMO8pKUrxymb2qvUslD+abEMoGpr
9Wwx/Za8vcdetyxe/YTeDQXphwfnQQ6/tMPMbFQa/pOGRxzB03okrx6y2bntnAdpYd49iLxuf0D9
DgfZWFFZkVlBChJcx4xMD5879XKQOr2zrDtX73/P93bovFWhLnoxOqtzsp7aqCaVcrTQzniP1IZe
pC+rIeSAmJj9o6OZRbIsbQhFtVW8ZN3M08OlJSQt4q4tvn39b6qWJjrabQPD2MxLv0eNrIwyOsTC
gZY46YmEjZpyM9pH2DQk02jBN7T7XpYf29c3oM4mLPJ2a7fxrR0DxRC6aPH6pz28lR3iiXMHa0AR
5LNyZzcIfAXJ9B/2uGjrXoFkToMm6282wx+2uZPTMVFthPg7KLnQ6VjTtu7yMk3I3Dt/FqsYOyms
RJ3GXwdtROv0i3CLjcBmYKeezN1GpNxJbhQIdGe8K4QeE8vI9HcCVx9qzVo2EwrDtKo3LIymsF4i
Vf9zufhp/Fpb50bCh7rifh4ZNZH0VU8HrDeGRdbg6dhHelnIBvalmamVJylWW7o2KFkmUA31mkab
sSZMXu/iEJsjuAoBPLjzMilQMnMb5AFvY+6/Fh31l6N3C8lfPpV13bohLtyWa7M+RO21qT82PxVm
hF8o1jGlCAGThg5u5LF0R6DwK2XTIFBy5j4xxYGuc5q7Bvn3zyA310lA8N0d7tqfOy6ogGu9VyQj
TeSH4dQ8NaoZhYoDNBBMu4AQkq6S8nM5lbN3irqbn+DUJIdsqfx3jtStQGXEfZjqqvTmkFk1UZxe
fIT0UZr8Z/9JipkSMIwTg9CKrgwId+3gmNztwQ3c37kLmePKlmSHIOSzRSl7xT6qbrR+jmmuBzKW
i7C+SeYaQC0qXHKk73Yo8yiWIx35ox5YZKtXOWaTQX98jERckhKz9NE6r4dNvj/ntfWDRPQE6dui
tiRkYY/QjHm/kHv6RY1bVazm3uOwNHPczdWIEmE2GZ5SDecIOyAn7wLZxsYyRC1Jfv8rDZzA696S
Aznc66Jw/cQbLZlLz3dmcEqysYmpVX1ssTxHmmFFWuOfnsB+7BwAef9vJUBOI342ZF/6ReW0qAsd
yKnCCz/3dalovBtHp4IO/xmFYgH8ZyYNeVa+ct8K3O+K8pdmwnDVbwVx+ZGuBIq9OXl79Z5muwzb
pq/hwjkJonyZDLny7Fs4z4ggSHnA7Mzw+catl7ZH/pacWKvOtIrXBvXk74VjPfrw8mj2biXGY57d
PS8bdqDT6/dRpWfDc53DUz/MnRzHdnKUb2i7pUtPBR/YsO4dh6aI/TSItovwhCvHmonxDSxrC10y
DBC3F0wZfTf3UE6VxvTUsW7G1G33OXPtsrWZ10qDkp435FpZql5twFHHJkTr03DPAlSiJX+xiL+n
ERbTUoeKA3V3oDZJWf1oCpGmtfafZOJBX1GpIZ9XLmmUdIVNGx+MwpH33zb7p8ifjPCoWDUz7UcS
nL5DGLlqUriks7xxHAYm4XPQc/Unzapz2C5120OJ04umnwFuRPhRRg8ON3NcKnOCevnQfjqmYPoj
8F06HHsq3qoHVtk5bipPwMnNqv70vx1HVsS/hPHR1yd5B8LJVwx8w057MzPuat4nk+T7CU9cgZPm
FAgZbq3HrMXCIcP2xIDCwnX59bno1WhSq9TtHakGfgG8cPdnbI8fsUpnupQjz3CRIlVYTG1avupC
25oF3RzTdXxlNsscRgTWH7io3xnsOmNzYKY5MxIL9Ix3dkRStjpZhwVhWe8qE+vPR/x0+V3HjAM1
6hJbprYs3TsFUUcWLjByTLGRWEKIGkx8vRZpJR/MxfcwCfNiUWFaF6UsmLiWFUbHSI4Ux0tP+Ov+
azl/JG3OF35r/3WGkYuK+tB8MQGifBzJ+PSHOcVckzN7FMHs0/woSIBXllDrxIBU3J/7FOEGmj5E
7LaQK/9S9CSfgf7OE2Pnr+5rQDazjHn/ro3GoUtbI+hjUoyGUfU7IshUziG5k0mE4rbxTRvwt/XE
C5hYFFuHHl7k7n7EG6rkbskI347qjoERDhkYJyJcfLZ87kebJG0jvPtTZg2RrxDgbgsfUkQXyTZs
0aGOD8heME+FG7jRaTZLCvczCRt+RpeP81we2FBfRlR+RMzNwpInnLUOQzK9WnD0qP8SXvicBvKs
WHt9bv1NZYHNQ5PET7w2os19o6f31TXIrUDMKWhZ+MdhWdi8SblV9ROEkpfsnMAOqrxRcWIuZax/
kZbXlH1vx0pCcl5M1R8kDXMsJq7rE5+yQ7wcrCYMS8VoT8RV3gXApXR5lSpQAJlj9+dtJC2/dVnM
KcPk+M9IJ3PKXDfKdvBWRbbjn+sfaLANZRIcMKc9dpVEDqXb5IwbADNtUa3olKxFIZccXVjqLHJ9
UenH4xT66Bv+1/Q0diVX19MZeBQmIIzLoXtBXpZR9jSUvBR114gwvCN6lX1hajKrBuCwGxz4sPvv
RFckodV9jRifuf8x2eh/O+dljefGC3ZbYu3Y+Gs9mjBDAFt3PguWgAu/Taq46kM6iLo3rOF1heib
/PVFf2tvfwVyylIb91ToqURPnztUECqhl/bsX0UBoVitfgqq4OvXBVKP1tBkdloI9SmTjznLCq5J
gi7otlIeyrTS/q8cr10zEV4LnWZoCiGgwBkfxbyuANUy0nBMaJNE/Q1t6oO5lHvyHZASw4P/nBab
Rla8DFJ8rtlyHyICw5cYmtwI+lZoZ0IVenZh+ie0kTVFOmIjwfRprZwqSrb2PtR4ZnZpx9eKVIty
rdL0Mdycy+Wmfie9ERlp1TrHITqpDnixZZR//5FrZViZw17ThcvIT7SgCStOAIWBQD0H1P1/YN7O
DPamOYCUAo/VXiLyo4xy1MFgScds89OwKmp+G64otOcKYJpUIT/r9zZHIGujClKbzSzrPirVhmt2
DpI8QD7+lnoHqc6fMB4r8VDOR52FdTvoWjY5n0MS4Sydmp1/Tkt3JOHzU/2t9rGd6kE/0aHRISWM
ioeEm7wjJfj8iFCz2lGvCsC6VeRipAiVvdddAZfYi48I0LN/YDT9BA567WN9B27WDA8tGKkUXZXk
rit8tAqbcwdjvmrWi+7YEyTTaC7C9xKSHkrLJgBTtTIYB++0ELyNomF7GpAQ7EhsyKoSXM/nv3yI
Kmu7PQDS1lJ5P0s5NxynQmD/c5jnYTxopfXGT7qoFty8kMWczxOsUeyuyPvzv+kxjBsG0M8B+hJK
nQaqPUGGU8oDRuN4n2b63rY/X/4Q9ObATJYxTO4whIi4xsVzCAhwm7uq6U2zdOJQCukd1MNk6cZy
E3ypZHtILCyd01uadbISUwvLcx6eeS00oD3Qafnu2xTMb8aeAWTgqufs9qTKTZ0WI8WMBv4703mf
FCmxZ462QAjdyLSmoYH/Bpcq8E4xL+7O1DloeqUi/we4dKvtfCVXikef/4CTvvJ8Fsv4LXM6ScZG
fAd6JliXw/EssBwNfuEne6bEaoeUh6ET6YooVxc9ZrxIWuXy3XCAzQSDxc9Pr0X6zI/veL48b+Ph
Xi/ur9VmGNoMXx8I46ti3AMnSnjADQpa4QRYcEpPX1h8C33wJZ3pmZG6FdGset1hjk+d7iKl8P1q
MvdtDI4bZUh/eXQ5c4cFGfX3a/MSUXKgg2HVGanwONL5nU4SGJ81vKSWOGNZzHUHInrQ9rUfjhkd
aFledeMTpwGK5cP0DO32zP5UkSo7ttpr5TDFXtMGZcI00WolHFY3AdRiMoPzuJA3MEqMqIlfZ0Vu
hANmq8oyeDshcv7lXWDsze6AQIq4u1M0rBdiTpLxVr7XXi3r+GawmrJZdsRth+ckCOPGJ7J552mu
BKIW/I/ckFWo3rF5qf0o3VErG07uqiLE3c5d6slfzjuVhrOmy28+6PvUL6MpO9BDPoAMMMzthJML
IPru/SjC8lQ/48jW46YspEbvqJMSYjRl1VTTFj5F0YDojWG2kVnuMjQIn015XHYreBWMfwRHSnSZ
S/UGhsztK+iP794iBCJSXJyYaYS8EKNK1vuk2uPAssyawvySqVJdLrB20fqkIx+qRmihXO/+Tupy
p8Flk9kISG79lNlDkl0hvt7BS0vMeef1lFdqm6qbw2ELWU5QTwVv0ZosXMWK9kwTNtYasdiKEW+9
zPPWLpMldAwK+4YcFYiWZ7ResHKiSJ+JPYpUdXdpY+JwVV+ZViaaceQv29VzIY9F+ltXdR9Wzm3i
31A0Y/B+ft8rMlPnpu6RP8KGAZMdZn/2ZssMJW2n2jSeUhtaTyngdbhOGboNLxxl54HugyA/o/VO
fuvmZq9drzp50Abhe48XPctl0QopIZ7YD6A5P/KHOhZulCm614rryFyvOrNTQw+nXhxmUe4XXumw
vT0x7WHnlFc7mG63RnCjgJwwVBm+8O9KcA2agwIKn6sNewUJAM8D35NHtnGlW+VD6JvXKok7HIvb
LZP+l/7TmaCnxijJt6o3tbExJhvA06FkxV6878Tq+uSRGuwBR+wmoM2upqOSMcANKXNPdv/V1+Wz
loSr8dbdaIUMOADT/VPVXA91mwoJAsjFkCj1bwK697ptwHEKLVhXJRpaD5Ix1NZV0hY1X++YHJoB
Z3AY/VHyKKWfbuAq5iyTRqHmseY3qhZQqmwPDMmfv6OWOA9yFFHDYoXrYCu4aa6SsI0SNxdAg1XT
iFvoKLDf7RsuUH6pOcQvo5z3RVxFKKCSZgdZxrsd5YOAmO8WHNVqKtLxsb7JAe3jsi+IqebqmnpJ
1Gm3PA9dvyNqS5MOVoF5EPx/ms2tskAy0suobg6oxMNCLhBfhxpy+U/ENl9OTjjng8B3k5FJARaM
GGihhGTaHbNWV9k40TPI1AmUfXoWzYT4MFpHgL81KVikNkkwi8Z1lSajuHzMlief/Gj9SggEtFkF
sVDMYujsYyXjnca2iU3GNCmmBGMQshTNibNdF6jUSYqjTErEjigKQl+fkaqHo521v/bcL9IypK7t
1SxsmzJ6xz0lBhA0S6UgsbRwVbSIFXGKAQnzAacz7iKLbwLMUGaPC29r0iiyqq/SbcPtabQfj2Pk
U6hztvtZMezDYYuUjviZ+qt2NiFdEwwt3kuPlT7AxRWEp7QxY+baCcrczZMNV5dcHXiQ6CvxjVst
CYlr/6fwEu+RP9XgPTXzFwoMZWZGx1V93pdCgikMIHZa3g6rIjie7hvynu7yEp8fRmImF24Sjgky
RzzjqxnL1C+TMKOm3Hidh3DHq2WNlCKlhLe2RL78rWn7zXMt2b2eUeRUf+/Z8xnbA5uQMaDuEypo
dA4NNgwYYjDkPIufeUbDRyj0AJsvY/U/fKgnv+Mm3T0BHZEpcnJdyZ8GmpYOs3sRjxdMnoxOKXu0
8oIoAPhcSoEhJOqwc/UviNIt3WfXNLyPJiQI9RPf3t7UjGVLUObSABv/+yEq+5hxBaZ9R+/4Pmz/
rdEe8R58H/gbYOlwAGG1XiVydX9/dOAUOFF9nAz9K9uJgBuJD3I2jdX1pgEyOS9recVU36vvl0iI
l/br406R3GmRGlKRH/dvHcDrcFDwAEgZPecPWk4VxMwbpMZVpi0wsif6j51E7Uy6GTda81MC/5Ee
wPzOw1kyr3LBctknqqfzIaHATUqs7XuSYs3k0TgX4LQrLBNRC195AVDuS6Y7dhEOWCxdzdEwZFE1
ieqjzHA4EyitQi5eecn0c3DkST6bNbpEfJmdu9YmXxrfLsUOsIfRKfAuwXMovFTEv5G3v5IqgsdF
l3CgaWa/RcA7wb4qpSgDSbLuZBj2gfZ56vDoZSypzy0QczHzOvx1GlbcOfuKJ0J57qk3fB7DAmf1
TTpeKIOqjPdItZjVNkDmc08L6CC1yPJc785Fj/UaS+GiaJnPxoF6wazUSbTNzQi5wc23Z29B6gq8
Uv1ZUwRBXQmIF5so1LNriT+nii3ys9W58kHCk8BsUyh3WxO/6qIMnh3MFSGN1PEUOx+Ah86M0ZFo
d38rgjcs5JydiI53UBjVRzCVr3oI63BsCB3B/z8cddMFQ0Zr1lzeTykjK4t4A9Tg0tKxevol6IfP
hECFv7DzxRwhBFCSNRld5IJCAsP7qA+qUkFZX3gB2bTc+2fSWK9cYvtsssSyq4yn1FRwUK4S7S0F
HrYiGx0dOvoA9vO70Cra38wEzpQYkDZc89/kHckOtdlhnzIcLSih0bSQVOMzdOf82x0HyKwCLpoJ
iUMQCSPuQfALZ/y7WkUUhKX7eUxprZcmvgwKgtIVKvhFRCK5/Z08xthhrDXTghg56gO0IZ1a5U+x
1z/8JjMie4vnXJB725lunPQmIKfcBErWRpBxuxRnzp2p5ZXLJ7ehQcznoFoAgPFUvjO5QBX0+jIq
lDJXYBtEofMhOJ53ObA3+/EgdWAV95AIjiXtlgWZSJSxx3Rvh8U2XEEUtf2dl45evwPXY3IfvAcd
oVoAn394oX5OkYz+B26qZK2MgMlgxPnCyxkRhePhavpgRqTWHikPSyq2Zn/vAkFYFd9EEgNCtZeq
9jHVp5af22Oep4cC85YbMOs/nbaCYsGPPS1k3UtR6p/f4kRutaAI5eioVObXUPMq6H9va+o+yxvn
7lhGd8SCW2V2nEXIjTHRBit4Gj8gmprQmRg5Hp7TqKzyZUJtBCJvu5ZNoo6P04xoLftyZA3I6IU2
+9O2uCLR+adaNJws0Eg0OJ7Ya5zfrezotF85zcg1cOTAXUzRVVQ6rpgXjxABFCoEM+Oqbh7Ru38u
SHjGiyR4YIRxhDRkaCRA2IX41t/jPC4l1qOY9jepqGn4JAyeUraGtjnabqtVdtrbMQvj/S7FJJ4U
MhAJHm9g58K53osr+LTupypLL6ciOwmfRouqqrjOKkOk2JVYCzBYV/ckud/Pnv8eFtNDwkcwEN8u
3S9Vt2lcqJumcN283jjtpdSKBZFRfS2NZM7h83ME3k5E8kZMWB7dAw3HjzznLS+pw8CHTbJW0nm8
jFIhbMMLK6d36hva3EZ0ANSizZnPVvx0jE6896ai5awvMXqJ0pJgo70/5hTorm69nGSAZ34lmaEi
0KQt4gaDGQJtF2d3lKKVHiFP/KxMpA8HhVaiMOWiQT7sxXVFqx3AoEt2xQJPi0PUD49/WwjiKx8D
6vS3/XJRDVEgxcVmBAqkD7IH9vAjSMYhjc3EtZyIGvjhANGCyMk01ta1WuqT5lt1qFcaY3OgMyKs
cFTvbmnwoMM16uM0itEVL9ic2tl8Fun1eCFi1BXd2jB/gKlIlXvRUV49h92vkTMSweFlfMWFAa+K
3v88/un5DLuOEEPhTfIbwT8kmS0P/uuZxe8r7O/A90AeUgKoy3mR0Ve1o2kgw7SiGBgbO43enFP1
QPYFKTYf/6Kh6z5LT7/TKgp6kp4WGfRjXfMCB9Vvy6AoVv0IDugW3s3d5TNJgJNsTKz96x8Q1/4/
BJXK6O1Wututvfh2IsjR1BGqf1nDPDPAvDtcGkHBfDHjKOJg0ygTU+ykKBbH9bX7ItWEjK5eCSK5
wWsehKDEK3SQq/VjN/jv5yH3HUTxjQbHYVvYDnouZ9USi8YMOcE3+ciB63CiASb8zbWo/r5YTB7h
nYt+iosqy9NVJEjQEUegXfo/L5iFBWuAmrqzJEsu5hugaOsR2HOYASliUjLDoiIdEs5lw78YKPXq
WzOO8Tqcy9LF71GtrTKpt1P9MHVZF76ohn7A2ESGdo7RAk29qL7ETy6Is1HAy20gq4xbbhZNBbdW
jYTyaisTb9HIy9tT28SR/cpSv2XW9M5Rt2R2GbL3176mpGxVe8JAlRBRBZUo8O2UeItl6P1l5Uja
aBECOmUlwHUGadX2qnIedtLD2ZC7oNZQZg82roMiXH1skVAvJxe4Fp5huEv+D8G/JfR8d9fQEsmd
Q+3PU1qfgk6C49ek45fbP2wLdiusgxy66D+XbOXBtpM4ULOO9nVKSoFxBFlz+H2s0P/UYBIoOK8t
xh+UK5/AaQwc0de4BDVHOPyX6z+pU0HPYjoycn0K/MigphR0SEtxCgVdTj3KvZR62u2jaKbCi4wk
9WRK5n7p0d52KbIht3Tr+B4Ilq036X1Pr/fO7+gcR0trnuDiLA/zldFQEwuexnB9IMgaNKDGndiB
258H0tnFWf0T4NblfcwU9F59T0qrgiEJzC5JGi6TkxFP8t+QtH44AE9x84s/LHUzQH+eSwvqG2ut
sVn9bYy857I+qt6rnICSYP4WVqigeVMt1J1CGd2ZhQU5YEiVywdBwYwmA/BodwD2h8ujboGCg+Eb
E0kLjk6wusBBMmdTUj/vYwRbwbHa1krwpX85nidz02CWZwSl4DjDbpErlhAiUzqfugZ55YLawuI1
MX6BISmk+EsYftMFLtjEKkUtA26tSuH28C6yu8LbS7c1r97fwhINTI6CGx2Pb6KqLbG8/uzPhk/q
usuMNWxREQLOq5h4kWiPBg9ssEAaTVDUqIlhCLBzMqtT2LfiTYDv6DKl28ZEa19LHOmchNU3fRdO
eolI/tDce7mmWIJKALGUy6u4+C0Hiq1gsOGIHjOHYEuzNq7X+EzWm50WHY0r9JaCZa/REOv4LXqF
dsPeBaeB2X9cVh1cN1GJn0mMNbChrXc9QdKHQ0hnBS4zDieBwapnnVi1fInNM/echitbq5GooxnP
ozEPdomATAkCYS8Kjpn2vtCzXw+X/82l9/sZy8QPYj4sjjuL31m1bCW4zcMbtTnx2Ka6AZx5F0DZ
r4dqQIYGESV/jdxXO5Rnx46Xqj1+h9y2fqKUfHk+Ctz9ofIgGuAzV0YEjgaEPl02cZHQlfL/33no
dRgrPlmQQlhDs6gSaiunRawCM5KROhG/WOdv3exVqfPeU43p9YyX5ICe9/cg2htVXMln3jeWG9Jo
HSNJhTXzaZ1WBvnB2Z3qXNF+akD1THQQ3Olp1IQV9JjyKXrpt8RgEbhJ4U5Cp3w6L+fIMLjaU3HV
7Xn+k+42NTSfnHa3IVePU+nPnrDbTynlILF/4foCgM4DWExicuuT+d5zO833+PJ5njHbIgFtmSJC
p1XLnkCfJRmjRHRpLv2DGoGCQfHeep9B2Vdbv30UUJ+XFMoHfqBFVeIKPXb/DeXLA5brOP1ZNpcF
pjipHezvq9QIIFjNDWi0vae/56u6jl6NyJM8xJZQBqc+TFjqZ1KTA5fJxlGArBnsUI6qDidbhgAT
9M0Z1iL9d45Ki9tecjSND8+BWQJp/dxnn+mlQjJQT+93OoerSJuAvJg793H9mKyRmtXmgLKq0h50
KCwCUERbqk/Fps6OPUwwBDbpKGk5giDK0n2ycxzwTk7dkH61HtbjFjxP1fZLgavK1IFJr66/J4Mm
6pwlC6jSlT/bGQ5WLEdQo4UZlufLN/MVdQ0C4jcg+wdZxM3sv5l7l+/SnJ0p0JFkHoKynEvffZcc
GBrEkYhb1N0nSHBjaouLe1zLVr9fMpMhComYgILWso+oMEyIyDbOt45Dv1lcWS7VCDOlnaQc7jtT
EKy5KXefAPAZRJgAm2TqAGdlgid5A289CdI63muVrFmzKHHZw72qCiS+TEPnEyGjAs0xC2u3iTRJ
mil/TllZv7ZOAwz9a0z+twPNoCAaaasD8qVw25L80GonMPm4zyotjkK6CQeymL4XNUWZPdyFJMs6
/WNbWTzwVJV7GcRrRhX6ir4OWHpXlKPdHAblMtjQZEy5XCM2fvBNCHGQWOclYUG6C6U9QxA+Ldca
z09xrbizGkGXXsKpJ1G/4I3Crg8iBaWMcgJuHGkJlPNg9GNOrbdLyNDbklzeDrqk1OtdReWRLb4C
aDhj3ueDPshYwqjAOyP+s82+rvwhceSpehjTty4IVra2S9QyFuMg6OY+3g5Qa+vlv9yQEe+jZTMx
6UUa8j2Tc8ONBelResVivI3umH+3qIQJIZ8MwDM84LVpi2JN8E92y85/5IbM0U3h6LlUMOG/KbjJ
dHMR8NJ1hFJVSvj0j+gH76r2rF59Q9jQPhnBrx1vf6xt19HKdaJtKKth5uEACfXOmIXZPuw7mtQD
sWjlm+qrpLYxdkQKi2wHEjdTxD/44btKMOgFJPz4vKRqHTcEYPNOXCcP9rEGQA/qAdYTt6SsEOFP
1gXTpiYotZdBjIl9esogD0qaQq251baom1KT5uCNEHyOt5oLT2ZnuhThlQagZqvC6E/Vke8BxUAK
4anCRQD+vxtBDfMryn6vW8dRJb67Z2puaoPF7spAcO4jaZpJLJJ4ExB0j1dAxsraq9JxI+Ga5usO
8ojAmeCEHB9YO0GtTEhdjp0qiAhZgVK//gmY7L9pB8kq95H7U4tYyPE/mwmCiTyPz/7qYXWG7Izl
X5l15kdV7iH0X4ExUh+OWoEJQf1y5c8lEMzpEGtZuMZFflgrz7E1MUconrI7X07yBPfn1qFtskF5
y0GTp1vjMrqY/ySVmah8liB+4L2STjPlxmb0cCoZ5KevUbW/5pOHHF2r8IQZ6wRna1qy8iJHJ8OJ
Mcrxe0e+gYL8mBO5amkxDKo/q/bJ99PPsD6g/kYvY0nE7jAQwfekSimBcNRgAVgF7VQQt/ycoAl1
0vpcb8R2k2ftKI3xXeB8BtYCuNp7AGCNKkJIO6BrnQmKKYjMs+9Yue0Yxd22xlVMBT0Us7BkZ/4Y
G+gNvX94ahbd5OtEv0qxds2TZlu9TLnhdNC71LEwX0yfH9e/lXROQC+Jl135J64/yM5NSh9CyQPs
f+kfxJhfY5+d+CxR5NwQVfXst3gkmJNxbPqLqHCIwRNszaRfAh/llIuJlQlX+Pz3oEXyPDDr/kKh
7Y9NdkulrOjCsf3jkKzK7CSzLE/cmQb2y4FuABbeYxGBEdc9rdgHrcPw2JFqV8fZX1UZYwq/iFrl
iyPmAY9zSCqEtoNd8uaDHWMw1uOgQ7n9hvzJ/Tv/KrqHNFTDp1xWrfn287mlpNmwxoZVmuH1DVNR
/l/ny4pIhGpyw8Dao5XOQLlxd9IgYMmW69tPzxhMyv/hfJ1HmbS7Oos//wlTZFL6ei9lehCIzGyr
t2btCK+bOvLTIGQEZNHaJI6XF2DRxmy8eMEIyNp30DELpXT5abOKN3uzdVODv5CkoAxr66UGK50m
6tOPRcgoVMenIhib8LHUXiaOfRoyUZDxN6O0TATOexZUSs+HyxorxbKD8bMbuG4jLH2eW1SUTQ5T
gWZDqCj2CZZzQWKtO/tfEPFRxWo813fZByFxs+GsCgB2UfaAPw+qAMTrqgymFV6pCTGDDauJEG6h
B+Yh7doNW+wO9TeVlD9xdqXrfFQeMYiGNQ39OQntePPGlw6QV2kImzJ3/dpFj8IZLQ3OQw6Sf3Ej
yb1WwUkIBBewWaf3p2q23bb0byTUHvoVS2H4Wu7wNbMIxLrUIMM9l6qnblC0KUqHtyxN1VSp9QUA
iqPWFJla6cYBXRX5nLm2sz6kh8EC/gOkXNHoZJtc2RpGgGDQ2rQ0+vUYC6jj3J96h2bEDNq0eExY
uCxOWGxmLeRz8UQ1whFjbEfmOPkXTs4dsl5SeFKak3DmZGn6pP7cONDB9Goo9yrspJIDK6cLuKhZ
AiwLm9T/XmspildE0t8ZO6T1RBUzsCE+ZpIeA6aFoHqCRlsf3gtsY+INFcPvulm8dY+fI7Pegxdi
Z6g6Rilz9elFni36+3blUVB+ifbFK9jbUEIfmxenMnL6lg3CqTu7m7ddauC7YikX56T/14mMBqho
hOX6kH1YT19T5Nwufpa6MMbKdghpQDET9+8xBx2JEq9NxbkaAQWeot/HmM/GZPk0b7MQnEjMNYnY
6/Xag+8aeA39NAtVNEasxoaHIFLHaAaByEIWXDQfb01bGQ0BlqK6O05AK/nmnwMUE20TpL7TUInI
ubQeGhA3aZOo0G9dqmRa15207CI/ci7QIOqH8P7Zd+X5BEMiGer2k3eRoEeSs3faVG73AvvZU2B6
YAe2q3eSsNjvNAKIQnIyP5GpC7CjrmrSA8pt8bidoKAHdlMFxjXM6BXtMEOqspWIJEsSHZq9U02R
9dnZQmbA4rONOVdiahHM7HZNDF++TqtfMkpdygM0axazIj4TMnngTrADxia3OM1lBFW2yXSvuxA8
ZtazdyYIl2D/JytgkdONiGKuSBH7wJgXfYGjh4jwQjqCsMtqBE0V6lZtb5HQPyvHREPOMB+bftdG
gJ6qkyBlGd5YZjM60fVF6sDEcpGF6nuwpHtcm8KDldNTA0eVWqVodUPCq+fBwLYACLkstX7gX12F
LP/z3kBhnpX4tLy9H0YQq4vSgfyOfVYLSE0TpPSXqefIixNdcKLySYKZReHTh0BwlP1Jv1e5ley+
a8RkYuKiPNT/smwqaqx12bfek2tpNmANA0PFm0OJov4Eih/2A8XpnTUg4bYZCtS9xJgWu00MCqwg
qFeiFo6nvwul+aWavVgc8HWnyAGIjX0RvUPh72hKuoe1F7Fv4Urr/YlK06MSYKcSHYeQPfDRIzP0
qtZnEeZIDZBKIdlE22DtW4xxH3rdZbsoIVPSsl0g77Pit9U/mMH39oO/1J1g3VEaw2rICvgjlBOE
vZOHM6nImPorE2zWRhJc4B86/WXdCSg2nOnMaeXMmxv8e6xnGPeYE/z6i6s+xY/xKamiLn2enJw6
1MKooxOvN0fsM/IwTwNay2SZQI4J0opjEK0iHZBVvBNyFElU9ZpTnaDSsMA7UleNLYQWXUneDvOA
3cmW7FsD08xrObwe8CD0Id8yey4bn5PRci7MRTHZ1Jr7KdrFv9ys1AOMMNyupvRl99zvMr8YgiLE
45qh04YhB1PLjBVwtAB5LZbbixmdgs9ISmrWxCKB20SuujDT57Me/YdqarQGY0sbEOnrMjZWCXto
arr3DmDUHfT4s+TBF9twLQRzm5Vs8WIP0HngrKlF10uraFT2mNWWVUxChF+bIDVDy99GEhFqrAXI
gBIge101dMF0uOWJ5Aq6zFgqw+So1l9qe3sLwt98HZkeXnRe6L1Sg5aHIa//4sVyZ5IUNg7R+1eh
vSEx/zbl8sxcE2MMLRYz9gavzCCyWREuw3OYpFd+qq5zZn1QmabnBa55xZgqJ5RfWGO/bMTD93Ws
omog2iivyFGeC7KzlI6EyiqXHuzS0KgC6fWOGl3TDG/fcOjWjT4nlfZWaGne+AtOnBmM0U2nOFs4
3ZaJvmWYOuA3Zqe/VjCzxrZvOB2LfRIAE6NQDKS2XVNmf4Z3gZODeYPdmzezLxBiQAPNGi+gL7kQ
f4vobnKDVTQKPEt4cMMmDhZwDFvP7FGK9Hxnw+r4gL/6JmazQWrzQ+Ub56SSCccrtxihXhJSKY/w
bnvD2wwf5Gd6cSCKyUYiw4hdna+NOPCOGPjnqlA3gwvvY9E9lucxw+LksTR/2K1lTV/ARyQbxOto
TQf2NQ+ducgJ+ndZX8xljcfgOqerwOsBGoaxqfrqGd2djwBYWTa+g3yt1e2Z7oAcJtlnyH5D1hYp
WDZqbQCpyzIrwiWdgHbAqLdeMqpbpCvPPlSvZ3cwFbFnlGBPE0YCSQpyFnHD0frvjSxxAJLaSBO2
UxrMz3a4DNIlLNKhcDLGZ+5W0DvfuKplTFfcNK1waAdS0M9Gnwyd6+tD1l9gv5fW7IBcJ/bD4w8h
MSIm51kJINM2F8/lU8UKnR4QRYm3gz0shOg1tjHJsGNQxElhrYJHdpMlQ085Xva+UBzDB/SasWw+
E9W7jN43K24jK9u4QLFjSU7yNCc0KIp8go4WumJGwm3+VchgVf8904EmIkWX9ZbjgcD8QH3zlSb8
LtsgqASWsH0ZqMaS9Y1Keu0uSmCOJ2rO5Rw6hHdXdYWIWIoiYXmz8PUl2J3bNbbh+hRwIZw5PqdL
CyZMtag0MNOuU8TxV29wCqXkgyCuqsPjnKESG3+v2jGW5P0gnKpL0zrlPFX5sm1RmoOLL0R6TsTc
Wi99os7uJOO/PbMgSmw+W55CZ8oK1s/AJOnQym/7PRKlP723M8SOXWtVcI2K5GLxaO4LBUsjcEb+
isSwiUkm4ZBGY0EejlILS0tYavpH4ZlDHQhHlKufnI8dE5Fsa3qxQ14SdqfaK6CtRHRPNTBajzYx
zsWcn28HE7DxfM/SuYms00Hp8Y2Qsjcuh2XUrYJE0MLgW6NJUro+dLVo3Tuw4sXcRVAcADDt80pM
0kvyP6gQLJzID43DquRoHKh6WZm+R47uk7UDOqXetLQPMeAgFJlDk8tYRQRDx5J0on6KM7+pbqHV
Ac3ASYi242NHKoICSSpeFqL/q1tmIXZ3zVue1aIsK0O07vKl6G3GVNCBStPzRBiBZ1ogZbP0RhCP
td2q7KS0WOp5xssFNt4pK/tIT8rcKSomWZ1zqhHzvzwPF7K9NKpI8/OxOuyVu9gsQDDcmp64ROeY
zwBvcN5LNwgwYBaGkqC2Iu1dvABYb9s9l72JF1Dd9KpN183qvmKL8xigjLVklyQ9KksLQCPl/P7Z
p9G2XEf5v2E6ri9G0INrmdZE/jdzlMbHNRUwLBTUhIbnO4MC6RTeg8zElYUdXl3FjQKPB2E0icN7
dWGchYY7WUZY7ut42NgLY19GjUEk4EZhs8Vin5yGyLKSpPS9DbxMgPXDOOqmbILXE0myOSn+jc52
PhrhNV2YF4ULh1s06ZL+8TZxRFxA5yTvvTZh2DbOjgmc2XpvlA+jE2reMdbnmPLbYCJUdfq7J/7r
zHjiQovMWIvKaKzEaoENtJk3M2p7NtNSTZWlyB+Jcb14ydrVMzX4WE31LUxXKLFH9ARa2cPn7mjr
Me+xDTTUhZ14JuQIAGohMil0+4PMxcpr907lq7/kJGU8hBAb5kjQfffXsl1ffp13/QJtAq9IsIy6
RQ1DMOb46p7Z+mtUryJEpNGV+7XXEz6+/bOjcJPoL8SJMUC3vasEwzK72fIH7BbBZK81Vksz+bYZ
yPb0fkn/HphGqCMxagooCu9qkf6FHtPZEczkljuvuPSn4l4IK8tXfRsFS0vS0dSJJUZAxhwSZNF4
62ARE3FiLNikty5fwhpda22vmM5bnAahdFCOW2xQ7X87MpHOluUgo6kFon4Kkz/FqeGFu5yqRIxo
D5yk2GWjdH+8Zw7apRgNnDzRi3b3EwdECIHhJIHfRuUJRYE16mA7ziF2Hxo8pF7wXiUlA2qsgYA7
xgbyZYKDCveiKbydiJo8EvLpOza+ZXCdw3I2b5sYLrM3k2/yUGQMa8hxc2piyZpYPa5+eKZ0rNs3
t/GObUXT7rE7t6jW3WEd15DhgPCHp969rZLrCwsdnZ6Jr1ml8hUNa8+R66mZeYRpPE6NFYghOh6o
ISmGzWLGeeFTfXybuyw0wH/SCLSEi7/r1X+U72HKPypTAM3xZ6nz+HjWWrGK84TFQK9dNkTGOvhb
lg6OZXXw2a7yyDu/Y/Cj9DmPzfKt3R4TDksEwo+awkZiBAgFT/SLC0gDoQJ+eol6Jb+3rGrfQIBX
6uByjlrPc7uOhq5mEZeFS9jYdWpQCt+5vSXyMcnN/fKIYIX2T1J+j5OoYvaPbIOP+re/f6xlN5Ng
wB7tkq0GwaDW2xBewtp4FNFLQ2ZXHoRURoKkhApaIX5smWfYf3a7vLRAUovCacghzk/eDu/TDhwj
kR+G/1uvq9RtaGdBlnXTn4rFvUDkwMFpIGHuxEE8GQrK1ElTHP7RVduYTZnITW79v7zyqSczFI5p
CgpARnkl08j8tiVulO4bDbGf8BxvidDLzKTiEfSbWTctlK08xHBlZJwhGipoH08Oeyw/jgIUHSVB
0gu6gruznMsMNDk0cxMp67x9yTng8c/oL4vbtpttajomjHP3hhdLLeAmmStfzgUODvsty8+shdit
yGThheIvd0qsFMmIYOnVPGeAkg61xImHVGyM9p/QpRNmnB8NSpfhFzaEYe9hw2XgJvUlSh9IthPn
k/veP3iOHWn+ViC4bVQarUvUI6dFvj1l9Rn+gmbl0HLzUnATu4R94s2sV6ltfEM2bqel2ZXdV5GW
KSJnoN0OVVpUi6wSwWJ36cDMAaBm6+kxDKb7kjgLB8ZiQv+YxIXdJoTt9+YmhYb2de9zBrQt2rRm
e0bkkMkVcag57ZvAx2nENVM/Coq2sogYm2DauFeZ7VV2Ztu9hqE0UjPHA7yvEXv0IfsIQbfqkBzt
vwUe7v0T2suO/ixQzTqENeoBc+zefItMJ/Q7wxTqu9ublAuNqBGyRxaOsljBSHE1+hnFDNJSXnV1
kOomEoJ2c6EmhiWbXk0AgV/bS0upxCDOAxPo6Udc5AVK61kwXjgZienyY4HfvD5XsS3ha/yOvrMf
yWkYecFl5OTM+B0iDvw2UwY93KrwTW4VqT1tDroFt/OZE1kR9iTKVWN+fF0RG5pBzSRsg7sLFqtM
NTumvxv/kUa2zhgC15ViRDA5fiOZmu+XrvDdAKqn6J5zoil80fYPUThDa2cjjctHClsErRRTk20I
nshPp1a7Mha6lkqfUvVThK3xPukxIT0/NBPRjVjMOXnVMyOYH/SkE579NVeLyERVsp9e381+jfj/
esMMpod1xzxeDhV7Bzx62WpfSedkcPi5WUJkX/ic3US4fbOTPu/BDNmTyz+It3yUSuG5TOBCvP9T
y/2/HCizhKho1dnYocn0An9kzxQQVPpEnuOkbhW6txFtW1TNcubFjFVjKFD6liEBnrUaNUTraD6B
NbOhoYlekUzmmjBvkbHDhsEpwtc8faXo5M5dcNlf3GLYAQaslFxI7fzAU+HQgY5St0Pl0iEEsyNu
5jz3RwE13g1a8htGItVkOxYLEOVr/6ylzCvcjSBF4IVrn/Dj5m99XQe75uMi03ZzDzlEdMaNxghV
aOTkF6XEvybDPIUSPBLIYQLKB6dc6z4O3+ULzBY7UfucMFFqzG7SfCpxH3s9lNPV8Qgstb76lVmC
PCdTREz59Cbf2y8gGaO3H2Op5+lxuWsb8QTCFcKd+3mzYq3euz3jXIAhAJnx0YeOzgN840AiagjW
tQbQPFvBu3uiMoMOKIEUkfnqFgIleuBFuQn4/0Pb3PRtprbJlvA2rIvwmkiFyGv3dIZ6gC9Zs7v8
4q7M5dhBXhqlD1lkFPv9JmphGiUaz9VhI7Tt6IXs0R08Yx1hP7syN0MAHGDFBgpi493B6Iar+oRR
0F/lSa5lhj438lDUbKviifuY2oUNE3pMxTCblDyIfd2VLKPwUfbv+dZF23fMDZhsr6FylgNK8DOC
jXEPPFYsjto2iXUwFMEYP2uD7Kk4MgH15NUHWX46ry1AniPzWMRySbsxX+9mqrI7f49V95tVE7MU
/tzwF4519pQ+Z+b3GzmJ742sutHFqL4of0xUumJkitvHnvJNr1kocKHMF6oLXiJVLjTUMv0dhe1L
+wPzopNExHWWqkxF65nx/CxFH7eMLZ6tcgHTx0nxP7UdcINu14sAiMMasxLcyYiR9RCizC0862iC
tQ+mW4/8aS+ropx58nwxqVr4aEQtrNYHp9p/kTk2MZIy4cN1AaIqWdwt4bA6GTWmok0jhn4sr8M+
YhUL0C1X9aoSDI1MTYh9BQ+Q1O+XCkl3B/9ZYhqJ4LLxrZQbcHDAbXaBlmbG4AKDmEtpcVd1ztbP
b/OMLz0kq2gOorYaTjTBfaZwl8LQ4KK1p8Kn7fTQRMJMU26J+XjyWQdto6YS5vrs7W8cGhbL0TXV
2KZbqIGaXRRkJPIH2w9zFobrLNc8xS9EVlux6gLETYLn7qEWGPt7p8GyioSOOU8hQr9dHdW+lpvZ
p0VWgdnWISWI+/rDGW/pJ/xC/WiNIQN0YUi7Y9G/5dXbXuhYqHx4o+0aTr3YsOY9W3+KMiBNbDdV
NY+dz9JjcPBbGr6beyr26F7nKQVP1thpQkq4nQUI5hBhybuQelQU6Xr79jQJ9RpRWmh5ysmrNw3Q
DAZtF3mk+f+dMIZkA8J65Gu3ooJQ7ZC6azo9QhWw2QzYf2aUVDlpk62rlErbV7mCS6akO9p/9k8I
J15l6T6dFQXoW2KwpyKQcNCvF8BHwAg6yVP9UW+SmddTr5vnSOf1V127zfAjEUXF+ivTg4In1mYm
yxv4A6uyFiNCQ91qoDfU5QhLfxUeGA7PK4iOxN17wAH72hxjtAhQeO77taYm5rFIcC9BVg0Y5O7T
XGtLhPaBJGO+7yns9/mtSJvk4TIjjUFjG03yM4KPApyETHtbk/FCLSyy04JfaWBsP3hw4bXEk/nP
IhLb7y8RBIe+/OZVRrwWK4gZyzw3NryEEeQS5i+oN7d/+Rolyf6t6q9/q1Pl2/lyAJRzMCaI1zdz
2K91RCja2+Ehs3OP7iUBPwikLruqu69odIp9XNMTOfo9rh7lHe332iDiUbgSp4OXiRlcvBI+4eXP
PGibloaOVf04WcuzDkhq2IEsULmX5Eft+vv560t0W+xvzFOv5oKaDZv4btj2H6pY21wEpv/ExF5m
eIhDjUWz9tz3i5AsuOd3PSHsfXtvY+U4ZVLuxCE4/vQOwXK6mGoKYNuwH6A7M0Kmim5tTOWC/VZ6
VVUJfvULqsG/IRPYyRhLQqhmKxsGkNKd939L7xX59g3TAVO2+bO8Kya6Wfy1ndr9ZsK0bVSfaaJ4
oBMbTT2eGTLMfBK1OA6K8alWBKQA9MwKflVHoequzxrWeIlm4dVmGkJvqIk0DfkynoeAv54Bz+uW
rHaL7bY3YR3NFLIu0CKnJA3rUPX04RT/eKogkRkkDPcn45Fb7S6vehdJ6/ew1lkG172u8P8Oj3Sp
qO3VKLPPqHTasULo2fMG1PaR8YeAoOFtuiwvQQthbt+tSXLgb47AflO63c4FbzdF4uqKn4HqZWYI
+fY3ci1WjKlNrTukP5nzRBGGgBqqTlktKuT9l3q5bpbdsZCHaXVGMx+DcMyjdl79ioRnKrHue38Y
4XK7TKNQAVpTOuEkt+01tfpwe1myr3DbClH049oLHTgZej2HNxdPguqYuMvY/ZwXCXYFZAkp4Mi9
KbXUUOiyrgWYUh4acE3LtdXWTiluu1QbpW6ufEFsrfIexfWTuadSJwnkPkkQYhD7f0sNEIsfpJ5w
xISzWJ9Hc/pojdKQL6zckeJxf3L2ZGUfW4gT2VCXyKnWloExjo7q0jEY75LY9G0QXclzpKUV6VpN
8Eer21HXdmHzGCD8IFkBDb//9j5hGsL0THFMZSA1buW9UkX8QKOADcjr8qk8+dFCG3krSv7RiR3m
/uTdmsthc8RAbAz92raQt+EhO46rlf+BeckYKWfIxAuz4fGQ+4E9pwoqFfFT1uwuokVO0TXfKUHU
FGyf8WksdSmL8vOnPuCf0ZS2zWGuQjiGMDu5ZmiR4I5LEzzktlgDEIsH4jbU52QUod+L3fHk7mHs
IWSsHsFMFa/FXMpjGzZSqwRnn+iwb5fdaT11QkbYVG70WEg87QmFXRBZEYzxt9ap+qVmhdoTJWBs
j6EMY5Py2iiXcRFKmONFhn5fnBXtctmjtA0wkuM4Uvu6AjAPCGeRjEMAGXTayUaL9txouCoN5QAO
lf0KER+0kbBGGu6peXvJejnZG0y6FpxCvyRyy3VOUP923ncghYXyqVADWOGiM79QWVuic0Vg9J/7
75/PD9Yf4+XtCLZh3njDeEE/y4RrZ1uurE5ueQ+raZ5n//HhxScYhbYtvNgzyh4Atl/hhxkDkhJD
3xE9BnLE8mYA+P04WfYQbTMu3dZTleVTgwp8Oyj6Fm+ApgJjYi0s3qASRRiuYeurlhbt/Gpgk+V9
eguVdJXH7MtlVQNCZqLlFePJejM/WKkXxY6NaQmCQsTRTkSzNAmbZOo1xqHdaKZc5U6i4h555+Up
Du08yKNAbYDoSCazY465UAKxFJFvQ5Md5TU9xQAIw4IlWq4ZOgC/CPoULyLwkHEc5qf1sX7pxBGL
GP986FBr65Gli3iKHX/OTTms0RvR6cGBYyS2vGCQcXrwjY4ook6wHgZxwO0jt/BcrVDRBL6Jq8Bd
nMy+5Pff+SMaSmXFWxmVryPJoJ5ooVaSKr0afWZuwM3ajh3UNu6RQsaKQX/Ov48LtwR1qSDbeFi5
3nVFglgTBRu3k1bQ9tDiOWuHu0qZM0nTW6EVFwSuFf9mbDt/nnKQjwN9LNqZZxIFAn8EaJryw1+o
aMabHhFoSkiQyWN//hDblG9KdMgJ7gXogvZ4LbdviX+LIhuqVOdsv8aR/NOFR8mVZN9mqO88arYI
Fq4kIUa5ssBlTaHD5MsAlvs/+lRMRozqtJ1KEt2qe6WXn3okBIT9RdEkbpk5CP+b3K6omCc1SYjm
Y2KH+pkCxrIIDQrZ3JRfozG502Z2HAboNJTg0PBGWltXl3/YsnQAQvDl5Vab3jYdyN3Ol/2WauYN
5ggpbZE/sZgZfy9P3dzMG69LOrGHsK5v2C3PpO4zO0Qt/4Lhww+dWix9KKJkelES8QxKW5Rdw78n
sYlQUTPxKWilJFdJj6FJKF3hDvZ6u0fv5S+dVD2uy4T+sQ8pTXrXyiltJ015KbXY2+vZAENrIrbj
5xLCyxJTjqkktdLV+dIXAryRhrPqadD40ZOHH98Yd5PPlXMloTpUDZj+jPyr/jb1wzSUNhDfvJ6D
6X/yP0PszWxBHseVRASFUzFOOntsxZbluTxQcpP4UhLkQsh4ZL/UXM7oD3rGaNPlEIs6VvIz4nQI
XGWmeLyY6gYBl0kezQf3HkXBLZZNkhCgTGgbID4PMUCtwcfFRNE2U5AMu5E+p+cSqnsygLSq/vjt
seuffPTihyEJ0Dm9g4T/MC1kwUnTsql2uGRl7Na/HK3iVhLvvBhdfyvthoaqQ7KPMf8PgbjoxlIT
F5c/E5Z5ypzuBYodyTzoWt6v1QaAvU7iBd5ic2Lu1VwlQf7TQ7H2X5GdrAAGmVZ6hWMPkaT4ws4S
/AXaJZlsgow74+lUVGgSzr1k/3iKUtkK8UYuDtRX1JsB3NR+zmDFJxJFOuLFQRxOHuv+msC1i92k
ZfbnfxwNIxC0l0VP7EjPRBCFuEqA3+oJGOQ4w14btNZiWV5c97aGL6ZaqI1r9/5/jLQscuQrFFYv
47zxPysONy7DPxqQCfAbttgdsSqpsw/WWTWyE9ukEVg+Ennp8Q+R+sshSHUUfHrILr6D200m2fzJ
uwczcFrryJbqFx1rm/1AM09BiVqWyKY+m6mz5yEqFMdmsbh4S2lTA6lVrCdKE2y0BKm2wkEdIana
qquo+yKzneEq0iOIcjAjyRZp3+CGUlA6dQzSa0f5wBDDU962HvOZz7L5Gs/MCwX/Bb4s9+9J9tgs
9q2RQ5QoNgWVRwp2WMh2cRyHBx1TzuYq8K3zKiSPuQ09jZBkjZvytvqxe/68UQktBaqY/gWqCDlV
xQ82/B1WgRUiKaKeFWUk/G4cQuGHODSN3PdEJm8+A/7AmZzOeS4WIA1Ysqrs8Jv79db+YPjNkPrH
bYU6qqDSyugcgKJE3yutFuc+BMZdW7PJUHbw2Q5jfeJ4zHEYtmgmEOSu+ga6pHtY+vxAB5TSvgGB
wCEjGTnKYSDkgApHbtFQ0h4DnHVFV/nQFpGv4kIKuIGBg9saHHrGqhtLU3xsZeCdk3nOtUi+NYad
pj6iVre7ndNK3jnwbqGoLvHC+O+b/yxclgt7VROHHPlcmYPwq1VjA3gXWcj8i1jwscII79rR+7mY
ruTSRmzCsMddjjqwCO5ZluJ+f58NLTx9JCuDUIZ0D3v5rVBah0xSHVz3YSuO4h2+pd0vu26ctwt2
DJQSJKM6h0kGQeEBL2yTGxC53WJ8pp7FXTk9gcXQ6NOYh//RTyJqoejORSSWgXt7SbxoPIboM2bF
+q5+hT7JWXYcfaGj0jgMAT/uI8dPOdjdXF6zWM5pS/V6jxH6Q3bQSNB5j1pDk7shDMLhLi8IMMe9
mX/JLPY7AQgdpnonoyqitgw8ygoLLCf1JFLlXJJ4V3993tr79YoH85RgV4ue2d9HstTIQfzzPL4S
hZzbKJVjKR+Wa1g3MKJWOmvDbRHCYbwsZfCNtBQNYuY4PN/XyCAVXa3BVDYDrPEckKiZN//dTIZa
0ZlqhXPUbv0vAAtiR4H7p7uNZyUe5gRpGkJR42zWe9+prhYZHXNmZU9kOTawl1egiJZm4xNsuICg
Es551EVFgjnUJ/dmZQ8fbWJcB8C3/kByDODLCdXcscqPZA2ABSeQ5ynmVCRWRgPivwuIFbRqPYLq
IulvyCHt/77k2LO3e26n7xvn1gp9gekQk0pQZXJQKk3IN9+fvp5SUmlTUQofsXQy7az4Mntm9Frx
kik7Wp+9EqWu7O0wqBkztjPc/R3t8wWCiySg92NZU/nn+T714oPG87kLKE9Ba97xg2ujCsnS/QO7
uENmXjHCGp9zf72BtmCKCuYPrSkPkkOSEvXuCZUfCLmPtm7NqAoCgK2ivNMVl3P7ozbYVH5Xq33h
ViijQRIsUVwjbhL6K/wNtBduiXXhNhTgAHdVxOlIlqDQDLKjbSZh83y64ux4QdTMOUAQKbHdGWTd
zkPcbv7x41gg9juNpw/3tdFEF6WczCRl8AWskKOO38I3szxvgv4za1q2tJCEAdI1GZdl4/jT4wRD
DMMHljCbbIEJ2JBaUX7QsCnwAX8Zy8MowRXuokeIXYwe0H0dXD54mtbJO+PglI0D5ZF50i2dBujH
E3NWifUfLMpvYURaVod+azoBvYomd+yJbB9ug8du3U6aYQaZRviZ8C0MoN0tmDexpfMpUDp16IQi
XOXN2u5vy4qneN2TbUfFDQCLfL5dSldP08Ov1c+oCeMQYbuRWiMe7fOCj1MeYC2uYHlHvI0EB4X8
RMbvMVw4bgWMioZXlztGbbHsSnFrc+wW7DDsNQpBWVJWQ+1QMj9JN27pPK/sMZaUPjn5LNPrznVt
/zv+kahrK2jRXTN53OMqToUCY6G9W63Iei2M6eaHtbELCe7qqwN1zK+9dAzSj1L+diWj0A0G3GVZ
fu2uET0nmwRKA18Lp6wLuvndeCpJvgWsiDzkrSxPACBwpBKZjPjqYAQFvT27Ip0Ix3X7ulD57kGU
yGkZeSHGlL86kZsHcU8D4XL3qimjGm7iaP4e3yTOsUHNcVWNSmSqDxz3BC/PEH4OodiIzqVDB5ko
Xiqz7PmIwNpSoRzjSCljJXCQ2Gjoa90FnhmIaYvi2dIn4q24QGoOr/Cbm7xe0juYsZExKjvdCOqH
46+RiEaxf8O6EW0SwB1Lf+HqyPkiL4OkWbTqkyEX0/l/3Agd4ZVI1D2vQPfB8rOZC5wxpyLkImgh
bpzG7ovB/nNlnw8B7Ncw88EkegQBVy6LRIUcjCTahzMAScAqRRshjjODgZdJ1sGFyFFyX7Pvh5Nn
LfP5Ykdk0A1g8Ubkcnm7WSfROIAB23KA6LAVpi+J6afmm0doWVOA2/m1eZfHVZ0NgLOfu5SXbFpT
nkuRxWDIYTULxalhU9Q3I2SlZ1HM2gNkgkC56s1Lb61U4iYIwS6fU/O+zogAduoL851JcMeH3OnN
U1NxRLC3klwEYxmURQIheaD9qYw44YDNQwsRo+qV0j0Ow2MGIMl7WhuU+MaPYJvtSlqOkMMbWKKP
764zQMroQ4SvRl3oTT+cBEA6KwbmOkID0/MpC3SwFUwIVcI0qDoUWGSMWHUWNNnKMTh1sElnJv0b
Rxu/Nuf+n0Eufc1WqxNOfhxyv4kqUEjZ/Vmc5aA+b2J21C2UqsXLgi6PaiwtsmeyEqBEcrLprHtk
weu67GB6kcFW2v/qI0+j0OREuhCJib0skdf6+boqKKihf7I/erSZiSXWxxJEG7A1kQk0m+Yc6Mi/
9+WvIJLNM8W1t7nBmnlDcCWP+9AvP4OV/cIu74y2iYp0bPzSXuTWDohdx4Fk4O0drtsuGNqmcG3R
bFL1Xi8/UG7+uHSNyHa9+ALWJ6afiJq+uGMGP9XKDPnffznMI5X0Xalap8p50zVgS/bX4Zaiik9Z
4rUSvQWqE9l7FhjrOM3JiuBoHCNw0Bl4NaOgHD3FUT1PUmYcCAk/6wNcZpJ8q4XkIjEAFMdDiBbL
lHaNDx1FPTlNDDkZoMChRAc6VaiiUkRbLAV2DVi02ibnw2B/igKfmaaUTG4RJseuG/Tg1s/CZCye
zcMAWAuQdyFWqKpTeVt+jCoygLustg0a1r5vUOKkNIlscvj6e2BBMGivxvW3uf08OEliI78X2DZE
xEI0SEZtgLoVNkYyVjqg3/BqIIMkDD5JS3BKe6LrDVICRWIHEVcru9DdzSlVXKC6yLMrrl19gMXR
ZDQgznpg8B9YXS911qAr9YlYdRgos23BFXt4CDCStmO0NLzaY71KM1ZMBgSSlgRFA5yLPAy8TneQ
4OIyal/lrsV0a6rNxrcsnBJaU8yowyLNxgmkHEP78f71DLwUxY5jrT6p+cCfxq/FE2Bk/Z2wNwXF
M5APIkVCu9aUwFID0pevkVs+Pmq22SU+KNdXxu0JXKV7PH6zTgA2J33LLUac6KBQw6GijPw1OkXI
pcxU3w3H+dncHCcdrwpPUfxBAmLRcxPUs1mmLZZQwS5uFMFCbhGBaEaOw+F56al1wM1q5OM/uMTT
n7eHfbxl375tIsWj3G1Pah+m2d9KSEJrHv5O5aJ78a4MsHlmd1Tmdcqe3YqkLltnjWok1bC68kOd
jCf5B3a6wp78UfkCi+JlqaTiqOcZBpdv/T6U8pwWbeklgsfCQtTfgIQh69jTNGaqVgCxKnV2CBGj
hjcP2988/6+BqzLIayNRrjMpmcaWg6/rLXQNjgBKU4U7XOhfP9xqgKPW8TuwZWNwi3VrXYG1Jd6O
lA6X0EyeDJMO5YSu5DoKXoRY62SW6XO+umrj2RK/brXx5w9ObLanrOilYxI90HPWNjXpAjz0xNR4
w2bhmzzWq1zeKSAc/VbkB80kIVTUwYG0XHh65aJGNH/wsQH+vgO0zlGiDy9PQHxl4AAqWMJKxA1K
j1g0/DkZabs6YFfeNEp40R2r+9G7Cn+5hnSvH6XdyGCu2At8+Lz7tHwCPyC9Ia4o6sze25IcY513
bwyjeDyqNdSDVFIrjxe8T6FaW0XJNqDaeBOOmbtT/mKQV5yvdBMynPl6F14pkTmhLqwQADcj2syZ
P7ztFz/yE6r03BYx+K/ANGrnFLrFyqTL2Zlum+1jSjh/7iTRFHYQHJDKduz2eKXg9UZP0+HB/eZQ
kArxmbp0UYgU/VR9uozC5/Z/jOZ8iR6gEUAFbtIz7lGssjqhkgZaLFLXNAUgbBQ3MHoYbKVye/8T
lgNaCX8R8itZenFWVQSuq+GU8Zdu/8Qj5FkYW7KDle4QYoQOB8TeEfqU2eM31bdvRA3qkOC6kGxC
ZM+Icd0n82xYCVHshkzMPq3pggmtxED3YrZRjoqxZGqWcw8bz9Q9/A9uKrgc1a2Zz4GHvMp9X8Ok
y2rldgQm4X8jpJ+DD9OEO/lj9fhVlQQv5RqcR9vM0ymMB+3WexnZMnPgKTwnN+pMu0fEDd4zPwas
hzOOYIzHFCWn2HEWKg2EdoWB09rgeWHN02Az67oABfr4bwuVJwpa0BJ+fGRP1DUE6nQnzyCi2tXG
IcMjKERjcP0qxVx2oDbJhqLsSPv0xrfQpE6pcza0E41Gy+qRZbP04KsgyNO3HzQVn+gKtukMeiHp
8VZcMYrhaaVAncCfve80mom9WokyaHyZPyGlyj/u/+fdNju8KLvgkvM5E6WJ7wf5o4MqArHaVC8w
E7ED3aGf6jtVPQftc6qqVkzjwm83rdwJTtseqcxPDBr7g8jY4TXxWGCOk3ITK2yM4mk9tZ4A9qHY
r1Jyu07Ek+gfnvlayEJiKX/PCtBA6lCxeFwnm9Qa7CgP2meSuJcji5PpoqW86Q16CDbOd3QVb1mA
oVURg9sqCe5uF98zCZ4KXH21ylvGZWYJEbMzhtkvXFPICCGffjYmVwNMchwoitcnyMztXorD5sHX
KePo3l+3rvw2LztmBwQ192AA1PebDPulv0VRRqA4jO/LJlzpR9FBOITdgtdNdwuAMy+9nFRyu4nN
aOx83SPF4EujZVGqxIesHgUOwU/WY7+4YIf1JUzTgDjUsJP9/kyAb4Q8syuR57L14xIIB3lUPwon
MlREdaUVKK0ZmYrOxEc4HahSas9RpW4LjATHS+29pq08KQHlz1k1XyCla+kUhWwoyeycgXzCgMsi
CTnR31SXiaWX+VsOjkdHh9onTDpFquILlstX+9BluLf0sm6QrvLstx39tqRKoAWmqz5xZEMspAwA
JpeUMFTgd9Td47ekf7x3Fu76jWIZ978KN/1sQhg5MeivEfbdFAN+ye43gyN8JbDzTVAQ3HQ2Z0yj
ZGkMW2xTL+kfaUR4uR7KKK8DStXFYRI3/k2CLTGes4X4rRuAK2ePqynFzJZvJjgxHWlfZtn/Ap3k
jbEcscCeRZbHtqCESQLcH/rdnD3fhDlu3fJNY39WByxml1N1tptbjjWy5Guq/lQjadsVAIUurCSu
9/AC+OCXxED9B0p7gj9kvPR2g21SxbzlWlRVwU2jl+NLYlhrG5FMLg5K9p0QLvtAcX4i+WS8mj7D
Nd45hDThux+9ScmadkQ/gTsbTjsVaBQzx71Tbgotj3AaLTLyV6LYVzuIf6DSu8FqQXjUUtJxWMjb
Eb6fAbZkQXMp97owmsQh1J3suLEwyUKDuAH6+ANrvLTjYI1OveadfC9JTLP/2UpT4EiAT5tsIlCu
uu8RNax5Qv0kBXgyv/FFA8oRjSScuRdrJy3A0v2dQ3ADNIqP2bhrZaGlnJf6Pcz4f1Dd7mBEU3EW
hCdd7e8dconCPDAZgfCYr9rZo6VOtSAjn/JuYXZRgPzwaX4Ck6CwFoDRwQbCilQ2LUrtALZV9QIn
OPvS3uQqjycS+1cjdStyFVatuDQ4/NJxX4L0/VFQzG+0IRoCmGlY7ZA7tpP4Ud9enIJHTPwan8fE
fvrW8+k/8N+5g/1+lnC7tDAvlr6a/v864KBeDY4T+2DbZhM4X9fN7g182pPtdjELh6AH/QUH/WuA
yG5OQco29jQYZiobpW70YITU71vYwfS6EVDFPTZ9ToUTqA89+quLG/1+jfv9HJWJbx3lKy7KEWkv
02QTyAorTCQ0oeFV9srn8mRpK+ILLRInNhbxF2u7ZWxh2LJ2gC4o3bXwW/xmBh+KweEfHOatuYru
xvwzvCOtsxRAmMqHSH8XstAEnHU7Xc4iSrBJrsJ4zoy4DRbU0/kU+SQ8YTMsPfBGH1ZIMEoKVcPp
/AZYFzXubQYELozZ6icRKab1fIxk0Wfrg9RDzqdl8ayhBPUPxjALlQ2Ybj7rRJxcYP2bOQciWcPD
FTcqiDp/ho2mievvXu6jOCkxfG+VWO/sRjR+dOtQ9Ok56BwFpRU7MortSOHW0/bhRbNY8QyDuXOG
e6Z1oAlEk1N7IEksVWmF1MVTBjhl/24Fx8k014+oS8lUr+A8J3SAAe1DXqqrS6TOVic3+t43sUNO
gEDJ7s6PxTwu4R3+k8hXZBxqLw29DFKLP0V6k/41XZZrDaUAWU6LHZJdJkrnMMvyir/h1Way5Wmm
C2wK64j9J3uJK4qzCKU0+G32v/H9alqTuJqsuG+2K+nXlo5G5t/+GCNzPTbHredhJTaknnUYVezn
WC/DgnS2+dVdq5W/TT+lW1LLODvs2aNERO4XhkstDnKdLR0QQNcwOT25MZ2S7echMFZhSuBr6TJR
Vv5GxLjDArI4v4QSpR888H1oNa+GoN7qwuDX4wQ4Ny3EY/8dSh6kyH/MwwJDemK7tJJcjr0OOJV/
xUDRzerY7GHWvx+kMwhF2gZ6ox9fa1w8JUvMFFHwAAXOUL4uzY1ba3I7ItZ//z2mBlsfijdCfM+9
TyMqLVQkKvu7CJaDxIGxq9+/NmYrfycdD1HkN8M9pixo09ggdzRPCG5QDre6+zremOIGLNs2zlY1
2qJtIMNiw2P6AKXh0tzxYvcioqLi/4ViNWeiIV64unZAA8tu1OzuEb6xog8cLLWxQpSaHsgnUckX
r5hO9lI7tmauDuvPNKT36oNSt9DTBNjDC1e+Ak6L6rKpKXjTLKAfqJjCFxjHmcxvKNZbimB6wh/p
z0vuS38RYSAZo4xN6038oZhAuVw4k+AXCeou6I5fN/RvyP2NorLlXcH23Diurv/AKJKM4JgfZEKy
4GLPxnQbwQkqKSd8McX73cnd208nlDb7DPEs3WnOTg1oeeAf/Xsos0SvW+pU3WZ+zTTXUZyijBlg
or2OWJtbLnkfqxxkzg6pCV+lMuUuyT1JzTWvDFpfWCDuQa4ZgyBHKbdHtPJ1N4iv6a0IQw/B7VVI
hHkoaRZUtA6WFHYDaXqDXRIhhlNc2Yhr/Ui9PYHT4vnel4M0hn0v4m6eaeLCOoahFDd03rbzohRn
S3K6PAcEQTTc65AOPJGknMpAro+bO6TzG5ZlcJ2K+HwyenFLWoDD9YDI44+iQJCm41M2WFofMb/v
bOuJjcoLmtmqAQ7l1QWHApi+HI3qcnUQnh/XoJ5HBWo2B6jFdryLA536m3iNvUJquUqp+c87DN7u
pg7Rwu/LnTOIXLEfAet5pkh+hvd9/Zwma5wQXimiHl48qLbijQWTsSNwcBJ7sa8CN7c3pVp1eJ0T
bTvoBcJPqzuC76xFxfPsYqjmo1mOXMfPJqBKGPOMg+H137MgncjvPUsqNQRtiacf279P+gMOvmDg
9RsPnwY7TxnVlhXAGHaBFcGrjyciv3IVo6ZuzUqz7IG0GFdiE5Qii9gLc9lzamx/wBvZ5wUxTv6L
yAH8aiA7eQkOnLgPZITvK2kZvWeXFSGa6x/eiS3JObDMFRn9u5YZGMOWXXSGCGAewHG2rLNwpHnh
pxuotnObUM/oUqBb8/u+1UuBo318U7TnAytPk2PRBbsKs5mJamhBR2acNU+HoqrFFLhcmg4qwuv5
asznAla3zfMAfoCh1Fs3kZoBkV9T3oXsugYbbpjcVSwbmp4AdhStIw6mmBa4R+wkKPzLT1qB8FkX
t9NzbwQ7+3oBF7IvRC/X2rUfjhLq004ZWKNJX5IzT248PyISmfkT0M4/2/yPnEEIOagwlzSsRWWy
kglGq0Yt+7YgnzPO8+9bXo/3EfByVmUH9zs41U6Uq2Us2oT1dwC3uXmzFe9N40ZpWuqqi2MPtHWj
Bk0IhWoX/LxY0O/pxCybC/qGuzhkPhtKCBjoNB85gF7ZWG5O9eh/6zcJ/JaL542BC7BcHu2iK7t+
xO6IzOlz70Bwb1pOp3oclZclkQxZKK1TZrI9hsL9Eb/UfXUVDh2rEPAS9uNsriiCkK4P1UsYs6cO
aUjizcIaqEgW3Jx+hCCW2MLZLOdaEu5SD5xi9Oj0MMK/C5zVMuHYyPWmOdLyTALx4ZyZMKroaTu2
jKBJNs7Fu0jIWJ4Qo3h2T+7bl3EBamrQAx2RtJqKqQthxDezuPVcrRAVBVYlI2GAKuTMGODUK7CF
xFHk2IDsPKOsFT9uLRqbj8htXhXhFaKp+HpgTrSRiy5EfcCyJGYc50oqVskCiNvpJswxc/R+3MHG
M+NTxJB/ak0kRZLXDsaiZsG7HmgdLqATSyeiIQkwptFzs46ZnrVdTgjBZ9zaUsgF1vTogZm03iDr
eff8fXBPC4QiIOVBbKJbkYujEMlVvtDQtfytQGTEEV0C7IDQDXlDavVHjoJgJ8FEJt2dcXl+iL07
Je0cdW+G7J9P20E0pp0VCz0Ovj1d0Hevc+O4E2BBWPvbqgpSpi71gog5Wfp2rmthx+4j8wneAFAu
LTdpgDr8ls8idjBH5TioQoj6Fzo/O0ld9OgwYzWBWTZu6E24kP/79JUwC1lo+i0y07SL0t7hujBS
/cL3YS1NzEv+dInaCQy54MWgUdxwTYxYl0LQCtMl7rrDoHA5wq6tdieDwhMazk9/UIXw0rUlLhnB
llYUgt8jkKve5JTbPRmiUj/255IRB8WOIor+S4aBN/9zQZCvuGgv95a6P/Zh1Bvtr7zGYZm2f9jW
eak0GcpPo1qmG7ghtJ/bWbb5XnZpwtJ1nLTa1Lk5pdmMI25GCVdGUddD/QRSOY9SWbgRg2uUYnJN
oHeMsEq+vRLpk3QIra1g+tflUSa8eJ4w6gjGCHoAOIoECBtKptHWhLGigcZLf0fnX23Pjmlwg0Ti
ccVB+plue9om/PLqj0rg+tq/jtMNo6inIWuTJIsfqLEES4DUEHiZO1Q2HNBNHjAAq9vQw12UpS/i
jMlm/GrkhsO+lUe/NkTde+ESAjX1O50TMVtJ+m8s9pVi9WO/dQUSchH+6tigMtunobEcdarHAB6a
bYVFEJ+fN2vpSfSVmEDQ4WYwqJZrMPUgDPF/KJuaW/Dx5xF31NqZ1Rfsy0jx6eX6L1fIitTuylJ8
L99CEbKLKmuzAs3e02lsn7dXbIhtGK5aJxN0k5GcZqFxpYCn6kYGES4n/XyKVnmqRZqsu32m3Lv9
4z0iKUf3wYbP+bcsvEERYEjkxI6soKz5xUgYqYaVgEcxJ+fnTIAghZkpoh9KtZFL0Zegf1IHueW9
JVcCfKJN1s/zNQro2BboEfcc10Xqkdss+BZJ6UtEd8AgLMMBSOdsmpqSYAfD1f//SMoGYPovTsP5
Mf34PYSou4YFxVP8HxU+gDSY/dP6U3BQjiJXtEnB/ZbtItidjiS32KeHtXWYSk7CAYZ0ukx6Pkns
tk02vEa4dfifezsWOHNUSTQcTKd3h1uv9LM5aUZoMHsyJ1SSQa711HpoVb+ThCjATnMllvDQUKep
T43Zfef0sHV4bJsJJC70421YOPdC639d9RsYWhDRvjWMPyJjwjmhRjno+AKL0viNMqKLjNIXi37O
LmUQXfQGWusOOeEtp51N3M27NxOp9fTb8pcpuE8fgdBFmrys+Kj0Qpgvd0AjIzZ0/PBuQggY9W8E
+z4svznQfWeJIp/tCiNFHbHhCmRebPUOvdq/+c6Qz9Xi3y3e6lqpQzCovaEoT+okqRCkiOBkWCkS
qBwUQs3ASZ+pFvSZZoNpwZODJQr7uYXskzF702pBr1OS0sy17YPZNRsPIxKyhyNvNZxY2vf6iqtz
PXz5Zb7y9zsniTDVtZvCUnaWfZ9B3ffLwam9RDbGlDd7knUirStgsKenP/jXUxwJDBiTt3j72oAa
tYyUhB4ZlMehhsILBqHNzc+m1oU728v6Bz1cJyW2ymxzJgdVuB1Zp9PXYoSjzcb7rS6Fecap4E+P
O0J0xFmWGxISVhbtXMWiVqbaVD9240nRBAAkg2eOx8PFcQRB6pVLa6CaZZchG76JVHKU6lVbgji3
oQ7gkRH4+qj2xiNTEe+Yw09NHpsoz/YHOx4lPXbOjhYSSEMcWl0DuT/iaEXduBIk5oVsqnlGRFIu
cCy8dypHdbLmcwTO+Ck+0bKgUhC+mLIxE/Ty1EFVIBVczfnJhXDFrsuIWXbPo1ag8KY7ODcQ/HRL
PHTmu/gYsK2ToQRdO/Ozm24YWhmzKmOmonSSZZsV+pV0m1zPA5gfdUdkNGV+jd+qYew5STgQ0Ddn
YodwFuK6vd7IqHNai7YB1EqUNq5i55ki2d1xHn/cCXnvciwf+iYmmLTAQASDUtWMXYHeoVI5XHow
AVbVK14D0HZJzamr+1VFtjiAlFUBTV/CjGZgZUj5U5OBpiGgCrh8v4XXTiTJONlAp4o6Tqu7pjnD
kmb+jLdN3rJfnsiYX5ffsrJHVK2vaabmX/GmnMW9TFyfYwKEzJDVn1+EBGa8RS3iGJ53EsRhKkn8
aRb8dQBFG6P+70LL8nWKYbD0zGzArFrsSVhYd7l2zRNrwxbf1rtQHXX+eA5mUkn92scSadySSZvg
+ARkHOBq79eR/pc9JGUD/kzOwgSZddOP4YFAHTywCwUEsRU3oUtYkl2l1CV4YUJT/LBapBFVATXj
xe0whoLRwxQ4N8ZfEph2oydvAD0FDANSLObg7d68smHFh69NLtaNK8BmpOW6qATlsE9vg+udTPCY
+RswoDuQglHcl8/GXkEHzbHvMc/cWE3E27q6I7r+eILe2qTiX5Mq/2dXhiMGclzDSwuY2uQib6Qz
n4r3JnFwbGH6UHnf10kvlRnLE44dWvQMIZUuWB43Vc2o5UfDmPe5piHxrFheI1LEJmSbw16wFVA2
uPrJp2Z3NmVlczhlYm8eUM4QntUnWECCDY1pA43frDw57/yrUR+n5Xb+fSYWhrOmpUa+sNuaLZbj
w7CmT/DEidkquwPsh2pVEmUMkP+vbGlKwUoVw89MvHOQi4nbXxk0Ewy0uaVQASlDVxy7DElOGsCj
MIwJdv3GnZmu0r3NmYiOd+cg9y4oG8IL8pJOjOF93kubvoLhuq/c4gwDePJvkRs90B775jZ872ol
nk2vVO/kdowR9ca5DH1q4eTwq8pKaMKmtZVHMfdblpzu9c7M9oDuLrQMZq/pZhwWJlKNFbRI1C+g
rAIzJwBpplAYU2fvotznxcYmfB/4xB9Hf83JM/Omq5vwsC7fhIE7BDQ4bkdM0nwAWWZeEC7l2cog
s54Fu4mBOLcZR39EGR+vvYAIvLKqZOS/y/bKGtfgdnHQFYdQoIwFA5MjuljHzdB/Sk0e+TJKVh7/
5otlNeBYCKF2px/hIVS9hu2mMdZxZLy07NE3YH9iIhrPgLqInAqLdUlstu3bYi/8L0CdbSaQf5Bl
P9LEP4gGBaD88pzkf2avDMoFFTtUDUr0/p4RxTH9URAbORMStcrLR+W5uf4G+/zpKysGIX1NA5Vm
uaoBaosBpe+LxNuXysex9wFQAvL5vC/R3/MMIV4V7FZ8VXrsMjur/5QnwPH2TnNkR5Iq5nVrKfhF
Vl9TJCjpfUA8JGoe3MxoJXp146vAj8dBjgim4CF2Zh1Mzb84W/cuhBGOZNOBGQtaRyZxfYNz6PZ4
711GcTYEQRvXMfk+vdYu8EsA0eui+T3YdUC65XkfwkZp323k43u4+1IJW0Rc1Szx9OOcVrlnVOAd
UuSWUuuLF3NB79si3c+/wP+IMie5hECpasyqInFRDexbC6seAN+wC137dsd2UETp6tQGjMV3z84/
ffIbxsLCMPCBibT2CumRdK7ybVjOIxnf63RkuMotfkBUWV0kSI5/C2TpZ2LORHFSnZai5PckoPdZ
vrILLTemkWIh/CQHK6KWKVcdG5pRY3ff1XZ2OHvYYLBaigJGZWzAXml7aQQhnH5s+JCZ43Tt05Rc
YPk57pgiDbnE2ascRIPv7AEYXMT81noVgDH0L8JZgqxJCepsV2vjzxa3RhgGCSe5LVOiyWxmbDuJ
/ZTW1HO0EWU6o6XRvOKifWSykkLbtt38LV6jbSwXIWqaJ7TQVM+/O3t6Eu+Ta1lpwVkXLzejcmdc
TmOjO6IZh58XUxBnUjVeWmj/E5OE/Y3G45nBJy+tVtrXX3l4TMBz3KyLB+T7fmUhfjvnO2hBypHy
2ZoGl2aZfV2D1zXBpFx7uaYUDd3AR+L5/tEBqqvjx2nbRbtNpmW5MTuAVrX1AZSQowRzl3qjFReu
laBWALsX8H78EMrxEz4UVI/dpMRP5T3/PfoMyAtIGNiHOWAfEnvkjHO7aY1xJE1Cl4zwQX0ajlzn
QTlQVuw8y8SNlbM7gry4tcSRd33+biYyWtTJmA1xmKjI174aOokCIOaDWN3n4KEktIzF7e1XtJ8j
JrWFI/ZHUOezQg34KJvTLFMby+8nEQ3+IKX0nl5DqJnvT9Ny2/V1byG+1bGCyt2Y58gb4btbZUzB
BmqWpVkLhnlZqbcw3Q4WsnA/cwSm5NnqnrhUikPFIEgOTgfLVCyZwmxQ5Kl6l9T7Ac4z7RJK59Qa
AD1sW7ZJwhPI2Ge4W5Gtz1CLFPlClYBh/L2wbn0F1qmZDuNIDb7x9m9lVy8wB7BuMVdHQ/CHV1hF
9AYe4RquOJPlB2oCByBl+iKkNDEmdrQq3EJCP9pvwvkcpGyi1EmguoMuiJZw4iC9IcFMIYp1q+aV
c4EuwOVpGYbZyZ1hfWcWB62RM6K4pgaRRk72Ia4wSl8Gss5wMQTL/mbmJCGx/vZp5R3Na44kduE/
4ZcRfqeblZFjz6oGlTia1D8WEDD5/c+yuZ6NDoTC1wsFekWm3eYtLjugKpfPzlwr8Iv5odLYnwrq
WNybkzZcKHoC3k37p08LJUUOepICXA0GviebUPjZMuTmGQ4YVLjVofhPHXTtL+K5i6bf6umY8j1e
6s/llXxhMFA8Q3f3tFNz4cqxhaLOTyi74gDp+ELdZZjc6cOKoTe8QX0RjFbnhNGVYSBRIpuva2Gz
hdYOpjCNwRPdx4GJrrPpnqyiFWgzV4RNg2iI39ac/eapxT4sLxvWghGl61p3GWJipreukQiQK0gb
E1X/vSQ4OztsVXYDlG+U4tzPxD7PWl/Tfc0HnE46ne9AU28uCR8F9jbVvnBudvPPMbTlM8W9Y4fP
HHTi7eG1WW27yventFOccuRaBUcwzu8BDJ6yHIrwK/6VbZIQoYk9j1YsWmAxBiOdqmjoe0xS9e+D
gs+wVxafhA9kowPbnmkYreA85RAgiys6a/Ew65KOQzWW+yvq6M2zBrJm2tQfx8cS/IW0BmX8NZu+
75P4nuJw3DmUNMQO+7ZhFaSikzp6g3p8fagxH/2wJdn7/b0rmS8diUW2Wk6yGwZLBKqSgtkePcHE
G7gxrRzezbHAhG1Catug0R083cdKtPGy+f55wcB8qW4pskVUdwnG13urHBAR1+G5Hmxht6CcDR5j
lBbmkDH0lqZdfya7nhN+8oR1WIYdtQOwTDzf5oCLA7ebSpFvfabsQ35D9SLtHGmMCYbeMw4u3tyX
I78S6t+tMw+9l8/RvX+tCZMWQLaT+BZKSJSlrQJJO4ywS5f5EDc0BHcj2l0EcHx+8rz+EWTrMy0O
Kbu9W33SxlY6P4apVqsKEEDEYSULJnIEkVZpiAHTN8sf11XK18Wu0w5dJMH/NU7YFNW6W9Jjhd07
tb9Nq34tay2cht23pJckY81//S88Ant780xwcIEoxQHvk98zAYcKkax754uNTqPcn8r09FpIk1H/
KV++HPB70kqQpbJ56o3mzygoaWDFB3bPvlNZlFD4KrGcXSFS3k42KY6eFZPV5kfAKUxa8gSDW7Lq
vknBXG6p0iH5oXDazwUwG4xBPOE990u1LCVuHwrqINgvQPOb31YBEkKiXR6+xOGQd8ooq4VagcIV
XOeLTkRD8UlImrGSDMWTa1cRggi735GQ7W66m0B6djxpWqlhoplHWWS/OBKwMt2NIT1Sq4Tj+SZC
BTCYOOeAlV00+cXuJX+j+QTrhzTZmUCTB1CH90dx1Poc5ZzTjwYs2e2MCzwVg1A83Or3UFvqCXNW
DPy0nS80vxL1jatlbibXrrEDo1H5aBjfOYWKBmRKZdA56GO64F2h/oM6ruCy0fY6DNWNkONL2I6A
s/vQmtYr4xcWB2DqBk2JlRks0QxxCvGNuX4wxEpVgZZ9Js9XSeqi4FHhQ4RpKtuDavnJJ7VDSYJq
PcgRK1lr3jvuF5fzlldCXkRmv2wVU+B2EGHnjoG9OADFNjtPtrATITbLevArPS3cnkU6AB9tsc0p
iQRbcMDhH1krn7hP39Z/FceTZMbT0Dl94wEFdX8WMQRF5iet7Gqecz0vtjBZhwNw9iJsLSdONQ8R
AEjX1bmqY4z5zu8Gune9if9gpUqGGVBRWtnBbpQEt0FCDme00t2ZAib5cU6ZncxPcspWs4lO+3QF
el7dhqML+UUfK24iqtdcIL83swCUifFFVa1YWVTIMZDx4bGTttv9hrNmicmR3tKE+/MtPjlD+fWu
sz5N5X9K8W1DbXuriwy0tNAKozvu4nzmxsRbI9nGqU/TUVJEka563tzASGNaRmEvWTSSqLM1cdjy
1iFOsgCcONbEDXTI50ugfbDhkm+zzGk0ZlcLYZBnpvN9gRKMl4TwIGhIjccDyC4pHlpglHKI7hB6
Pt3ZoihVi/WOHXGFY2oo3vRCzzxTs/w6OXK4ejIJLd3EWBWluiLYoG75iNBPaVzFZ7HJklksWQFa
CQ2z3KMLohCeM3ovD0BVab4UEuGctIy0E8j33V9jzssa6iQYF+mNza/DtWGEbLHA6DO9FtWFcsXe
8Sq4l6Hoj8NCCFJe5lxAjYIdm1/aewKU7xx4b61uNDeuoYQgdxlfrH7Atggu4ABhmThRzBvz6WO2
OHAbUMr82mn/N86wXPJHBt42jCr3aLMHmK76B6TsHiN/t1boLLPE2/dclE+81VQ9z6LIY1MkjWeB
mMu4mbYWMHC8Ym7Bzbfy/WXkSYDQ7zLI3kSy7JBUm6tcV6h9tmXtqJRJWi6TiiKNUybiEdX+zPoY
GMOR/i/W5QjFa8KbLg98SKnfI47pOl199+w/ifqhTSkwKbmp83lw4bkSgQfRiqnoE6+QBzvnhObJ
HCZYWpsjkNfazFeNu7TohNGj67fbfKQuoQ+E4sIh0UtcX/ikLlR5zMmFuN1+i5CCddXLyuL4FfLW
WLRpKWo9qez573fwWHJsbGeJpy+dfIaGbTmRvgGU52RBQecM3PjgoznOP22RagpIWliB336btZRd
vwBd1FvuhahHlN4ktwAxt7JOZy8tva4WkLwil8GilF44HxBfzu9dcy5vAu/70Yeq3ZWZuNhiZ8mr
a6VjdQDEB5pD+3WfPiCTviD8kUV2ZOYqAHjEERFlQcwoN+e+3iDSmUAEoRdy+okpPas2SCYJJ/to
nz4rK1Xqq+68naHIVtDtfGUZEnPDPkIyG+ISaQg6C3aNLpK336OOBTdbrV5uR6Sw8MHx0/iV/TC8
Hv4UVdWPzypcDVs5oD8nL8fBf03xk7OLqYG7iJVf81diAr1sk5OsQtd49iLZyNf/7cji1sFXFHjp
rF4rQSANBZL4wrWlIIuMwuyKxjKgsd4s289dvtjeHOP1/ESB+qcqoJG6kSWJBiFgOFnIusfT0FN5
9fE2zV03wF0XjWpCSR3+O76DRDHdUYAJE2AMH+3fpVQW+eJ6iR6SUpf6v4XDyRjPGhqKMkpSGGpV
Msg8R1bUP8j8Yw9lEBF2KtDtkC/038DwisYfxk43OGsVnUPo3uMDg/87DLwaIsAhnDoo3Sq8qQfT
x3S3L3uD2fPt0nIuFEN1LBkdDUNhgk6xKmaxeVep4XjNAxaO95ms4jBds+6LKUCS35B6iJ68YPWI
l2bEeYu9d0RclvVq36Gayr62iX3mtk8HugdJOqnFWIMXGcEmTvFIz44mw6SUdnE9mhigYguo0XGz
qg58SfBUf1NtM8PQjIddRePUMBlE0sdpTPngc3PjnrLnTOP17ij8RO4k/bz+I4jGrm6mqyagiwlT
xy6r7sl70EqsMdwsTXU3qbtP7E2PWYOFaHJ3d5kEe0E+pOxNnevD2USPBIYExx3QqieV1JOzJGfM
NSbb/BPeiJ7/Q2URkWCweqG1clN4/3RTG9SSBAGd1QXDRptGa1Vm9PUUFP7VGWyNOYOkucShn8FL
QFl8gnkST7++ALBGAyJNUmB4VX5C35bNTAMg65eTm8MKIuUojGllA2kg3rG56RsKXgIgv0ftYvyt
ZO2W+abonFapsOSIngjZ2gnuPgXELoSdCw8DnT5d9G9yehETopISykzBWogyZjA9xZaRI6vRDhhW
RA5nDR7KA1juFMFr+sH5nIFTItA+sYXusV1k/y6qhD5/ohVoYgUm8dy6rX40JfvQH6yUeDwYxsHh
qIe8Ge6yCT+ruuOi8jF1g5HI6dQCvUM5X3U5EiZZ1KmS/TBGKvcDtERH6lKr9xhriu8RSLr+CIND
hjWfB2S6z8Vxkfd4ht29SmUlQl0Fkm3fLMqLIdG1EZuvI3CV7iIUXD/s3uMPfSCvTjIYdHiHMHCq
cv/wVB5+ApZ7N3rT7ixreHsGc2hVXV3EWzHsg6BewHxTd7BgrZdWFLpiYUBFbRmraJYbRWewPeam
e0xOrE62FSqWTQEPVZ5vOc+aomCl3r/WHCSfZ/Eq7pzVQyzhTtdjOqS8MV1Nk0Or/VYxF7ZTcoDw
LzKAFjF+PUEGxAdRqV+YVAODJVxK4uUMuEAwKuTK9UCZ9X3SWRVAP6yc3LmHGAM8dIYUmWNUbc4/
/WYgSx6GYMnbTNXlrM7mR9T0+yP4uFT4z8Yys5fResyI8gdsDRhKlHiUk7b74BnSc+EM7gN7gwWn
As0CWiCy+EAQcwBe2yMtTOp+nxfnxPPO5NX6j+2ZjtSHreB21C1fQpAVLqKsKkOmPYE3CZjQMsBv
a56LVxUHdRTvACt/AiAT1yG/FqEpyp+ysHKhVicaO6rmCfc7Y4bJbTDUi1nMltcDESWoDSoB0X8W
KtdraqdpkxzFx1g8rras21RCzqTBa/DpSjjQsLVfiZ4/8CLYl0XjERh+5kmcbXCOwn86v9/Zg9/m
G4M/TrDisye2dQHBTvHNKi8zCK+ZLVSh/6pWN+e/jjorQNFTi5CN/W56OTk/ieEIEbOV50q+egMB
4QzPFuepUzm5RkCKSBIrriNqCTfxMHPd2COY6YBgdg9KWw7SCjT9OXIEtjJmnVvWxsRUVkMtUl3m
3Nf4WRZJQ32IPMdtTyrtpvRl+X/sdsO3Rdi3XA5Q9VxSmcpFTJktOErClhNNdw3DquMpWGsxuEqN
9MystpojMX2D/JUFYn7doSgWIuoufqHPcHwW3ueshFefqoFtBpk2wXstNU/ib4j9NYrbrL5y+SVr
v7ArN837xNCzK2wWn1LDIv868jfpJCCzmvFiEe9tSF+Xl5Nn2V8pQvDSpEQ0hIL4iWj9QSj+SiWQ
4Yyop9zPxobyolvq6prtLTIGxreuLPq14p0R2dmsxcEdCb3kPYYELRu5tkOJ4dx7bj5Ug9FzQdaQ
dhE9GjHRpPNxjWf3+FlywnGSxFEbCOEYZKLAHToheCM9O2qtdpODSgoX4inzbUaaNO8vl6W6MmJL
F65bDwy7GmlqCBM26c9A/9dr2Gsk4SB+UIj4RMqUpi2FwnG7/sXHuwDJRrIpnTHyvi/iIbdShjBv
6Qtgv2BVtNbEUhbva7oVN9OxhX4v6BBS5/UkcLJxdr7K46hEGkTJQHNqrhTwkokraXatLljX+KHi
QE+Q88PX6hkr6kdxCzD8xe1dED74qv7hM2HaIRm8pDA5WwsTGlSkQ6xC4jOYPeweNkpMGULZmr6d
qoa30FveVM2aadYWZc8PNvYFMzJguKndyC1wyE9aFk4ohQ3M6b/QvOxi1aAlF4afNo41hDK90Bd5
KTALKhSOnAg6rxG7lu59NWVPltUyMCuhoOT0bGmwDkr7MfOQWP4bb8nl3HFTKZmx/Zyo88oFew4n
BjtxjDqtScwV6/aJ8SDYVFgpYiiOzwuPrcts8Sk9LnAOhHpN9w4W16WKKxtvdPlBc3M7t+1hJdwa
vN5QCz/Z40XquAnkFpNcGxShnB1Ezg/f5BSnP0/CWDgN+yEf/0hMvii3IRZP+Cj6btmJ5+id5gsa
R0RQufC8eL9TE5AKBNYPJf+9iBmKcsDuD0TON6FmPT2SItzt08yigPrs/Lmnp8yOZDspav0SqV3w
8UFNUaIkRHDctfHH3guBFBOyBK7/oD08thmA1hWXkH282gubhrggkonAo67e9OmVlweuVKwkee/4
Cbt1SLYltXd+r/wGVi5H++hjQTEzgEJB6NAK0oZ3GrI49adxzneQY1V/npNU31BzgZ8uLG3F2/zO
7LWblh43tdqdXnE0RI6wxE84mDJ7h8xC27hpSoOHJDFHZROQ8R1rs3V2qzUCoMuGlI1oK5eJ+gsD
2U8zpbvLpEqbQWQ/jiSptmKBgU5ZRCXzips0ifnjZgBem69IFbQcWwnZb3w+KL/lKg48wxo5JPYr
rFYXc2fYbF9DBmZa6O5ms3VHertP6h9GYFuOvAQBN6hGTuMwSFS7BrI7CPS3LA1hUfrOW1JYxDrh
yJcTfQbqvuE3QlLIekqlmC/7jltUQASS6KWvFj2eauS5YVPyIzGQuM0je0s1vHiFHBKgiEFGMKUY
cuGaTetvJRLhuZi+mhZXBq+7KRZXHO6R2+Y9t2QirapLEuz2jNFsNhTyXFSXhlOwOJNhg43iQvVV
fcfY+spvzVSQ9M/snwIjxTQ7TNzSfxcmUJHYr38iwjzZFP6cXpXFU3SJ+RzMbqMkB8aACRh3ZyRk
lH65KY751KKSfw4tqzMJeR3RcC13D1dY5NgA1FbADWXdF6kUF+Krm8LA8Km6SPU5ONCUGQcHjIZw
wHzZWblMu2XwiBQQqODntPLju4mCeHygEIvxyIIdv+IF5P5QqZDXtCZ28V6DgUDT4GaCYh+0Ee51
pSgBafiml4MnjBgIGZIEt6QYO9X9aer0hziWvhtkv/iXYIRrEDEwLYbmJ/CnRvqVAqU6hFYXmbbO
hjY4DE3rvi2oBC8Y1SIjgAOp6QhofxVcJLbx5DB6idFM7KhXLGOJYTngU7172sAPSpNCW+L9RxOp
HW61xgv7SRbqhQdNld3uGncixWkC7LtHvqg8ce3xz7S7puAbr4TZdMUriPgj1CynX30JoFkz4D51
VIz1G4PmEcWWSS8MQ2IC7daMAgEN0KkPmjT3OPFpBDzgXJO+mOUOo5tRMRoF2fYYADY9bmjxZ1DM
dTZlj/Ft762Sz1RCo2P4xZ2WDrlD8l9uKrsGKNUtcs3jC6Q3T+bWW0R/9vkjIGP6r9kEwkhWgpXV
vGKchmVPx9WEP/u2UPn4m0kgVjPhlVngFtFOgzu3KlfVuWVXn15eEZLgAmRWIdcx2CGp6ZIGi4WC
cgAdKwWKQi0+h88TaMUF6fZDe4SFN+VXGTgrRZ19ZQhuegD7DCJ9HpHAHnR1pJxgDJhErJnb5cdL
YEZYjCYcu7uYyW+ECJTmvY1YktRzvKDYyG/AxB4P24zJ8ktP/jeUi5upbOslmoFy4zGQK8fNMkYS
90FlzyLAgS4TZUMS2qpaQubysvTo52sHjUChGK0wWNYkVxb4EYGcoxqXem0zKbZWEeu43+FH7f+f
arkH/GsXg72psc0s2iCbcr4Sc/GtAFBC3GerLeOUw9Kmty+KbSulER+kahwOZH+1WyIZ/tifU4RC
GlHn/9D9BLQTct8F7PIBC9xBiPRsCFhAJzwnsxv98og82xfgFZAcNGmX3uXVK8EDg9PbWTrVjp0q
Pfwo23ctR2R+XPk8aJXwBvzNA/rhli1LipIh2TjRFW8QUExiLKSTbP3HYyEHzFhs9wQRaJjEEueV
0ON56NMTud2o6TSyrBHPAYXt+fwwbWFAeLxd5CUKAZJ1TjBOwMkT9sL6vbHvDQAu1ohQmcDoK1hO
8fwO6ZoNExmsoZngsRKm938hwCSGo2n8lwdKfoZ4tkj1trzPxYBdNDUCTBzcJI5qjqASrEtTfBln
BRGhI4bQjRtRN/cQnko6V1wDfX2aXZUMtZkGz86n49EPkcmKMRIvIpp/xTet85+v51D5AI4+GEll
kbOXgBKpgRvlKVjHmKPFzq96Tjdd0p0EjZKcy4xMyOYsIolXD3CY8vctgPRjzPvln6NHyVF2EUUE
wRbi+lPmPVqdMIb9Y3phK7j9/g8X/EktkztVgR6zvLtu7UyJho2lSUxhykIWmNVmH9VOJOcyyz74
vZhFDehChkNRd3QjIRzeapXFc5IlJ9kr/tzCwCuL6kpyzK7yWL49fIl8kcNKyM9YCWeydaws8WP3
D6H/rDXGnt3jiJiyeJ0St8/1hQYUto8d852kV842VGbhzraii5cxdqCjjrwoLiuQ6leSIlmqMwAD
L5S27KPiBQbyQa419Mx88zsH7FBuQnALTTYtobddzho7HH5c98tpUQLupAKeYBTghpCKXsG7td+n
a3eOB8EAgbWVxB+EEHhGgUk/Lti7sAi60OaLZIxLo87c2IukLuK4D8CEIqVxGQdbwY162GqOY/vv
JTs5hwGFzGi0aRZAxayVC4xTjO7VCoY++QFBf/E/b+FYFoy9ylnO5vVtgjSIReJ60wEcGb6oFn2o
OfEQTjZkTlc5KT4HCVfwhBARXLKSJ31krOS5Ysb+T0iR5sLzPfY63jjkodCGonsMdgYaXBsbOD86
cU3ksKcEdcNt1QPwAWDq6Zqsk/259UNu/Msn2rRCQIjs2jNur6mE5qpgUyLPCr+ewHkSI+wuyKhK
rHHWHQvm0i+PRy20cka2vaN+a/Iu/mcgtf3JBTiOapt41BFcsHpdCVvQ9Oyy1shfaXndm6QHJi7a
6adtHaPxMjvtkgKPtqKvlnq3G+hf0O8v/qbT1W9mRJV1m7D287YU4rIHW2VXFKxM706RVSwaKbNM
EE4sOAsyULJLOlOP97F+K9/97NBfcf2xR9ccifMpTFIilcKbBV4IdpUAIkKNhA4OKJTkBFNX+Orq
tckGoSqODhiet3TqNOA3AxEqpLIpsN+x/BCcLQBBi1k4ujfUX9eG7ZzHvEoYo6z89icyDIj7xFNy
gLW9iCWrpREYMOX3JcaHERDJ6Cg6n3DEUJUO1z+VzR/ULD5JcgPIP7oyqfFXuVLA7af+lhp9HlJh
fIr5ba5uQYtit486DS77j1RJ9ISQviAfCFJ9EmDMDRA59TdKVYApeOSE2UqXKMypZ0caEmEgO4Vn
zSF3ZpESDEBiScs6sWehRkPU8vy6QDMSlTtDk+T2V4rrvkVcgxo9OEQj9DGfWxate9xHtvzdTZ/S
i9kdCd5Cy7/lyktJksYpu+E5PRtQlVo+jOMBBOpyK4l3ITM0H82MhzbcHJUdQNDFlX9DYKxJP7t8
sOC72hqKUBSLsFUXqa6AihHhATb5CIHB3YFnf5LXb5Cpwl8UssfU4r9enQ14W6eJj1nWzeoZ7tBN
qy1957BkcIp6KqFENeHvIfP3q1SPlWjlnEwekwBzDSpEnNcz/Y6w1eySR2ZHXT5S17AzH35Fdig2
cch9rPgTqglrgzBGO83UjXebMeAZB/VpZA7bEXMHaI0AWsUJc9FRN6H5ymvXwZiNG0t6bsHrpnK3
btSOdOzbuXz8JCE6HYSYkBS0rSE+y6h0VOsWfl/Ijm8kq4UHRrbIXbjHxRkZ9ryExAEVlulKKkGJ
2SgCgZ+CEbfwe4mcUebHtGqCj9Wm4QnxAe5VQKP7GYHXSGLuuS8oXCKV8ReonmUXh000qcCq79ew
YGQtj0PK/NaRXTlRIYDppVLk3Y4iFv0MUbvmzEA8BMEkNi6R/vIIMAbFPUE16KlzGq5lgvlHMH1N
lGoZ28AI+aUqzcLSN0MwL2p8cKtn6oCc9tj6zerSytnqNZoE+RDhKY2D4LVEXSf0PHx7poHOKbQO
dETw0vZ+7W0+rQpzh70O7z1lKMrx31586bxyHYIvoHmgCjpvRa/Lw3V9WW3xkjJvC8oqFH7oCyLn
LYUGsbiMTkEvGv4d/bv0uN3SoOnYv0IET6b+LvUe+5gYrbs6uBh6k5SntEnmYtGzqctZt+U7nbOE
yb50P3dX0WkPRM/9V+Vh2mStEWDzAlZcFMP0WTLsod9MRimGhlGg1e2k+blDQ36n+XGRAVykjiXb
bsKgkGjamdFa6IyKI8vpzYv4lcaEhZKu3WPI+x+LkSo7Fk1inSD14h5M8C/DN+pIDvRMJLPspJRY
zKxP8K2dvfvqhnLEqAHcsKhGSFPDYZH9yfM1XbbW+C9XMGi2+XfdixaKxz3aRoFz0bnCbMsUz1EL
has7bTYRGEN+x/SuKh8eNkm7f6oZ/XHS85Pm2r4lLqqQAKxaF3FPpiIaWP/xM5cYxV29hV+Ofyt6
ZJFYjPMYVOW4alMYitgE8lxgwnaJXZ6xs9Sgjimvi8dp9zt1PIzWOUqNWrcRLBdNk9T8fPpLPr88
7zQc8dTGOaDu3+9uI3tntE/i5qZ5Yo6xz2bhsjfJiXtt1QkNU/XZzb+H/3wi9uA8ikizwTrXQrur
64pmiu1eOmgyfPIBEMuxgpKUzasDVt5mo9GvEpXTpyjnuBMLbPdXkbD3qPNh7By/aoD0X++yUdPv
jl/ZdhAecfri68mS97P+VRhP1HK6W+5iqc/4e/HC1QhtNkBl7LZWEuxLgdjcRzBBIjfoy9ptZXfU
rixplTjxUkXBUgl9gMLz9t1InIqmmvYreoZXERtiHOdV8cTbSi7xRHjF56zUXDyiibMKXvmM8xCU
IDf//xY9YOX4nRtR/MUJeoO6gr6ocfwtvi6DBNh1HkXHaewSNcsyRN5XYlqmH3J/drK+9Bu9nrAR
Vx84nan+2t6Bs3P+xqm/liTZ82p7YZ92Fpl2ppB4RJAXQ2my4uXuxWavSyALObGXc5USCMR3PX1D
Thysa7dGE5ZZR7wDMI8kC/Dx7r7jNLVKIFayrOq6O3vLj1srhWERuGObO8BL77yT9OlVsVodZEQu
wtW/59R7kpnzuvAIK24Un9XI8j8z5T2SZg7YL6prJM+/9YSEbHYcxIXCaqlfQ6jjlcSJWA5rMr66
1JoM7LXW8QV3EyhbLnW7R1ImcXzE8KNB04luFeMtvXRW11iqErOjlXuMbdmAZjbeXaJJu91ZiVlX
npDjzVgRQQTfX7N2AvaZ4wBSA3nrSX3MR0/xgEfDYhpGTY8t37WlpX6F12Py6YUuLhxxLYgc9JBB
JxjxMi0ifwrtk1hgSSz8zGtOUtrY1CuVEMlLInSQfudVJYXIEIDV3Z3GkQfsyACTxxd4RHnQTi8f
p8WO/oJc1+kHTmNFZc+RbylPBa+k/JcTYlbPpih+CmMfjQXHsBi+lDIIYIaDO/NmCY3oYeX6n96p
2YBmbsiZfyieB06VqSLOJP8op3OJW0OX1eEX27U4+v9yPWzf+JPl1Q3zlnAzDeO9xYIHRCffT/1A
VCC1xZFoG6QLM+fJvYcJ3qy2qOYBkMtsDq+tqYEP6fRKF0lNFBN47QgcX148VJAuqwvfqI5P0xUx
R2P/1Yd3yXlgqXOjoRB8I77eQypXojDB2E9/64eenZIrOSX5ElmLP33DWBYUSonIxCSLwRLfWqX8
3XlP6/mAtwfyBSSoroJjKd6+woeee9LrVvQaswpD5DXhRmrrg7nhjF9ssHZBv/9JOVkERmOM1+at
LZ2PSr1C36x33Y+MDdnF85YOvAUcYsL7X2zToxrE4ircrYBFKhcGKJNsT8fpvzEuXg2P5I8jkPf9
zwQbFRFIS4T0FLW+4QHFSZAhDwo6DRMR8SWNBG0f5aYsIm8WwxjbYMVHtJX3nl6lHyeYRXjgyPlk
IxpR0wGt85g6Y3tSywfLRyQ1vX+7KhtRpWMjTgQ8YcSkhZNKeVcVjDBw6Uc9NH0QngZUXHiD48mn
AjYGa7TF9NDQLrC//Ch0aKSZcYvUi0JUn42xnd8GFF5rKrcht6uWS/WA0X2pJm6rCgKB8nnaVMd8
g+FTgeGoOgftilp6tLseyduuIBp1D053WCGV9630u1Hm44zzPQH255Seg0RIlxABojekz2dywgzF
ngLiaQUQTJDUSdUfJgcLxLAJ0IxxbfAuu+9PomlftcdNGz2I9YGaGBLh8LSnnFwrq3LxRgR4XVV+
enpgJ6jZ//NQapmLfLh/bZ6x1qmVtuud2fY2gP40XLjuu3bjaOXQ15tyXjK24fNG8/AV4ovE8ZSd
TiHLr9nuqQLP2fc8EnpBkjMJA+wY7nbDMv4gT/eCUst3FsAf/0yKB6nk1Knu08DUCtTzfRf/F1qO
vgAz237oaMh6LaTg1i9NO6CtK87XVpCMQDVZ1taYxetyoenSQRzJvjPtQ2v3ZYeR96bRQOfYK/17
bdrnfFgJ5Lw7UIvsG4AhR2nH+i2A+plfcQ1tAJ/5Dfrvl4LcnLbbBDRtxyllLuH1oHezupr7MvD1
6/OFRBy3eQbpvMcgftCsyuFXd6cRqsiaJRo1Qjp8S2jTOAKB2ykNrlwnBMqPIXK9JfWQPIhBwn98
7mPzJ7fRkbGacOcz4CSNu7wklLUJs9LfuqUOzOhgbZkW6XMMG7fs0HZwiTukYQZg7vBxWS0cCTR6
9MjJfXBofZvL3SdEm8wtVym0HR6gQyRQd9lNztiP4FyqOEVYScWkw6KwOTZqhSQhOoAnGma1B8yF
4wvCLFhI1/eePr6G5HP2YC9HTL1sICnKSfQNYfDrKc3eMjh6wiH9rlOvso/8eQkvRqkiF/vJCgWf
vp6Bfe6MHlj3Qe3K5icNeLeprnjUjzFfxs+O1CLlgG04NOO3ITe5kDx9nulZF+mU68v2+DRUlbb4
2xwGKLYYVq6buJ+MUyATaYGvySkL2kMHHlDqVNbZZQbAn4mktJBE+Wt7LxZ0aoKF1/yWuEWzT5IL
3wJXrtueSxhnaj7wu0gCFOaMr4k/pAXUZvqfze/DAmhvC7pa23g482BKK0hNs3ACK6y1YtE37SKf
4WDq3N0qbHXgQP6KJ6oU/hjGMYXtQ1L8ugMz12OsEQjMbJ/B4s6ut1jaJ21NH5tj1VjhYUIlxEWx
1eYL4ioKXPiAZCkclmRhuEdWu4AYEsCUZQrOBx1Ac/mhJ7OdX/DeS6EoEim4ecypf5uAyTPgTFJa
W1DRrE+FA8YpAdn3sT9Oq17Cy8m6LH3omzAxzNnmegTP79GwGlZhxU3veB/LngCXntZoEmfoO/sD
ddAtRNRxDyfK5duSR0oo03JDwwquMIwVSlY0BoMIBSFCiEWLt8v0ebpt9Zr5Efid1gpDE49ULV19
ZR1OkCHWeV5ULP5V7FgPlBrg+BvO3hPcZkZsewdJO8Dekjeds7szH+oXxGtng8CiY0j2ulJVqLbc
svtqC4aBvpUMgtCOUF+PvfRNAN1rNesE1RaxSIh3ESCETzy9pOCGE+h97jpmDJJ+6z8yCH7tQ3Qi
GV9vGbdsklgDOSZ2AGswl0Uade8kfFi653IkX8b8iEnq08scNjlYAeN6PIpu3pdFFRx+FIQd6cWc
mEUiyWTqSqRCRWEhHMvnTEtdtcXKDerWYBrh6KvIysp6vlnilo/4ktajhrolRHUfS6jXA5GVlEqz
7qutQRD7TnMQZuXzG6mDHbOOnO/FYbVoR8/j8RzB1bjfejJp9LwjHdzhW+mhOYip4n2XRp/TMDOu
WLgmARAmO8RPRrZFI1X+cnjJ1jIJZDJkzDPWoTI2KgnDD8lyKg39leEXuYsUftE8Y0PTtIHhj9cg
jUD2GtM/NTzSL6sbRYT6IpRNFrq/DVVNRkRmWeVH+yWgg28W0Ql/2KiBOMVqCWmKnAhQXgBHSsKu
yfXLGSbTzaQ8XqQh0AGxNL+6AaRkBXNtBo5hwNha4Kgkl7mcBgS1ElYp2kbMs9uC7NR997NPv/bz
hvxygkYCL6zeDxLhj8T4fYWB38RxVe7FHybeRW+c73x9+MsxN6unAKKvGtfK0virU8UJWVuYOLMI
znZYXk65DhcIj/F0YMjJss6AyWKtfj8VUwgZUJ2j8m4ffKhm/9a5+K51ZeebwkxzjYiFfWdNMnuv
NLoU6n4XerCu75ysLT2lGcBMw0tjVccPBiclN53ecWCNGJJaue9wG7xvFxag8xtQQbkRLvCk8N8i
lCNLqMLE7ZWx0g3pKcjUpmApH/OgTnzehOptKCVUHhsIhow68N6nNdgQLJVRqQfyWrJ/g94c/aqA
jUpXO4HYd37PfbG2hp9IO/aafL44jaRTQAH9vF7mcN32BzxKiHyWMfn5QWPttH4T6++arcfMDBwt
ZyJQx0Zk1d31wviBkg9ZRwzJCN7j4XmM/eQF7i6vd8FaXvTAyBhAmXUOwPiuibkj85FfnVIrl0Ft
XAfqXwZxkSwDCEXFcGzFqyl8cZnOZlzcElZB4nZHKkRX+6boU+E3Z7D3XNmlCvDyGHdpq9T7MKja
T5qEQ8JaNBdV3wXre7VmIqSecaI1/fL26gU+eqfXL1NEJl/Cru68Q28dYinnDdRqCL6GQhdiBZX0
NDzl4/fwOpao9EJvZOEuLZs2kPPHkVHYQavwg0enouPJ3fqhBkTucHayhox0cfAWznmeviESzBd8
cNjnDMlbR32szAU9LsTF2BfL9gHUupYtLu0A4S2EzfO3vgWJgEg4WCLUjoVByHxuP3ar3QFkVOgC
s4CdXjuwyZpiHqXy4yJ5WC2gTYaxkJwmbDxxzkg6j+rmNsNohqApu8aOqZZu5lTa/hhXD5Ks8H2X
u/YrXC/i8v5R4dQSSPWCKmFo+qRRulQOQNhjGIs1ayAxCyONx3DsX4y6QtgbY84D136Fh0zkEEh9
cIxd5T/zXyFj19uODpDFF0GYGaKulb+Zln0TmbJPIx9U1Yy5mDg5ByIq+RvpErRDa0VqD3RjZzKR
LP0JFI3msVb8yg+7cixzixWw/nJjWQgkb9YNt2+wI5yltMEd1fP2mQq4JYSE/9zptSorULK2VShF
mrx62jyEHqexJYIa1QgdE8kZsCNACWjYMx4GyTXYOCJ4PkoW2SU3UlCGx2Ap9o6lcGQohsoe2aD3
I+yfg5unlJkHtsdWcbIuP1SXPPRDR4Rdpcf7t5Lf4Gyzv1iwPju7dUfuEI5S8e0pH/lfRnz9PmWB
YzQ8LjXC3Zuf74Yv7p8QnXYoosiFa/X//IaLAJlcKRJ/8OUqSrqmz1i1PZiOJBNDWNZ/WpssqZdr
pEVbiSsEz0NTYbtRAqMUiv1HfgAhNOyg1BMJdH949JVqSGtLFoJrRTyCQMYRYdtTiaJBpUxTtC7h
mZRryNkjpYNOwmCi4ieTT+t0tQCHrHO5VDgD9U8I+HBoSQN1bvhtBVnfs1DpxQC5v0QqyVpwfK1o
NJFktGTvJ4scIUzOeU8HCExB7s9JECcKv70HwOY+1VMU2Ypqz2qgTgoJouEQCduYJYtUOeZo1Wtq
tpg8IsJSM+QELeMDCjKJzZEUgOTY2xIp3ApBXIXfEIK+7qOVBZq1YuZXQ5K+XcNcsHXly2QA5EfR
1SYWqTCPepRfF8lW20sSpmvU2qKWgOm8/BNBdv/dQsKiT9XCFxvEyaHbIXvO7Ye2BrLG28+3+sJm
EVjLjikRrfIcBcy/5e1pbtiqYCAfm2z97nULejbXNSD1Z/jE+qSFEVeZbBPTuDG8pTN+1RNU++GD
viEER6lQ+ibbQvLKe5dkgg+FrGD8eztV8+OeAjA2P/kEdLDdLKcnzdP0UtGv4aEoKfb8L0MDkK2V
XZm68q0yAJDA9RajkL+e+W4hSocXcaWkAurfSV1y1s0kaMfLL5BwW1piFzwHx5bJWRHpZ1+tGBVK
JV0sL59aNla/6iOuT0fBLWTiswPe9H+AsriVMUwLnlPy0v6junJpGXo1VlVLoh/fXJBp2bttMI0U
R6ik3Euymh22YC/UXCc4w9DoL2G0wFCtjD8tfbFktmDiE+pD+94SpjmLWLUpFp4gw1kxgfSfeLBm
+m6LUjOa6MBAcorgdsNO4DwRuLv56fC1jdSHbOlcQtD8bYLql39Dxc/E1W2aZN1MIszqFl92N04j
wtn7agGV3IMo7VDXyCXjtTXOT0XKAcbpoR0RmGDh/xiPFC2pwdmoTl20Xel4RtzCfsaMD9UHEsPJ
pRIYGAQRU7rZU45PyliOtjhFfEzv7o1qVYTaVnpxWlEhtMGBjht/32sS7mUq8RV3WuGEholUAsww
N8p9Y8If91G+RYAoFt7VrnbYblwxWa3yckLL4re9egilWyHL7FJoUjXgwED9oqg1EquYtIH+hhd9
uFEyfTnRS4L8hl6rpkvpg8LILbOiuJQ5rbdl1hk2i2MQ+a411VAJNSGBXxQGgsBv72DTyfIjYrir
aHpSVjrd6CiDhkrdrnoDX85BfATGQd4HotSBy/DFsbbDuU7VEfmMkyPBOf3OPH2inRNlwoZ00eyq
K/UtGI2yEcdfRHcO6cfwi6+DGEEu7ZJ+r2AnVYN4r0iMiEUDceLLbI3jCTKoIVZAxZG5spdlLkYf
yVXNa8Gy8qILAOxn9gMiC+SAeCSe1THI7bW7L4+yH0lsdGVcpfeaXI0ohpA+bjaTa1sty/3/EM7m
Diy/KUGAdSVMHQzFpVAhOnJLjH5Ngzki7Dn+H4K4WQsKWqpC5dkuh07Zdbqbqw5hZMrlFoy5hwM5
21M09ihfTL9KBTa0amA72sJccT7UwDhkiZZgTF18c7na05ZH4iq5T9WCBCjU//ITcidM45RZ6axy
elg3jy39VWHL5srqZ8Uf94WrAyYtLNGrRDjP6WhFIHNcVudfNEqeB6q6t1nRV8Ihgtddp/fwYalQ
nWoPtmneXc1hpMMaizDCaXYwY+eyaTOuBbK0c2T1L/CjFTqOezaqLyQ1e0blMbCD1ToZhjtn2GZ+
+2txZ07dNt+SmztWFqCRRcVbmSJnk2dT6meZEkABPwVntRN6PgHl/SSlpQJd8pXZ1B3N8RA2ahAK
GHojCNl1cpYOxNxNfr4tYp87cC1WSvKJDrVNqMaI0FeGGYUGw/hzXfivnrK8sAdfmUqBzjF65QMq
cEP0oUSt5VKzttPULwwOPYEBssCksBmx7wc8aT0jk6fS3sSjqQvisUKFVHjUT/EYQsP52hM4hWRZ
apPbouvFMenmNSxr+ywW5aDrdNC+jr7pGsLHLhqZLEvK67P9ujRY/T2LZjlvEXpssK73hSVyHgwd
P9CoipePZaPuWXjVqd6WGJRDnFBXjixdqpY62SgokDLbub1XzLJQRBMKaYNuDgtNr8eiUk8C/CcL
5CAuYhY+fvEkCsWhMo+Crn5M6gD+sQzl/0EdXUnDp2/6LDfY3qajtXrdcgc7Azg3rQiLTkh78DpY
KZLp9w80WO6TPj6KNwg8ClC8eBnYgpYj14OtWegeTkTADsOzJh3N36YzM0kXndn2EejgiDN7MvCZ
gtt/JIicKWJWkVnirPtR5iDBHkIuzvb3y1QpVC7zCtNGTLeQWivvKd8Rh0Aj2NxklG6atDcPVrga
ouuSb2UMvbA0QSaAeWg067MsAF1OE5n8Wsxhuz6DuCC9e6mB2AUdgSKq0DKkJkXzyu2XlJiEnrb5
riWKhDH0DgLWHQUm0MSTvumnC7Ob3FHgbq+McYWCxEF1H4LiXdiVTDZ8ctwUBdPbIteFfMk3DtXe
Jq8FTRTe4lpmJRYVIDJJeoWXcEF8dl/9nYShlPX0JPs2feG2FphZ/EIf1WNF5TROpRkWOwibtPDD
Zgw7XJs6TECeimFPBaWm93a/PUZYafTWQj/3cmDmyp/Jo1wW9dbICHOpNVzjTJtUm/5L0reoin/3
53NEjzdAJKAZjKgLmI0DaXbi8tiklkYURlzJs0YgX9Ai9VWZZ4zpTsQ3935ULhEl4dnldaPMU/aL
837VSBK53pVBGywjKg1PTi7+xENwFMMmvvKq2yWVTOmOQvQe+N8RToLagrZt8ihaaI3OBFpzsjDR
BjgJquZ5Jdqij0UsCBfm1BwChUSOf/MrflnjVvMku/Gjc+Su0YPvIauoOdhDh+N8auMFM0YjSKO2
584ik46FrhdSqxhRwhnjfj2nDha/I2jCPUPBRfDhxbXRIhQ5N5uK/iqS0KWt/bkXu8udeY83GKau
luC0qg2Uj2T4xhxwx9bHdbv4UHNh5proSZcOwHkhVbXvu0FrwnI/WCZLayHTCPngOYE2FIZu9Xsk
H5Up3TbfB64d+aDzfuvl3kg0cF2iWYX89Rph+Dpe/a6TdTBPK0vMtqvvr99iuWR9QvsVNVhhMxtN
29xXYAOiZLy7343/D6KB9XHodGr6VVa/WGSX20f8CYf/zvUT4VxhIsFirKwoPezT/D5LCAOi1up0
k1YKUjndpGh7ndn1ctJyqB130QqjMLPTkfkpX5p7gT0bgHtEHKVCO6zQmlpnwCA6+RmKn38hR4IA
2M6N0oH05RSiwic3+7/pHI0KlZODz6NchmtlzWpqAQWAgIBfxwXz9GmO4Qj5Y2NlScqBqDJhoDw2
8gzi9nx9D/owiaB+5XvmlAzR6pgeghOHqVAqRIShdwy97KAvz8AOCvMwVQAoxdNDiButGCDDJg8L
8AB6Zk0V59C+JwS/xSUFaEG7FvTTLUWofMIsdRdH1t9uE0DzmxGy4CFBjsJ1MyhVow74C2gL+GXq
CtL/YnbqJVh6JkXxXUP8lSvXYu7QVMKFQgc7WWTttBy4vWBQBF3dJ68kOGuLGL+wwn5nHkelPqPo
h9sBoQ4cacJ3zaNwMPb7KnTC830P7UcwDcckQKrdQ48dKMyjvW5qHqqBhEczz3WrmqH5KsRR25Aj
3gP3sqTrQFhZO1N1vCTwBclKO+7tXAgoqlQPUZkN9QZjGRzAJyEsNwClcnThTK3z0tm904NtoQhc
7nWUYIovxcs9aNdnkQT76tDgSlkdlETXlnRM94Sym8G/bZASH7nrB+msJfDLIjLzTc6jDrC0etm8
fM95pScQ6WivOO9mtXzyqLcqbvLWVZJ6pFf/kJjIu04HnVgi9Hlesujos/sDsu2IIryCyn9olLoo
PLWPPsZzQdHXeQM7n/n2hTsWGLfRoLuJj8ALVPkWCyoKoXuhmFGRb3qsQQ6cixjoc0mbUatUB/Z8
AsOfKC7OTotIB22wFQ3v/ibesrBuVNWk3QHdJSA6eGRlp3p+/eYJL5h6iQpcZnAKthi6Rnf+6778
/9d3sDhMe021OekTy/QLuK33qisA9X4faB6bNZgq5pDR6I6iuVhuE3eLZ8D1LIaMfQ3VHOnelavD
aoqdogMEqFgW2bfdyC+mP1euJVJvVdIgA9Uc38LGIrvh9UU0VZMiLXUw2reFmXORMu3GAGv9LyF0
HWfPmL7E/1RHWDJHpWWXc4+Fehx86MTXMThyNkxv9pC9Z+KP62QLVlfYbHkzVCE/sTakbQpMLCoq
R2CVfUODaVdYf7mhrzn1CTS7bueFIS45rwW3ayiB71wuqObZZwSMg/mQWUoNNUq/oelJw0uRnKAg
M4DtCxqKZRxFLkBLkdq0LdaJHHyRpym6z2/nCiF0HGKxu3E0kJ4loigZhudxkw4GO8oWa4Y49HeM
bqryNcMguS9Y86QAsTFj1J1jpI8Lh7VBss3pI9m9WDBKMLQeCtqvqQzSHKkv5VGVQr3XWc+lc5Ah
pZnk0Iov6Hl1myDXBSc3mz+At+cWD3Gmp94ZaQSLN2xPgctcjq/y9DHE6YutQwMlB6i3yU5pk6LV
BjwLjSkz6OBRFuaZEoZZdcqQG8sD0jd+mDBg4N1GKjDPe223IxXvruCJ5pc1Ka82Ilwi5ZxpyUo1
lFUsF7IWhnJs34cTLU1dlTzj+KX9i8yPKuw2ORqIT/FxQZhKIkrG6bv/uNN0sOa4IVBjmn7m5cEi
kc09l6IqF9Wsi7wGJd6tlgBS9+IwBmZrbx9SSnOJ5wLyp5sdGw7MWydofjmYJvwikw3X0M0NPcSL
uYTg0HXwkzd11+uvzK96ECR5ONXsRcV4ElnxgHheIx3bYysgF4TSnej1nfggAXHWsx+glE0qA5Xo
LWatY/ceb5TovUmrWeOOPiNsOs2EkuaPvOik6J75vDoQEMWOdzFXS0XAu93OT5ihQ0WLp/0MLCor
oMZKyU5F9RCzj5v6RV/Q3vUXxKb6gk5rnh07cJhlzvUP6PAqgQFR1fo/s6hp0flLv5NXqYhbGh3e
BFV506oru6MXk3Cm2WIKCZZgSI/YLUKVsf2/v6cYretVfgP0I9s3dO3YwK5H6ucsDDk/doVf060m
agJ6osv1wenmKFxIGT+8V+K+QM+79C6OBGSmgowCmYDqyCExsJ3xspOe6zJ1z+f2aTpV7VertR06
VPvL5RQdmGoqxgV8Ab5Q7KrnkAZ8QHd+TSKWJtGyClBb32FcBEbkSGzaklhRmZ8Syjol30gnEgM7
wVZ4a1rgWbqRzNCNyQ1KUzSav1EiPa6IQ3nS4dldVU313wxOibvGaDnwUfQROXELenW5xp5AEH2x
tvGECiEMy9+M73uFiR3aufTZPy3d43pqJsjJENEDF4napOjkNUgYQO3EIDdj+owLH1QIlcx94JaS
a6fd+Nv46oNUJFMGuMflC2DgQzKNYEPDo+3nUwjIxtqXYVDld4NSW2h+nFMP8/6VDZybKEA7p/EE
nJ/ul5fLQEOtKNSs2sfyox4bCDWmy9Sy8+19hBm9/1D842b8dvDRPaZ/ehAH0sRlM6P8DIa7bbHe
T4aBINNFmpPcwd2ShiAmV8GPHa/ZrLZvfnP1zbdC1nvwp+v45Lu4U9u3hS191WXTDBbgr8vEnnhF
u5vNxSbBc5XNlrpJQJhk4A8+Pc4g0cOPAUrVSagIOIahddIjjmX9oit7DjhAZv3NaPp6nN7Z84MU
a+xqV4tNdyjhNIjt9cgJ/H/PWJEMUTvgs+dgNI0oWCiFnxemxRitApLVvIUP58La7UPaOhjBxnUr
a7Unvi6WaWTEhmvIZ/0Sof8Bt1dadDPoKpBHyt8YB4j/k3ztrGpierNRpC/Gcdre4ifgkJsbAeHC
ym1L6qMksWbQUbTJvYoJwiTOnEo8mZFwCsbM0aNDf9T5ZRYdme1zd6/AlVsDSEmkBXj9Bhi41oTN
LqeQj8gnseCVw8AoLtD36RC6eOzFhreOjKt9L1I2z1u2ZSRPN83sycOSdtpmwP874GBTPq39UXL5
C5mYVtqbFKntppqxmPW5+8gBP3Qp8kcJumH9Z1T4LH/pP3jN/jfq912aSz+OlyGgQhgU13g39sv7
N6omh3lmGBtXyXew/RbwFIlqdDsK+NofvnmUmxxBNW+ZR28L0wsM23RW+mFMdQg3rKQT+kRb61LE
0YsXVBhQb95oxZTMp7E8jQO4EdNQaUurjBPcZN/Tw6K/3vjPqL1TijCmrWV9ycVh0GFiE5rgKmm1
eWr01DRK+RyTIZQr03x7iprGVdrtH3ga3bAdLhoU47AlSI6XD1ewwp924APdjLpBzRaKVf1RQ75j
ehnv1T/rjYWtNbC98OZHASEmFpV7/h0L3yTwuaeeSxAnLEVS8ZgQ/c/PkMj7K17dFupDEzHZDeGk
3P6Y03zHMOgAfZh095xQRzPPkbYJ94PsStSO1t/YKaUMXsU9JjFlbjg10Lp+Mkaw0YAm7ZK3WTl+
VlJeW+XIKKistRA2uZrev9Q76eiqpeqfebZgd1uECVcOMblgT8rfNFIb+Mf2G8e6FcdHyTEOro0A
Zd6nyb/smZ0Mt33S2FWpexn2SkI1lBYXvr1UmAsnkZqFT9Knpo6/I/TYqgByUhgvZSdi/NhJfgeR
oD30PBzH31nwtKKpEg74bConmkr10bx6IfG+kFQ9WPRYovoX33O8YeXfFs1UIcj6dugGFul9tjTb
VPbb5jP8lUeMRTst/ti6bPYJTnkLgPIScgruecaFH0G4Q2DVrD68241/i4+UEUho0DTQPwYN4bRi
BmTrk+qp2a3lN+8UMnE79KAJed3j5f2g77NdhFEFxBrCCbtXzmQYg2gn5Qs0t1HZjHhx9jBq2p9A
JvgZckFfEHrgRTkNEpvPY8CTJtH3gXyZy9o33xuU0lSZe2wVCIzlv9u3lcanVwyHJ78EH0Zd+sTW
nlvnPk/KvXh1h6rVcwEuzXMFsklFji0+jpQ8zDHvUVgm+tllD4/XisgT5lOjmHGLwrIqM96zvsJy
auwbOBNpVMwfyx6tNtvMknjsKGy8W16QeGql58i/dBSi3mxP3SwHKtnoJgVa/luS3Cbi2kkY70Qy
9XDuOUpqyhacl+LEZnFmjGf2Zgazu+V0e+EMyF68mO/KNx/ZJoT3BYXsb4rfbXad9yMey27RxNQM
65VgpytB3NZOkByjM0h5TZSz2VD2S+gZck7nhnGXXAviyY/hVI1WFpdTVjQUdNOv36ytyfwHNB1w
aA8f6MjmelQg8ink8u9bEoxrUCG9qZ6QqCI0cTRNb6Z8mUOc2CouXyVoNs1h7lspqYXjTuU9JKqQ
bVrtmRJ4RRg7tpHbLeHN3+iuDB9L5Bi7vpn0VsLW8JIUrZ8OCDamehecglB7f0ztbwi7yS8UorRG
WfRYHUyNy6At2dfu/yFSPaLm3wIo1FcQv7oFtM4gAeHIR33fZGNA5sAlSoRrALH1/56JOgyWHU+O
JT6SjMi2prqqTRmx0PvTlH/PHjqOGOr2Uw+EPJy4GZu1tCVCaTY+f1+icd3jKAEhRenONTm/+weO
U0qJXAxitLPrS9Gi/YD+0qlkDYc0D6qFH0i4+g95e47EieTRdCJ5FmGod9xX3ZV6jBtsqOxLuZl0
iYgCkCdNDMlxg3i7Cug+5VgUQTiBq2eRMG0Jn92MnbFqs0IikFuVxHIG9d/I103mLhxfNoSD8Fy7
sRm7RgTMs2Z/j3gYoXbzc5s0QzarPi+f1TEcYtcIptmiOQiHxS8cLRGH9KTsJmZWBTw/ZjU59COu
YFj5wdYsPTSKQKiPTXfFpkEftLAUHYAFAsUWltOyNpWr7RvC75FPL4bxrzrD7w1Ph8tqXQhzFSJH
1LxWMwBV4K6CkvI15iBw13Rm43OSu9vTVV0JDATR6osqmODi3aMGyHDWMQ2Hm4i+OOauCLrsLqOH
L8VBvur8tIp6DXYmrhhBPyrQ3phw9dm8UwgOLAPyXIIAVsnKFg+u0knRGcAliqMjrNv67jyFKvCl
xNDuLYPVt4kEUwWKnqMFg8pUNDROJ9zxPDHZHYJR03Nq96xLdRQXGsTiGO+Gr8dPRBWivEASsVt9
f4lqAo+kuQr5itTa/gmBySWkxK8eSSY/hjUMTr3f5Q1Jt6WRVOCdlMBHQPAkKV/NZ8g4brULmXm/
Le1xqw7mT18osKdWY7DXZFxHxTvR7huPmUS/JEeGRtE2HYejlMx+AUYAKI1erL6QaLL77w09yUCv
lJzyxCXx7Xxg+Kr6VxPPvkE1WXIbF4NgCg7AMaPfQuXDh76LhdEmxkYI886YLM59fDProzst5Ap4
6ZquOn7yL3soPaCaEXkeIjvXtVZ3m30XFkomoIBXrwzgnkGhaSOkzpZ4jub03Vqs7ZDg9b6+Z1NS
KRsjCwiASAN3d9vjYsU5HPODeffZK5ZOAhCXormvTehVNchAIcMFjErD6EAmaxWRfnfqVaN87pqE
tj0Mw0YmZWftO1P4/VsOzN4xdnpAl3aohQMxe5V6wfelkx2JA1spXrsDaU2kSmSxMHvAhSOcpG7P
XuCcW8xP7W6W6fN30Vy02c+1CVVvdiYjJgn3MltNuYuCPTpfUBpWtbsKYbuQ+carZ48E3aUdT3eU
Ep6DHLWVmKxDNGkymkvhucjNIzABHeDhq7LyhsRHdF9PAMlQHXM+n71o31e3xHm4L4ZQwlSQO+TE
DyoZbo29ZHwicyIKl4gKqlXIjqdM8mef5rhjeOsSoWYXw0AQN8HT6HqMsOFLym/Q7cQkk00o+8Vh
Y7qxmVwKdOPfMs64OmHatMp5Z2XH2CKdd/x9VyfijcdXRs5IeaHnSR8udVdD9Y2dU/q492LGtMUT
AvWolyRPwnfVenXnKJCCGEd4y/OMjN7h4lzlBguXjNR+Day6c4mYmzoFd0IFhwY/my5Kv5VOlGcd
xzqevUz81Ut8gfyQVycrBVMyMM5spdkic6hjbQIiQDSgVxNzNopVLN3jojPp13Vv2++RgKzagwVk
KeGBZC2FitQJgnmI+HJOEptvHG1ajH9nbeE2GLMjRcd0+KekgJc8TotIW+LLgsImX+0f+QjGlx7h
ZwvsRL/P8e98TkIz29286VK7uviMiQyHiUMqmKOemCgLjqCunG9I6yY0OpmV4jRydlBBay1FbZoE
Ds5psy/of+uxnBrUlzm/HfJOk5YizvooKKgHXgoHDB1yS+b6EpIphBJOXKdxQ9mNgklcOy53wxIz
T5f2IHWqsdR8+cFgGSlKkzaqn6+Wb4HEQrZYx+MeVEu52SHeOqLtOWTfk9YgeLSXb45DQlgDxXDb
8r8NFI+AjLqjid2Yl1lSnpf9fUH+BAEZMuu3sAlE0a/WayUGYZhHmgkSxcpufTjFgCdiMfZ9Bb1/
OjfxIUksZUa3Q7gG8iwzZVfD3ZMP6y34eygJMzcW0D3/A45S6W/C4tz+2tXajS5vrhyXxzG0dJ4R
0RrNonEGEoBV2MDUs6INPDFGM96z2W9WhwaRlQUMMg0DxxdTXIbrbaFhMOI30Ga+eoWe/smgbqzn
kscoyVhuQiPlmJB5qjzOq70HfyY6N5cCDIdqgTirIBEGiec79Z27UxbMy05Xc7O99mDabqyIuO5d
zkgxfoURHDOgPmNVnpqcTe5qusbT3fHC3sfvV6X8+MvmuXf1Y9Tw3RMb7Cwxq7d2kDPi6ucNRvNt
lcKtFhzFBiIEW9htD+bhPia2nuDRVrwnKe9XlbBMXp3hrIAghf8qoUq0UR2E6EWHh9jhvEYB5Psz
vGd5kTPvZ0lY0HTlLodZwO//B2DA/ZVW+rrwCJ/MbWXG0CDZKtvyZbmxCXTaIsuEgOLHsmpvvWof
77iRilHLslxpgdDcywUu9/+n8O7KkdYX1v3+i/hBHzlzVvb3ZqGtoPqpBHdIxYqvVgkAX1cfIbnL
f8yBuo/eOKSLpdCJxVpAe5OscOyB2ZTnMgwROAjPeIX/e9BMg4LVu5DEReXIjrZ2KJcGWB7puQYJ
37f5KCpRzXfvSsZIr6PItaM4k0hSBF62oLUnuPeF46OeFlcdF8WAwkna0CgSjNkdu59PowrvJ7pM
KPOBQgtlkmUVadfmCR5C8JZIwuVcqgTFxOwFzhfTAvEhzbrzwpAu31dUoW0YstlP5OLwHXLpU/Td
Q0W7xwDB7V+WW2bM3MNzwyhflzdIXmjl+d8Tu0Ko+YD4TQZ2eBrimnI0wg26tPRMRSOtStxk7jYz
PLdZ4rUHgVfH3Oc1hLl1PXm6XVE4an5jrdxP0cUEOLddao/qJcixnClEh3KciamzF8FNsUqcWCKL
Qo1MtvIfdcCJfZqyPaglvKxdzKEI1X7AJmLf04oC9Uv9GpaZsEh/80yv+BIq9SiG9coQlLCeuPul
73aiNf0LA7njR15lHmuF56qmBA/Me1ZJVACGCLSy4WPibMlBh69+XEwn+J9XWC8G4BnFhJvKWeoS
CNS6baRk7TlNT+T+L7xiWyA3UFer9QJUwaUb9eY2nTtAibz6I4J4kmjOazRBY66RZB3TERkZD5vV
QQqsLCKwUAMqPKFvw6z3DoFSCCRYDdPo/bdeL/LsTQ9wLo9YqzvF3jzD2kVfoho3NACbTJbCbX5Z
+8LPZl69+O8OzicNWZlSvix5bSAjQzByrYL4gyxUi3IG4D/dPwIX/KMEARkOUCokLGXk4Y8NFnCQ
7BEFwp92JFCvPwwIkMoXJ3v1Vq8bLCaEI/6alHpY/l/ti8X9WSO/z5B1RTQysRFsgvbnYk2/yXZT
uJd7oKsxGNhEpnB0Zdx46XyDFI2yiUXlRVXSdFmPAjNMHPAbF46pU4JHGQ4wcDn8xyhoiBp1/n+d
ShLNmI3b6J6EWSfi5hCiAgABkGBCRbJRlNmXIhnh0i2/PjBwr8nxk8bbHDjyWzTWN5hvDIVzgvo9
GAbMRt5HQGxjRaTfDF6p9VCGsjEi1hap8C0gp1ugEL0IES/FQfnQAglLktMIGZD5HN5lV9pscEI6
DxgvgPkVvki0D4UerxQ+nilPYz18MPpP2McXjama29x1aJhC9uYt32uNzJiFZC/UNIEjJ1wWIjQ3
PHYq9I4WyXcQSR00kSA28RxTqXhVmsGM55+/p299cQR4lrN5bKvg5PQIn1r9jo/cdbIfpLJAim8e
5/abSxKkmdX4F+QP1Becp14Z8DmGkBDA+tLLfWwohdnL71Avfuz9KX4KChwhofkjkwC7IHqnSh9q
a6rkjO24Xi2VwFt2S4UvMVDW024Urhxk7TSqLsLQvjwu0/S0/zZAAeOMxp07ZfO5TbE2CkVdCGnH
7X0/OK99TITBsC93GZxRugkfbySX86X8OtRGzSq6ia/6HhzENt2DS+YMboYDmGxxJh3a2c3pBY1t
kR5MQNzoTcuLqzNtO7wjhK540Zx52dZxH0ZOqziklZdMtpzL7FMOKpB13eqybvBE+SYyi83y6Mhk
vceUvXUz65pB0AHn8AYWPllp3Y18x9bf2YZwNs96fxehzKV2sZNPkBPadwbklnL9ra81GDlisw1g
uSIPsVwhuiR3cCv/wOz0CRYtTiJJvmwRykTjaOrklxGor/BWbMoyNYiGdHLqdhEw75Y2ItUcbLL0
cVRewwl5wd6YsXUZcMkJ4ilSNi5P+Y9dnyOHpj5AakP5TTWj/wcOW8nNQvUx/DzgFBKdZu6IB5EO
Xq8W1Ld3GjoybWGOKRKWMLrnwRn9FJkUxv0bICAuDA40F/dAQ9NXBnytQoHPXgh8G7lZBJQRSIfO
5EMJtmm1ZSLz6KviXkOLcq03TqaJ73MRkIGNMz5iSpSGAdrVtUUaNXHYjhs+O+dyYI3JEZYtxVQj
0r/1XsSIiN5Tg0aL4INXmXYyPpcgBShVUwEbOxL6m7MO3Ihf+3ETdgevQWZWH6mRqtBgagP/6mJK
TtOlMgXFOM1c5wWCDan2QxnE/OkMblviOh0Ljk9DdWN8zIbXLQPHM4g54tADd+VpbxDYyPP9jhJs
zRnr8f7jlq5X6Y9mIruRFQA6hPafn2m8Cqnj+ST0siu7rFWHFbVfXUmb7NHiVpZsxnUvqeNwypA+
WooehDmpQ69jlRRekNCG8d106pkcde5usLkb8TKoaUb8hDbbRmrTwyda3aGavUaCnbvz0ZbnIhZD
Fa4+4xN3sauE3bFLHMEo3ETlZ8p27qpNM0SL8DVGPF24mm5qOWbhXwGMmOTzvp9XKIsvPCvlJXyM
gKHvwCdnz6kkcdhArAP0O0+Babt8w44iwARRvpUewuTi1z0guDhsh+JmndoHdzkZFXTa+DOSSIkO
mOzNB7i15fTi5pgbaYLuhnLly4ys3iwYRxDTtFC1KtPAjmPhC3CQVJXQmVXcbbgFCLOUh2vYxgKn
VKtYNa8TcuXVZjbPohuUrfhPNi97iO27QTtl2lFrN+6rarQnIR1uQ1WAXsJthX5bUGe0IowfiXsl
kubdhBAl09QdXN4Z+aoyg+Wbl0kr6H7KxGqhC9m5xFVS+PgPxzVT/mymMkWhFj1TlcOwXkODA0NE
kfR2OF9I0mhw+et1N5V+PzM/UJmAKUFcbdtzyIvkEDEZGMqBWSq2tRTlM5gQVQKfVRK15Lcyzlse
+MTQpH7RPYBvkU7ClmghjhtJz2uGd9suvr/E+WkUQxnDd/m0/wzounlDpmd+w44d0mvqh7BEdt9c
0FaWsNVDXcA5EKv1riVqktHr/E67Fawyn+VRb5rU4mluyqMpqzt6uWwvJFXZQWt75wyDU6RzYvKY
aiisnoU5KUJoyA+aRLZQVmjuh85djwLxNEa+nhTlt9rYyqyJ9fWqz70Kizdiwu0aTUmmjdMFvmzm
ugcVJReNqh2G7hAUb2PKCBghGOwhYgg6dEzdpxBcnI2rmnv3Ts7h2TaGQoAaA+IvttZ9whfGyiZT
Lu2p6mvqDTidwow7Lc0uHQvA7RrPY1WAaLsJ8wUmKEcWYqwzgo6olC2l/qOExUE8rKmIPNx080sk
YzNSRKsC3h9I3pI9cS8Gr7WiYkB6mQm8mfkOLioOfqa+lBXdSJj1EHlpYW+Q3VEH1IskxUQQJM23
S3tBidfPvIbBoQtiwVQ9s5asjFGkNs0v0BRLdp+Ki45Thbeetqa0/fdgLUd0K25N8aqf38VwXX8U
j0c2aborvwwODlM4yPna26fKTLRPEPpbOzpfLayKiE+JLtZTbGH+FZ8zQM9pFiVBCU2X2ZX5Dsbw
6Wyrok3Z3lTDRXMzIhD+cgcA1b9m8a5tP2dM90tPyUEyz7MS1EZT3Vs5Z912nMWQX67FmPKJtBMC
/zUK2ZMz26tVMknxddEvSKNXYeJHYvXvJ+0fUVdoiFaEjcwMUsPhaKk/SWrnQqu77524GFOZH+NG
G1xnehVXkDSxGIJV2Yszcd+5tyXJYUHTuv9dgr+NXkt7ajxPjyqB2yMgWOAsvFwOOF/rkVk+ZIEc
Le+hf/iInuQQkRHoBOOiQrP7QtRF/3kZgAu+V8z5UedcfZsAjgn1fatOXyMqIe7dI7OXdTnjQbpb
Ww8OjnhIySST0e3gcOzxgYj3VLHFeqyj3LaYlJ2D0ZSW4XsLa4h3hpMollv4Sq2g1F7zFeHdidW/
IMs2MklPT0esRjGpoeuIzwD3IboVxl5t3k/RFmjqo6sEk5Dp35PDGera/+i/QA7TN3PRInju0BiJ
coSdNhDVcwbnIdgX2IiMGWZ8K8DO1e7x2cn5okDdjzWVRIT0uNi1tV4L/YELZw7MPHpP9fmv1d+Q
OuKjwOebntFazBvwqj6g7B1xE/aqBosEVXF9sTepBlSEv97/3NiVlfd0VCA0/dauTwgVtdQW0X/R
AqwktUVjAbC8I8sFo4o6vY+XI8ohAjLfzUwwTHMsYNN4sp7W3vtH7YWfUGR7w6OOtt21FN+UBrij
MLgjJdDglMA6v1iXzl6sOdWeXGeg3/lYBnPUCbwEP/3immG/hVtX6EbwzJg/iCqy9CjGCxRsMGZI
fn6m/aIglmnpkbQkQqQ+YtWvc8wRdG/Dfx2ywwwykEPvdC4IzRtMHUNoyam3sU5WeZEp6ERlmd6e
c8qhodptMVXVMOXMvt0aVAoNY2w7S6CqtLP21bjqRC9d6e9j4TZN6BcdKx0pY5dy27mCshhF8llS
CXUhNf3IdB95sDqxeLog+hV6pmzBUUnJL3ApxUmUhtMhGtgcCbd3cJ1jC5L/b5cu1hKlEV8DFdD/
RjvOZMjTFmLtoc/4Ube6XDmj7g2yWzNKC/IAT4Ijv34RycSLIC4J58+Cd/o129TbPaAB3u463L08
vE7Iti9FVdO6k/p6H2NKw1H/JUXoTa5DGF35mu0/6dO/Sc3QbX9WCTuFK9DUEOHrJXhz+XXC8bei
AkwUa+LgpvK5+KZgPwB1bzcQpTaOedtxB78ZnCAHbbefHI96PXeKD4u9kWKXHdzj6y47BIh52o5B
3gvjUDEJZYmmdtzEL/YpR6XvUa7iatM2lFEjWcRFHEwavXHsSiGDGVrQWOBTjYWGqSAFmVunOjR0
4eylXDUZ0oezk4pIRHEFf2h1bwQS9IT0l9Rmd8LsdMH20rPxgXbqB41+MFqtjVa75la6pTlrTeA6
DQyn/vdHumGOXcCv5D/04QhcUbqHaN09Dl1xTmIJBiCZJ1I27euWZofE3IJ9QWw1HWxTWfx10G9p
cmlA7tHPrHKEyG1nocxJ8epf+Nt75v+jPfDJfUNgAcrJnTNuyIRcAsma27/JSafxkShahYzVKTLm
Mxr8eiH1YNUkLgHLO81KyRaPJDokO674MqPz7aTdigE5pHvrKUeoM0B+/qIDhbxGYLYaAHgk1y5m
Z8gc+m1eT2upN2bjG7rJxD92pIy9HU4W6bg57IR9m1k+EmwrcfmWqcSLK5r69S0FOJsvUQQsgA3P
6iT3HilI5IZilGb0somkGZlifyGCavGCL8D5eUYcfMRmYCFgRIRcptrjnCCJMIrRVKUTLFCiyInl
E+npa62UCocMvEzfXa+q2KGEcIiwrjMV8wjLmOlKYUT+E9Cs1kpHF3DfdVfEqpJPGL2JR5PcxrAc
X0dRX2zms73JwdnJygycC0cpPMYWOC/QzUFPumj15mzqHa24enbeFLP9IXm51l78s2g63uCjt9iK
Q8xk7R+Bcpbpo1Fb2jxFttUaCZXLXyiFC6omqty/8DOJSmbUgo6141kw5bUu4uXRrEApuNcQSu4U
5ezVkWRC6MUzqb3FxqSEbng/xY5RWyIoO/bJUmwLki+uv/zIckay9sk1ERttI5wekiBQXlkuFVVr
zx3PyeDA+nkh4hsN6e5nz8/q8pP3XvB8Ej4MhzHHNK+IF5jtZRn41MWmdYyrsizhdxKfYt85IK8B
p8D21dWxk+I5BFOl54kWyA8TDlGEZeA/JJLAKX1CPMhLhmjKea+FiK6xaXXLeSr5RKzkWUuwJ4Wb
zjsq3H5lhSsMa8R+AtBD+X4RdNaw0lox6rFoCqDvx26JrQ1EsEPHVj/8QAmfJiJ5Ia0FsRhWEAfF
B0SoQRZh3PebNYjGtqu8DJYuule8nmoFnkOXrYSITSryUrVrtUlGWwYyznDAlYRL/IPjaXNp78/W
SqZtF8WuTfiC2C5kZaMyyTOY2+SJgSwCMGa1kvufDZAk5g31tRIgRRNJzGI3ZHsBPsX8CFbk4djp
sQUDUG/0edfFWCESkYN9xgLX9rJz5T3odPlv7+qy7sKgyuXEi4KtjpdagBx4IpBDVpkUx1tHvVX9
RiZ8I/n0pNfzBaXNnyUjApWYYJFlcoIfgS3x62HRF63oyjM56W87Q9CjYRoI/u0G0BMGfmILMGxv
MnsmxMy24rY4eIoX+iokpvxTpfDk72YsWB8BfDa48rSqMD+JUQcXVgLN5EI09KkpBV9FbgTO1ZSE
72fso6BZ2+vU7qeN0hnkilAAoTWKkBTbzPThA/coDKRWzz7SR3BS4c37CVRdWtPuhpl15UiOkUek
0pC1GVAqW0QQ/jSlm7+MAO4+Z1kyvRtm68q17YVqXjttkKIKyrKKLfvN/F1u9B6RN+vHYZDvZEcO
JlpG6FNn9j3l3ZbMSRsM4XNezuMn+K100b8IcdD9elZFzzNwf9eESJInTwJxkUpZzn/3z58TEUAy
DujTF6ZxxgFzoanEpMzThuo6U5PyIECA7gJ/D+D3mU0zrk0VT9hlNu37Xe4gfEdcVoocYN/rwKCZ
8Xan9lDh4eUrqVw9tq6tYRUsZ+5Ez4ggEPvMw9rLgAhF/9rR4jnon3ArSss9ubE0pYdI/xIzrhy/
J6P9/W6gTdNSg1st48pb452cakb19YOluE+SKZtI0UNzGKQcOfmo49jrmIm3zN1XqXPzghxBga6L
KJeOoEfqbnTiJ4UaWiTwwumlRxFNhTNe+ObcEzxEmdj1Bl7s5DblGKfwgB/k08/UJ2IHizs9APk+
Hdd3pLNXEItB0xsd7nGxRu1TID/70kDcWv04C2Hzk6xADPdCACr2gC5zgrUocDQbdueaku3lBeHV
u37cUyidzeY57gYerN9qD8R4yVp3euc/yuhM54euf/5DCyeDvSb/B6kJwdUbzPTid1QbWI4A8TJZ
bQV4VtxfZeY1hyf31nJtDFUMzFlMs2hlE3azfDorS3FcrqYV6hhLuhtqxveL2t4Bvgd88r7gS9aV
wHnjeoAthutye+vKJk6zzIa8z0CGjmoz8df/mc0a3TydQ14WBn/2DyiYo3bqeFHs5VDg1uImJTdf
Ce+BPQQD9mNEd3UTMbYdvWdjNMtc2EFQF97SS0uoWA/y7F2neDPfB/u1H1pwhMKo/J6Qd7PciPkz
HL5O7Gq1C7nxedFfj3K62963jrurj+zMOZ1KVT2S9L+MgSDOJ3VAMgnBXbeW+dJyM05R5OXeRKhV
JN3kG3ItYgeC6AfpZmcl+2cXWY5kYtlREJIbmDLT8uOGm/EbBoYy9gw2gHZl0IEFq5aApszCb4IQ
ZCYl16ycubVtiWS3pTgVAR1A6N9lA0Pyu3UZE0E+SL2TmPC0p5QQtxQM3powgeLy/QZILeVw7wK7
JXoW0KWlU9e0vi85JqPj49O3MQy3eyPL8cOatGH59INBqfL8zyW2WNTsOtnauKV6zAa/ut7ZX8c2
/nKD0LjjoSZJx0KIXp46Kh6mHqOyVR2eCFH1YdDvEbq2RH+yrWXEymMX1kQ+TePwoeoydxta1R/H
+14X1LW801ODEVpuVgSWDXqXPuhFjL9LbwN4ChLuc1JqM9vYrkexMpiIqtbRF0G+5dG2WUwc3yAZ
CU5zb5tmqqKW88UznGEVNxh2Nd7+xz8HRiopPQgiawT9bhNKWewg6HfbqV33wDkvSpoPww472+lg
XpHrntqWyvMaY7jxmV3mjag/+ydXcIvrJFxDkIPGmYKA0UKpPmTvFkSYRTe6pXx0mxvit2tM96uv
EAyKxIDpD45mpaF4wdRnANE4C69ANexfDaMXK+pe/pcZQjAib+iLDdxXCw/GljEDvaY9bnPZ/VwF
rX7O53pJYmxPbqRhDh/KxHIz5JwXN5bF6zpQiTlZ/ES7W9NzXSz+68pPur47e2vnVhwBjfA3Iip/
OfJd3MWwEIQoQofmurMsMz37VnZIzW8hGht1gNiZwj8aqpcgaGneAG1FcW/f1Gv2PPjnisb5SF3p
KKBbEvYVTW5jcG8T7LAZ3LjLUHwGvQT3JeylyLsvurzzwpwY7G1b3pKAd/xehKkt1k93Y7x2vBZ3
EUSQn+UBEI4clTxE2bLVoMAUadOrxWjynstcICFPKat3VBOiPPl+f7RJOknLBB9yu750Xw6bzu2q
nmT46TeXPXjIATCe3yWLKRyyQHX4aQ8a6OVBH1m26Hi09RhrcrAcegzo3XbWkCNaasRY9aoCfrF9
5YBUOeuTjRQyapJv3+n13KFb/Kq5E6V2AtEPmdBesT4M1ikJsRJ0jZnqUufvEMTS8IgBjCmsOoWX
lCGhk6A1aepku0ubxkWFhBqtiAfMjm9IF5U2Sk9g9l2XPlZn68xnLyk8CWheunzLtZIg0zWA50tm
Q7uyCBNmGsrl22jyVmmFTPnG5e8UAyv/Nb1y98P/xMFaRqINw2oRj7wjZ2u7HAjMTys8pry3L+SJ
hqRcs43+nTcL3t6c0xJbsVc/zt/RBXqcGwvmCE4XW9eb9GwlMI0VciS9IAN/GG0qUrX+uSK205Sh
ZqcxR6da7wwgEt395ca+FOTDFtdxropkKJciViF9sR97XRgyqO9XqCQg8/y+vAu6pIjQy3VPxCjn
m4YREji+Wk9IwCDopiJ3e/Xz5463i3PNNC61gvRZoM+CubqRiGlGgmD/ppHBfBwL8H9k0hvP3vZB
pvlDE5t79tq+M0bW46TZjuj/ZEKL3e7vWyPP++YJkcfiq/3t3RD/b3HR+CFvkYgKte8ZYTWx/f2b
BkAti1LqZ3i8cC0fXm1nLmvABSkbno0B7xTHB3k7OOL+eIphEBuFMd+RqX3bdcXnxK/CCWNScw+M
sQFQ0FltR1Y6oZKWP24hMIf5OHdqE7zan4wbsWitbuSGHqNUDXHhwQuXjyVlVaUU7xAhSNDpvRuq
A7uGnFnV6szYx9q+SHRQKgsgv8qE8KneC1rsJxmBsLNIE9v5P0NL+Jam1Fc5LfarL69Foi5BrYEI
9YmBB0/XaRTXBe+ftUIs68uMySs3uiyJoCI5nk49G6BPkkzb0CJn7Uyz61sgbqh+0+M0Ct92+J4s
PBC7M0niwXyRb6mU/3CNctjv/wfeHC4DDLXgxh7o5f6Ms+VAM6ym8xIjH8shyttJjXcEAdab2g/m
AK1TS48WkKfHr6WC4QsSwi1JPfoVXc4dAjPOQiMCwyXo+Qr8XQiYekcI07aabFets86lGGvDm487
D07xbcsyg+IAzwvxyzDTmJGEomEHiskiMiTHPIbi61sw7vRR3d59wQwcIbGuGGGAmCf8OafABQaH
tCYBIojQXWvt1C45OboPjZMwYfn2npMRq6LY7hgByAQmqVsACoXK/OdgJqttNf5hylcwYFQjzYG1
uUp8bAYNvKcRpxk5Bdndvlo1wXH+ADPfMbo82a0cjDwphqUKUALwdleJodCPXPyplo8VrYkL/juI
gc+TTaBX2knL3ZJEXiSXu6bl6+DODPkTMY8Frv7pVz5VgE9X9hvSmKDxLinAS3OOFXo4nJGs/N3G
GIlDk/0XPu1v+WSoB6gz2VXUfTLcNIJIztK8IQ7wuZBEolFrC60VBmrbjkf39+/jymxSFVyso+N/
X0zTwdChIKsv64VgK4Y7044JGLJyvj1ct9YiH9p/K7EIZHcN4V8x8xkwFlFWGZ2ewxZGZ1+Xai38
HM17aGSImHSJkqAApX2rgs0QMJ+NwJmKRIyiIhTnw+I8YdPBq+yWR8oC7m1eVWuMeXBV+mogmJVY
Q/UdCbBd7Xxo7mCx6pjpYKxRAKS+vL7LG0aTBGK3X54utK0PhRU2pxTmL4oJu5lSj+VgTwT00oyh
c4kSPCniE5jndDJidPHY/xxVKwvNI/qOG59WIEUWF2y5aNedw1ZrNo1QOkG85ziHBe/JUtZrjP2z
4eGw7mp6wKQZdJp4CBAK6Ya2vy/S9XfEDGVoPKnBygOqIOHKNUU1Fc3opwybgDWBoMWWM0knw9As
0uGmkOkDsPdgG7CcRhit022YeUqJlJHXpELFelrej2m/zCk3Jozj67lPacEbZBwFv5b3yT9uUkaX
MsEYqWFVRgCuiLB7I2UBnZoQ1NnkGMj/2PYZYJEOtwsKRtPR0RHP2djlFqUYGIQ3A5B2pSrT6cJU
Va+GcVzVe1KoNRUTNkYA3lWrDdO0UG4Et+5nKuDvTagyf3pi65GCndia0bZBEs71KMLrBTxlATx/
d+9sazuz1/F1tPwZawDO+NqMf1bV5IjjzzDmJMpMthCGowOj/81/0FMHSuVhQPFE0NU5Y8JCQkH5
O0TnMjbpqDRqHg2zKWeWE05PPpp4vEhPHlo1iPUD0Bo8Xjvs9JMDH7C9cRbkj93SA2TAIjPelmLa
ZdDkWAiLig10r3TOAVu3a25OWpjcV9kUSyLDz4oAE8Fg8GOc52QFSudiXO2RKdbjCLxQhPPWwUUb
YJkFIqrFQQMNFahRFHMpNlBQsOlCdq8lIcTd3pp2i3DuKoNgufiInE7wCpNt0kySzd638OMyw1h7
Qm7D+m7p+EQH34lhAtkl9yrD9Aot8DntKhjsYges3jRBjhhTfg6ApEEDuFEo42ktzE+N3EgnzkcE
/1obTMeDff7UGsV+PMi5G3k2RVDZBKjguGO5ZVSZN5M/oj1oxPqeBqDG/6TRURHyf1bp9E1jfOom
vP6Nj1PaNOl5PzDAKqxF9bxomHqisk45lLBRPbuU2FZo3kvzfSkuMU/i4cfkec+fJbpmesHZk0Rp
qQJgfaq6SCJbNe/pViLUDCpTThidWXHdEygLhOJXSJCZYWRgkRi4otRE1BTVGNTiS2gQ48ZUwtYf
Wl10v+9RTK1twiMlaBj4Gj/KLkY6XNkVzUCjzO4mWQjmvKF55+roGpGHqO89qvYc83GPGMRn3pMT
fiIuqaubFF5vsJ/fvBg+G0ypPxqwtOwMW58RJM6zRv26U3smnSf3lo2oNzMjHOlwtNVbu5zQSaXZ
1o9JXSGJzSHa3hH24nVNjJ4ODJbKdFleMF3MmMpn2MkFG6NdzXHTfFnIY/HNBDcJrdbC2TMcMI98
ciO5fuVD/3sKXDINTksjmP2J2NJ13JPoJyZmoHBXVaBB+KWjmCL8HcqfTQrszyTswl798AFUEJQh
nih9/qK3gAF/BypF814JSS7/qNJs0sWsvbWgXmTXc4gYoBQqJwWgynS+pf/FmTr5G/DpY3H9/WM6
dB0fDB5MMDMNQAXeWazVqZ6ic7cRQOsk6a0DdBRRgTNq9DBOueaqE46N0cW5HRwhAnRWjZtIhVsD
5Z6G+8MIBvAz7hzny1H376M9yLwfyZRs/TRJFaTv5Otv8w7fGc0/eAzFz+QtDHFGghnR4v84SStl
Y5+lY2zMCuUXv4V+3utoe7fy8P3k7AZIST01L0w58mtffYrW6akC9F78scxY91nP+/D/vbrwPxKC
8LHcrmbxEKv+0AzTZF0Hcx6EMiPq62J+8G/a3GLjIYDideC3QGy30A1ScTDfjU9N5HKQL0wmxgy2
Gc7B+5wlRB+9InG1ekYA8iy2GnO4rPax2D84Zq5JIQzuTp9uBAToNC3MZaszJpJ0HLmcN5atPx65
mxlXwEEp1DwSxATGcNf17noKhmSqzYGwvverdK3SOvK+mlXq73W5jNv+8tpsgb6I7Zmfzze601p2
ALcMx/nvDKjTiDXxJfhPJKXrR6gg0AilBJBGG25OZZvwZhdLd7Rgy78ZTQHrh8hgJX4MErm0Ahdx
zUFwYfxeR7yX9eGE+TiS6IWKQPRUrP+Br+lYfFEu/+j/wNeNIuZ4CI/Vb+O/9kKevaesQ/kEfjm2
P3QjyHvAmMKABK69A79l/B0IuAnVNv5nEUfIM5ZraSYqfcx3XBFgWzICLqNiB4LgAd/VwxoRCAtn
NmR1wYkkqcUSstNrkcMYLHiDClw+gVy7kRtgQhPCkbKtb72bkXHyBJrcWDYGos/xS2uGhWIYQstP
DcIg4GEvTtVwC0qOUvu5J39bA4RB+DBmdPKGfo5uIhSAAc/cYYYz9Snxg8Ps2E193+0SiiF16+WR
6CXp2Qi66yyYzZCK4dui29G8b8sZ82Z5NTtnc3rkkh+MVZGwj2zWw6dMOmG1elCydiMdHkph9fwG
fQwAVzH7mj7p/m1/uUq7g8zXzfBfhqRfcQi6BhQkVe52aUE3kiHrpFI2PHic4MTXzpMXhzLnVQKz
cgEWVP6YY8+pcOZ0nYpiEtjbkxYZ19iBwa7AHGmbywqwk4hMAGqvV2t03LOy5tFkwBMiLpsCOo52
q/OMks0LYSO2rYAOdddqWfPvh28JoYz59EXMHL0Mvu16a63MGsCDZwhzw7yguvJKSBZd1QUI+wRy
x8xiP7oNDzggcgYr1d+CX6xFLA02CW3N0cmwKGxnb1H8xhQ59Xv2jYK9dzVLA5PI3K6ZRkOJ4j4m
4XZ2oG+JouB2fztcj3iNEq2SLp7qZHff120i8MM06b//pY6ZgD2urBZXsDtgVA0pSV9MmfeSFQdn
m4IPlQ4zOCDkfoD31HS6fWo3MMLj8mf0nwinFM+ArCGBEvhoKYrwyIcbp8Z+zxWxfEWCXyo9sYZ+
L3XKa2GYGGgbesr5cMQpo8cSXYMJbpYsxN0w9BCS5+dd4e75Xdyu2vkRNc06ZNmHoF37JVE4Fh+7
b9keCp/yOpxnEGY43/aXQh6faSThmDaCxUK0h+undavbmYlT+sWsqbJLUXqjrJDlU9zExgF57vIG
nAB15GR9fOOMhspBO6VZdyAFp9Bm/LaDSuJWX/tF6u3v3u0KnekQznTk1Ie/5UWCjcMkr9/zIWRq
sFCeFT7QpjY9HwwJKIswJCXFdncwEGQTXb1fjqyDv7nMxCT9jttFV6HJoxHu17301Sh1UnxKsY6s
EGu33fTVH50MvV5Xtdp9oDNt+Mp6NGqvpL38SDZYbzRxRH5jPdBxjMZi8Z5MbJcn7vK1W/+nsWcO
ilwn7EQ4dRHzaaaLlNjY/eC0F9liwCZPFiS6oOHvG4FtQqHN4b2Z9RZYqIy+1pgCbNv/n7/DfAXb
G+LOlj3KKvL8VxCLt5j7LYhEtVqyqXCXRhE8/56XS5jMrNqkiV7ES+HBNjq3uBuj67irB4nvE0v0
x+CYIsVVrXe4whCADrgjxJtCP12aMAHI+RmHhpi3noM7nsjp5fT1n0KaoOjvC8407akytdwzwB7y
xI3Pab1pPiJKrFpTcPCQVajkuLN5IEwcoARjPP6LCKc9P/WkRQIyds8vugzWnc7g13ZCfzPXlHRG
27Ki1YAQ+cHUByV8k/BcNwkcJtqnPDujg1+vbcuB4XOqCR9VlP3x2F8t64GQ3d9JqzMrGU5rFVhN
Eok+98DagaxYi5QMu+2pwg+VH9aVtPK+jocfcKz/gwG2XbuitDJool/52pRm8B94/dCZie6p7UoS
pSDr0N62J8DKB8hYDG9mpPkv0QVH+vwncrbfsCgdDISyJAjDGaycdOhNmESQA/g3UNlt3Kejd6Kd
iE1bki0MCfY8DQnaTPPHWGHeYxYRkLO21XQCFFBKhNgr7Fm1IhT+piK/mALdvw5bs7UGBkNOXtcI
aNPwprBqAsk26OuN/V/QWoRPl7zGGgAIKpBNPmy15KUKUa9N8jiV5uQjGERh6V/Va7KS3jAwjxco
rgp1Q5ajpIV09PVg3OINa8uQeUWurlOurSg7qwaE7B2fhdAGnZek4lm+19Yx6oma+DMHH3h7+dSb
qIBo3c/tmqNMyFlw/BziztJ4xPj2ZJmFHlztq/K0kE4yrkRyEsW3whBmE5i3W0pl6TOiyOPVNXKF
hWU0fqLpG3qB2QkNujbgtY2mfVNlDQhq73FJlav4kJoQl80OTNezDFn6GWbkzXeiXXMJ0MNHnT78
MsGzmDCjxa6tknmP12gT3YRaf7Px3N/KB7+zslyL1EOBPq8pSgFO4e2hIXzK75AE3r3FETxB4+96
nfoomIzqOQJ+lMzsV4xixSPEOvXQ56vaAdaLNmJwp46UyPYFhegNpWeaXOKIaZPXvsfrcGQGxdbZ
LmGx30A7hCCsmEKzRreHmn8hOj0Hiu0DH+syyBXqw0F48jqhO6nuJ/mz/n6zU92SepZZd0lkME7S
3G2EW8E0ckeogZzGxIjCUDg40W73S4qGEhTTClxGwxAS0lR7GpY9CGRpcUPRe9iLebTvdj3SW711
ZAnSjrkF7K9rQXPUeQylOaGdCtoXuDO88A4jntT9xcijId1g/gzcSq8ezIPe0tzgdVRkDlYWlxvt
l+ooPMBbPnx+J6syY/RyZxhcypljaY4BQC277n1N9bf/Unxud8PV9rMJhQ9gnxsksOUOWRPAKPpp
UPLPueglqlI9KLC7OL91L36LowF1I6klKw9/Y0RmnmiiIcSM6Exs9O2WbBtVssE8Z/s4phmUgN3A
ypUtFi0lS/iM+QzcCY4lAibSYHBczeTC5bWtMJICO2CAGUdYI6VYwEpA5VF35Xp/87fpaqT93a/J
YXcz0Tht0JdyVmDSVYOj58ixPYQ6pekzLdNtyscysaENGK62W61CnBxa7RfF+k/73XzQC0PDs6aZ
TdV6mWLJ1KD9WzGiLUpa4YhyyyU4WE1BeXjp3/xnCeFMPfjITPM/fCnSAX68rHPQQuKfjtKuK0AB
euf3FUE+1ih/+0nmqs5U94d+hGQkp23a4Wt4qSxUhRxFi+ZfOhYVQ9ApAbA0XohSs2pZgqGy+Amd
BeJ6FKTAM6WgZFUUShnxhZX4ypLcuS2MU87e4nFKh3FlmUqSLPK7sqJxwvntUtT9tkjzQIHWEd9i
H4h1tQv0m42wdj6ppWxjV2blPExK90Qm/xIzlfoGldHrwDOTIfAgKTZKoxL/deqXBvJhPOFTUQzR
2vyPvMgCvMnH1ReC+l56XrMkMWeqI+KymLnTmQHqbDY1dXExv/1utsDmnh7WDy9KNrn2I6tLuFSV
F5qy6zzK2/GTQv2rv4jwSsUZsW3UUrAWa2/PqlyVAIHijR2N1XCbXByWQEO5kiJhuQ5XEEBj6sHc
q7RSyLpwelivuWjdfgB6keHN/dYWiZaIKpEnZzMkiPGg7ECyXq4Yn4z30LeRD/si4AiwPKY3T9Ix
SHee3Ajk1HkLqfb9s5yikeQp8enfBaowFEggttwjBQAyysG6xU6dd2mnwLiPSSZboPkzzhJ5BH72
N5A7BNvQip61caA9P5WRxAhsNa6cfZXWXx7McrpCeGxXkICDFMHvioTw1YhvOW+CSDTVQ9c3QLWO
ctABFEopyVqunRGgprXlnhrYy9jXMWO+zAQONA0C1XUah52b8NLCyAW4jLjEkG7obN1Jyyouy/rg
OKVdZpv9KTz6tbZYE1R8213vW919B4AWLcY1zT9vehFXi7+Spw9Q5hURmXt0QjabViIwf9z55s5R
Z/1Nwn2fVD2+6dXKJdb7VlkSJOtFp45AyeRBymxXvlHxa8esRuC+6icgRikghONO4rh5HxjtgfE4
YFjaSfjLGy9TmRq8S0yCxCIPcCcynMex1NWgF73Q6gpa7hMz+llyo71n3ZdHW/paYDEQKi5oIvR9
U5TUO3agVQqBBgpG6KqX7G1NNS4JuMQA5t67HPQPWdzSCzrKTe/Ys6fk72hpJ+8fewdl80GJqkbn
vPDpPDdNZWb5qC7FRDKwCO4tazMM5NnS+XOM9mH8kAz7bAohwgrKa6yppfIBPn0ur9Xi9sZyJhF/
KySzBVewN+1lZgf96kAWt1Ed7CX1duI9ClVftz+yzBdlrcLp/8bpYOM4A4juLcbdyl4IYjuBQe68
L/4ZxXrbZo8TQEzr1TBf5zLivoOsaoKQwFR5IuOHhsSDQeQqP68zGJ31sMkCUvGfLFggJVbJNMAG
vyRw1FUn2Smv08193PJv5WVNkw9YXwV/g2wjXWNSxiz5rs4wSErRFR+g11NAcuAv4VRQCH8iV6KJ
5SspYpEzt1hxcZygS9TogK0TxCqtYqTg99Gfq2UE4Q3klzmLQD0bcgbQgnik5Ch509ynMZOSQIln
3K7DiN71vuhZe8pq1ucosPISo6xyRaGFxGO4uxbMo95WcE0eREjGVJomwzpOg3kg/7yPbS3LSk+U
7ZoEmNKB3yORT3Np9iupTLQbZpOZRgPzTT6s3jV6pIf6N529HkFKR7TUm7a7wt+iOsMHvuqZSlk6
gX3hQlhkkEPWdABJPBdCq99zL4QZXV+O+YOoEE59zRwfboq22GCfCMpTiWtnxJPiEbFBGzIaWbzQ
N4j6vciYcK9yFCrFYz0AfAD2aS6n7spFi1VWWW1+TPguFc2KmObSu7Thk62m2IM0UWwBhz7E/T88
tJUD6LDjv8rg49hEfCB3FXbTjQ84Vz0sCsTgzPwm2B/Fhd6gPIMrj5jgubydrr5OBaQ0rW0tUOj+
wtC07WEkFaXrj8Och+7wg63Hb6ykjk5OtgFcMDYWmxJbB6vFhUwPDHsm+aCCMIxqJ6r5ow457cm+
5YGLJ07trPdFahSyYTUmk4Lv0SpQQotdFOB0luBbqipAX4g+C/o4Z8PGrPVj0NO4Xj4kuHFfUQKa
y370xm4J+VpNfni8E2MhN9mMH8A0olPZkYaucKKvy9XckQgLWlL3xsNmBhr97LSm7kKQoFEEkRTz
63xlNHU13O4Xd90dimcP4Vk66GSQzm7Ngu+D97W//k/JT0uZO1LxM4o0vA14amRJbVLBJkkNcySA
5wvxOylCwk6OnbC2IUfJab3bFgSfc8r+J1vC+djnNALZ1bN885naYsockErvaV1DCOpqm7YgE3o7
thQURHtgn8knb0rm+7q/D+OADGX0rXYR8KDFlHOu0CaHR7Tds08q40U87pw7LiEEOM5e5a+0lizd
OjtxIhUw/ErDyWQPRU3CAPncZtnwGUAOYMvoikgbCzmH+hgebLDMVXpTir23WiJ30Z9HUe0mOjnH
TVEp0yo1AHDPIdIHpVtlD4EPss108MkT5ZNhz0OVManh9BrUtSvztwX/Ek6xE1c6kH5R6cvlYOb2
4FLFzd135KUC5nPsKAyZxdmwVtHsvTcf53PPNNKj0VZbbvepRO9/ScthNBJ5ZPat9cfrw/CudO9h
R13UrdjGDh86iYHuVIgEjx8PwFfYoL/as+4E/cRTjGv8rJoiZ84AcCNiBXGhQQ/nCU03+oiZlbV4
D6SYYolZq8JiCs6SjIBuP8EpCdCl72lhJafyXDX0iASxM/BIytJjK4IJwCn4f9iVPRvi+kKydteZ
ypGRNqWIXVq7n5v3c2qO2OgmgPZ8i6X+bbeC/JfAXRF4YmIBZt61aOH33eyJHwHu2EQpXcdFd6rd
xL9Qk1zh23m0NTiSLcBXOWh/q4hIo6WOzoEmeFCTS5LY/rGpeAc+2V7ETBfXiStNWTmKuMKrueL3
TGOWuGrAcePcN3vALJuusM1BSI2b4+DoXR7u4yBdmHojA717uZyhLKdjPxzi0UoeBT8J2jUCykeY
VCtnJRMEwhMDx8dnW8fN8+Z5RVoTjzNw41T4MYXpyXEeqnRjJNFVxsXBiiR2PDP/BNkya5Up4zT2
FQ1rascSBpYdueYqMNh0WDIN1qebOT/hiXZlAU8DA+WEh+5OS+BdOx56EQPRJ7aBzkSMKn2l9cxn
S2nKsg7a7xAOCoOWAJQQvfWgtDL05CbIkGsq+3dNWMCGVRlOxxQmkx+AiK5SHalKTzvDuUNIuAnm
P0CoLVVo9ZCSGTl3YgtHt/oNlg01RS2fPN5/YiNCgs9Qb7a2OKBOp2djDQF7V1B7jfHRD0Kg9lnz
oJeUEvcaEqi8uyVpiv9aQ6Qw5v6FP2skjcYfWIeBxcnhKnEpG+z7EzuFZ0cvnmq7QVF4ZNS8TD4j
SF3Stw7CMg+A7Hb7McDkQTaIOeQYq4gIBihi2RGKL9MSM+vrozHj1vsm4BxJyPTSpw9DTZueAxGY
vEQW7slxab0yZUlFyCxSxVSJuafBlRR2BsZCuyg9Pq5iINfAEm0kGwyqDEkjtbwFzIm9xDSU4AVX
Wr5LoW9j+zMUOylqD45XDdzxHNeeGcQecJ+R0hXSqPJ0gEtdopY7CMEF3SbyYN/YLaRFRPwjSLVY
J7wV9caFizQqgOadp2yV7EgP/DS4QoZ7fgMD20oHGle9pxPw1I9v6BoSF4aFbox8ReAS+QgKWbcS
oZ28jApEr5Qh0L9y9wF6JVMlwD9WEvIAM2awh2H6+UEFQeu8YN7aou8r6nEhCSfq5L+H7DrHcsRK
Or3eDzqvToMExlaOOJRZ0ct7ZOUEsHIyl/h3pYUD5zUdYbDXP/6on/gaab2PO7wadU/K/Mx1ml69
gdCiScMXErA+Amd01mDMQJD8XFwKCLZOpIVZ/ir+/uQ/dAanUfmMlKyp80DVbh5FAHrT9EluwY32
jDdB4CAPfMH3GnJkCIKHn1awMuhpt7FRWDN4TKn6eUQJuEf/42Nsbg58yPCARl7dX7NUvBASFU0t
Y78lWM2BNtYmsa/QgpU2E/GirOm3QNpwxDMsny6YqSw6x63beJuyXFZd4HD1ImGJR92VbWeUrD/d
e9FDqhglleIg0JvaDxiS6tX84oA+jyoTuYl7DEY8x7vyc5oUupdaCOKyB1O4bOcfwUbaVoF0Zd+a
OmSbk/LtCXCgeDdaYGUY6fVereh3OxxPPqJgcPYDGSi9TlM8+hzuLy3qsx4Bas4+Ak+UOstuObZJ
WkbhUxKg+qtJJEKOswXrCtSHwHBx8WBBcR9M19wjgonqhiuFLTdtP/wF1NOhcUzO2sdsvMJoSN2q
sKBeApZtLxDBwWY3qIOfPFhjTsVg1bfKBXcUcfyYLh1Y1sOEuwG9CSVXn6bLXx27gvai5w9/6dYN
XAqoO3nrViYs36TR0m8GtABXXCpg5/4pWd7LZfgJFbyPDyu2m/UUPsTeyaB3ZPegJGQr3kuCRDi9
RkmkfUr2DB5FzLe9EdPMVvOELV5LLF06nTEjZM70Haqb0UXx+AXLZCu+7TvEhCcjiw3PvbbcfgKc
JY6l65qX2AsUZjBAtXIObEzNms+bQXUXKnHCNeANpGXZGtiqdS5nh5ZZLVIEdNCfnaECn8G63ly0
z5Lq6jfGRgWbFReViX+K7juIu7pDaOAXzaWcTZ8grGfdBTsW5O64xHJerII8Tjh62I/lzA4sfCXF
RytyPAt7XfpwgFvVDCz/X5casVC9PfuZpXX6ndoH6Sx2TUDUhESp6/c5NZ2iiltM30NDzITcY/Qk
mNZteTY6/SlNbaJu75g8kFLN2z0/dKeoRJCQeA6CaloiRADXzM/jr6jfck8VxxO+a1j61c/h8jgs
UE0G8V0OLG6CEN1PUfIqcNjP29vgvGjhjNSts6iBn6yL656DaN+Xw7DzEEA5qJd3WUe9jMfcj0c6
nXSNkZ1j2EvjtiPzQ3EN1NQyfmpFwdwLyHJ+llgQZ2IWNERhuheSwkGeQZ6xsaFmWZtMj4nit3lN
9zusXl8Xm1Ha9wHvpjU0feiRdv50j070fBDWmLWXtp/MtQvjtCVDil+h6ovKZGkLXJRCjEBONJSZ
iL8d+z9znfvEoau0TsmmXbNB1mj9SonbfrQKNZEu/wbj43e3LQYLtVZPyTn0AnPlQRbLOJLvu5Mp
hpATea1+FH7M/khhTShie5DhXSGSAFpiLalCB5/XwGF6HCfwRAsUWxLAqIdw1COXmgqYI49ZWKPu
wqsahx8gkUsxA5RcCA8C6t3pFVjUpzdA0XVVq8i6E+PKpKRUb/M2Uwgsqh3g7KBgigoVlawHOIga
J/VaUU/11HBEGkugmyxb1bo6uHzltzfuOJ/DDDEKhT3PUc2mLSVQQ0as2TD1ASSQjS6l+mV7qCxd
yOp+/bGzlDxUVjhh3ImqamesQ0djEw6zvbNWwTGt/4iXuShed61tu+BGfwV/x14OTjTu4DgTXkTY
0fX10c/ePX/0lWMhQWNp+FJ3PPIHsyVvIXJqAfkIYKdaTY+ptFyMy3VzAimyeSiN1lYbOn+5G+PV
pOlESTeZL6jdzRccjaam2oBAPFd2374hOkjxmzqLGZjjaxPq2A9yOxn+Mw9kNpVRtMPCp43CfjGS
io7hDkjxNFjDLFaTp8rJnCu6JZGvSuj4j03TheCTfO5R2JTKTLXeCmz7tbvUhUPVzvwP9OpoLF18
fBQtP05Jn3N1qNyRApo6fOlULAIHPxbt5m7woMjrbq5gFxWXSr5hb16COMrvBWT5V0QeHxhkeLjD
Qvp/vChVnyeaw2EsvVU8imE5qDb1simfQU/PdVVN+kUnC2dCE/xSzJwsdGOm0TF47XVgB1kGoE4y
2spekKi+zAQVh/Age5oR4C2Fvbc06S60Gw1iiPE1RwJR9GUObghUmTYckN0G8Aiebj7wvEKp+W/e
177n9kOF86EAxIMJyQlfjm0xKPXdimz8HdeNM2jfFjTshXglVknUf3Tm9NsKtn0wx7u7zsn50YeX
jVjpuS9UjswDhku4H1MFgTZxGaocQpvk1zcYAoFW6nweuL5WfGYC+hPas+WP4kuBP//V/Mb/54sa
8tN/QfBmGx5Q7tnYufz4Nl8Kphj5z3DMwKuZhP5FoYy+worVq9UjLSKSA12YbADgb5S2maCFCr1N
CnYirBf3LYfF3LWTo/a2zatfAA/JgaaJzOz/KRAJCPNtAG839WJxS5yowqLX/S01pv/WaTdcrEhS
WEngWHeHlqd7GO4Rws/JMl7Utn3Y78ixS+d487GtCV7DxMcujJ0VUR4tgLG25GsZ4GxrPztfTput
3YAEx9A0yDjmzsAhDriUzlF+a9QWDIYdnEDStS0wm63ezukOjzKLtWnd0YU/JiWLls1jFyLk4M5g
jRFGPD3UZwKYCSI8CtB0Fds3X9xIEDnwRqDh0peXUXyeI0686tInj+Yx6awR61Gg8oBbQC9dHLyQ
N0XbPlE13V6klZ3Lq6SQZLy0BSUUmHIXbp3AeqMSZxPrpOf8X1p6L5kQI15oAoi+mxVt9i88/TQ3
zn+8xeqmpyRe0pbiQaQtkOtL88R+e2YxnbhfeBEDLZ9hc9hWpXL6T0Qq599XGTszQahbvqaYYYii
j175lOzKT24fNCyoj25waL+1KgJJ/aCXxe2YEW8o5rIkQqEukX/v+n9RY5IJ6IB9cLYsXJjf/Moc
00++aCxX34W82JMemcBOqNdkA6jBMfcap3EiSC9D8vYnl+KPCv9T8E6T5ivHdvD+Q8jCpek0x/tQ
mhUJxK64a5A/0uxAZenLtiKW11voa0O3Hl7P7UVJMNyJv8Uv+ApOjpGAal23Cr1sHzJWkDLmZOfo
C1QXZiuKFYTOXjEbrIsx7RVZhia6gr1Cf6aX1K0Q85r8TtTWcVvavUA+FUS5pM+UX9Cu25wSVJq4
VF/GElWZUhKVgXpwB47ypJMhpE0H+ZnxTigtYyiS0+PCWhJZ3Tn5O6+FgNeFcuvLphaiFIrN3u84
fGQPRd4rtkWQGveuBm7C/QJyO8H3GY3zycoe68j6q/WRFerCbKZfBI08kS264tOAB/2gpW8q9nr0
1U9QiwYJezse/qA+n5WyTj/kPssxZLuKyYhpeinPu1pD2yk9TTnaL18PGuJUfu7GsVSpvBBMaYzT
HSELgQkXbgltpChG94HC/rD5+qHe9bdqa3vWZKieSm7jS5qWrOMAi1hvPWWyn19CjsVgN+hNO8M3
am/2rWiE+35UPrdcMaS5IdlINbQtXa7JSC4441iJ79r5vilH4KgRYOS2YJGzjyIOViyRpNt/AeJJ
g48931qdwPy/fT4oypJcXR2zM1sStuYTRDI8MaNFPPJzasTO7axy684v3xjbnQxiuWi8zry2v3xZ
FgfdYNoQ5L+kNSH0gvXYBZ6FrN6ZLe8niMJ1HFe9rBfALtPtxDxl4xjwWwvCHFiFAUlgdaq98TkP
S6IJWVnegPrPlvc3DmJjaXN02+b2ZmLobO57CAMLojh9D4WJWt/TimUV8qqHn6Y2imYRUM1/WWq9
ihQ6k1eNqxfoRcU66RJb28fZkJEFn0TT9f29rujDXgOw/q61yXUzrS0PPzRsoxNF5KDbnNeeslwR
RzqOO4T8ocBT+aaC8XiQVTxnS/DUDEb8+UsZeTEpA4Z7nuOHRiU+9WF3bf68kmImBv5LJWqqNlDc
oNe6eMgVLHeL3yz0daUjdLozrS4gGqauqt3+ZqjjgfoVIe1BEU1sXXnZeom65RPcDRTO8+65Bv3U
voYu605RSK59DaBpWbTApl/BIxERoRrCSQ0KGxVnJBC7DMwEznYvNHQ+pcuNPWRJGhMpodmfoMu3
NDX9MvqP9kmUlaiC+CtCYRXgHRzN7An2/2uOysEEl6AxxdDDVJu3IScU5mKXlvXrqrdbXw51Tp17
WWYbIsfda8zbw/ftLtxi30jdixcG4J+jq5m3LHKh9Mgn4keiUrG6q1n742HDfuehlHDtWjG7uJYb
WotAD03wxBp3aiNvDQ9aJJqAoJClDEfKEiqVBH1OsNLanWxfJJ/ayP7tTGePLKC9BpDMKN5j1a37
K00PU6eui2vSm2Yw74Ort/lY44OXAUvrbPe6HcV2PQ82tlyh9Pn91AFEouB9FY/rjOL/VbYRmGQ1
JvLdk/Y99gR3syqdeMDDdiNRmE7Fbh1hwDKtkPmFHRoEOLMQIpyYrJga4dmAyHY1zqxXWMOqKrR8
s06RZ7RADRfsXnz55OcqI0htrHVy8wcWk8WWnu4nkJBCaxth/OMmd4jKtk3S078uIDtG9P4OWcq2
qhL9zg6Eot+9/8xaijosJ5uafk2PyEBuYbaQFbvT4QCJ4EeXZb0kUDLZTDOpHJQcHjPhutAluUB+
KcFOSUnKINpPHF3EDKxP1zua+T8Xb5mAuFiMWqurjGTAJaZ8Wbc+cLQiuvw/xzsjvFblBD/P0gfV
v6V2URn0EnX0VWuWJMHZVBOf4vY0Zc6iHVK4vCnmiAyk8fR3xfyRpZkj5xHPVg+N+GUhDUoUd8di
gv4+I6ZVXs3X8t+uaBFbELDxFUi1t99UdABwUG6aSUDbFYVyVveg3eaR1f4TaH4x57kSURCUzFkg
3SX9TnPJ3iSGM+r982aE+WFwHP8eHR+NyrdLgooTFhHjpeToWJcvps1thQ5wRXVzHqqz1zB/xthn
TUn1kK4Czls5La9P7M9aVW3w2gOl5m+3RLKa0SpSKN0epPCwsAaSIZ0K/HOr2IiibBmkqEwKJbtV
wmAUs6lD8hEAwHq6OTa7uVyhJs8bm4uTCNdig5y2zTF3fRBTy1Ug/htxRVrv7wvIt1kbc4TVLMct
Z94pOxduq7ArvQS/XuSyumKxN98HO3eYBXsNFN8faJVUsPlTiNnXtaqniGdbpbOuBosdpP0pzPEF
gHITf2Xc0NFr4p8HXnS04+9BA8QQEcdjNGJUUGQfDDuKEX2tFTec9aKe/98RqCMQnBEJTvgpv7+1
9m3tdEkvvP242Vi5UZcslG0OWvN/ywCHrVFCJND7QOIHq/ITOMoQn+rzJ1zpzBqidNG2Wz8rHGnF
gRDFammH08UfclXtMEMKWeRGJPundANFnGjy3X42Ko9p1vE4FxBIUGga9W2SSC0fraZRTw676/sT
ehjlNEznY7LCD07n7fSC2W8CGHnBv+Th7NoQZPXOQYsRpytSV7nIbRlRS3b6Tqhvo6iBvvMym2ZK
Bsy98NuiEDIJ2do82BgN5jlWx2Q8xO0rOzUnnTuW4lv/6holSkg2nlCue0Fu1pqH8d+iQtQsJrwV
WWM1XMMUQaHLTanet6V3/fFuv9PlaIdx1Qd6+U9CHe66E6pyHcI0toevMceJ2Ty5UzgTlKx0ZZD1
RD+fd/urx/gR/kp9JA3D2q/jYTVN7dpGlSP8idraqnUmSE2/R5OedE0SU/v9L631gY2RNHKqQLwo
mVaOPKblcHASQO/Gu4HlAFs2dqABYK15Y4X2uLxk0IyKXnXmYlmMrzpV5wbwZEPy6inSJtCbwY96
fBFT1aZrP6yy8AOQDZl2Y5oCuI5znAkjUE69PCPgm0Gi9NZRRYoVH3CKR55QNrJFPubQpFpjWAFQ
rGiwURXkO3KPebZA8e6Ks0PHOLGvoVrqwcUaqMhXSzl9zaFIx5lQ2MQcTlClaDCvMQbB/sfc86Vw
ZzMCsQFteKY6NRAIakHfDanuPmOSvqUjKojqmm2IxpEfrJqzk/TGHAWsa7piIfuZyW/pTsgak+uX
ilERA66+AStu93BiaHgWg7rFlvUDCol1T73XU+ywKuH2P1h5VlgbLNvIDlZZ7Olh0563WFMscylj
096Z5bjdBj7AjpZsEc39iqe1iW5S9KhSbN6jFYXL+tCp/ToYjiOVoetClGCANPZw0E8SUdHuzTrn
fguXBnkCTTCTNRPp5R1sfnQcpID6VxeMy8Bdi5XqDOnroojS+9vl7IfBsSc0ovVPCsPBCevaXXCt
N8+Z0Je0qXfRHntEvXaHix5+5cuPdQU7EBxmNCfUEUVIY7sQg5uuWN6snc+alqXeJ998z/qFt3+i
wuBpICLCMfsnHNs+ae7vJym0NMSkcLWW4c/5FJI/7xahoOaPOae66Y7jWi3IjNyqiZFNZGJ0Zm5K
AySxs0403fPdhbBtPq7wHt0RzudA5MO/O2fqjWcoVgF9ZJIrDenalIskll/wiHJ89eq33v/0f3QB
+8TnMFWOcY4O+vu1w+TqEZQxR/tqZte1tkAmxtZJvxcGtQGJQOdKp5aDwoim4vGsAYYa6d25T7P8
8eK8g5g0EFVITn7SZ7S1tfl3HHWA3FUeq1h9xsCHuOQMqEU7cWnebgbHmt213h+ACYvwkg8tlJtt
pWFm4HEmApxzqfr+aR/hUdD2Kto/Njd7VA5Ki5w8Iy4R3EuP/AmcHYUR0mlp0kuFq+wJt2NQRrqZ
Fm7/nXhS/soHeUGvbuHcN9lxJgjDcwd7AugaD3QiZKtTdO5f5TUfuawk7HWZzvnE9CRRT/viFxKX
UJGhmGgcCX6l0w1KJEX5fxpGOsb5HlLUABO//gACpt62d8R5BKh9bI0paJc4K139ldQbofcMGMhg
bpDxScsy4mfI10pXv8yVAiwViD+gRFRB8PkcevyPXBilhcVVxuD9C/o2UtLDXau3Bsos7mWKVxOt
84ZkKEA51xLhLpp0u12MwnFnpNCoTj/OZK8VnPukKOqCpjq9L61pZ3IH6fDkscXz1onhw7gLyvJp
Gn+oyuWfdC04MPJ24b04Mg2xYyvzXsoL+G2CVypp1HH+36tbYZIB3y+FOBYRH/g3SnFzH4I2iA6E
s3CrjfdtoniftbLk4lVhWpys29L7VhoUs7ljvGRCYcHHwL/SFURwabQsJRcjbhbbdwH2mvXNNCtp
YcVCOv+EB+Bub+ApWlmDIySC/NloMZ3GX8kj5uArEzv2l93ikKfp9jlY+Wq5WBV3k9YUoyvv46SF
niB8Q6R/Q6q9+xkXB+PUpUCvFhKZlEonBufyv0zmSRLpJqh2HjORvWoUKaKU4uB/7QPqSi9UMF6L
3/QCzNDJR/sIyR1lMlvqqIfVXPCuqt82N54D8CmZnMRQKwKxXSj3D4IcHE8tQSsc4zc0faYqfQrp
N5zySlzmn+MzXFqR71Lzq3CMdHvsT1B8Dzln7xZbOJ7m7kJPzN7Kh2sNMnesyOZ46Ppt2n56xuba
I8JXSn9tRl+rqgGpP+P938jsk9gu64r97a712p0pG2KomvZZot5WkRrPYyzaUgs2WyLT3HL6AOsT
UoXmfExtz75RZ1arHeduTn2hM4xo+pYnpwpjWbc70I6OfaoxvS6i4MCz1KS5jbEAW1ZG0577OK5F
c3uHrVX+M3L6ejyCLufmdLAgOhHoeLB7elPU7OSxmcBbnX05v4MrNP8kf8Oks72wc3i2pKWgpG5i
QmbrHWbhE2UDfwWv15lCUB99CczF6gIZrT97f2eH3GKxZwSjam6ZoU0A9ag622mNjTMaYfVgvsFa
EOV1otrT9fKaNmagStXDGl/PfXgKu8A4FkXK2FcZ0E8kuCrZ8M28CeZnpqqLIbhC2HJZQqzkIsqf
fSOMkqh7TZC4SDtk8w0t7YUcXGwa845cNjICvwI7HI2FtEk+Jx/pUqSCAOK4hIF9kJBoX7G8SxQt
UyG0zTz77mWCOIzDo1lsUffDVLId0brE4enzaqWBjvzguODNfRE947mOUtLdbvHF+NjmB9NUbf/M
vAQ3UcLG3ItuMZonbv1jfjY1R2YM1I2XsEYs+MZ17r6yTWTDMKxAlnwVnXQQTaW4qGZJ8fHjnFvE
Aekib8UQo4H6aBFN8PnS3UOqlPzUhN7IeGEIuWAJ6Eb2AHvoyEsoLI9gpCe4uyhk0zIQCoHKHKaa
KJlDzn4gi9k8TxierydMYD0kGlh7tjlTeCAdPldPYyff2XbEy70j1i+Wut6syy9GudAgJwiKzIiv
tVUl1iWCOwl/aYxtcnX6hq7zMqPp5LrgT28KDkV39ADIt0+8DMjrGOVdZbVFXNHo3W57G3RabCoW
cc0B/usTEwGWUkQghJEe8jaT3gsl0PluLoxSPI5uM9+8omXnir9pnQo2ATc+Te7pJbGiyWanSKad
tSihIwjvlFufhsjwTIU3cFNaM3UMbgrkwFk9xhv5f1w4q22cfEtDrhb8JJp0a8S0ERgJoaBVYsAG
beeT8ijPP+BiVEhlK0dsH15D+Yor24pdojxQxckKvJTJNr4suBjdzzODHzenInWcq4a1r/89TeRm
GeDlC4JQxEkYJSuMQRhG7dyOJMkm2lJ3Hm6PWZ3Sz+lnhzqtdilyL0bwA5YpFaIHi12wi6VCGEtT
ynTwXBao741RXtIS1K+VLjoFJFaJOQp9oCoWvyEuaVV3vtQKI3gdHAo3CkGBNmopLWrjmBYr5srJ
/a4iRfpRL6WMpXYoDBYj22+CTxt1HlNDdpm22XBRNJzEvMiWAi8gjSTHNo+oR1O7iSiksoKOavVt
EhoNOn/PrfYTZLgAKAILId+6EB7wrGl8bJu6Te6gtDNj+dgKj+blQMoRwu9XlQ+CwJ/hmjQbbHP9
nnXvwkXdWHUGH05rDz2FwtS7XOxKcZf8LbmTMHcwHIv9zRzgY0pyVQsmmLH5YfU6enhJDq4U7sAD
2iq19Hfa4+uZDWz8gxbiuuAbVNdeWiDFQTjwhnvw6N9Bq4Ui4xsQomxdo6vaqtJ0PFT5sHt+8Qo2
Z4xM4KbZd7jVWdh+A01r9d+q3zKTbGos1p+jmzC1KdSXkoPZCucsi8QpDAYfsjzgawUSsEIfFatS
5y9q+wmo5ZogGeN2xG3fK4OwNKz7m/2N2dspuGumiWCRkNAhB+U0ewJS2DMYbzs69PsDdunvdi8l
7/uUrASBH70FosfpTbJe1igie/dedtxvPt2G5YsadYgx7Mi5z8ZgB+axm6HE+cWSwByNYIEXCJ/P
NHR9w/dTNpxk4cc5+yGLRbWSkUe52UwBiAyf8iVpevp7tBV9Ri5wih6E+0w0mUdyZstJxKptfAtI
QgUL8XwaLuFBGr5uUhvFAjVxqbvCQwgwOqFD7/czkYX31kuxPDFJ9p0E6itQUkiRKb7aF36Ct7Es
bapOIeqlWok5oBDl5hqhMeYCbNhRdeot1h9PgxK8tIlfLSWNrIm9/emZJm/GM9g1DtwqNV4CNrml
6pc7YIepym5UVzjH8VL33qTeD2vUszgCjrELRv+qInPOHxOk8IWPFBtJx1btIIvs/N+/JHFOboO1
BxnLU6krcldOlCZAfz3xAZApeg/5c/AuAHKu/zuSCENaFekRUHcDbaaLz3SfZdbujrDBeLVqCpxR
nWYvBPfoP55YwqHE1DAjwsmWwVvpi6D+fGHK2ssyaCD0FxmqXXQqnef06/IRUEKqYPdRWALgIlmb
mEksKYIPbNXxgtKpwW+EcUiLcwHzud/1R74Psci3ihS3prp/Bw16H53i4Slg0WHq4QFKYX8Yp/YQ
4hYz6iq4yolFzP183+kGd0g87CI81ACnO4CeMuNFOWJGSrlYK14qqUHj8yxQbzesIyqL/NxJMhDH
4kUBFetyqnAzm93iyyG/3WpOy+NFoS5ppp+grDrkGJmPmp4sgCxLfXo3uY6uOpxump32tlAxJqKB
aYiKMmeDA0evENSoaNuJjSSmC77bLoMxCHca0NrpD/Boou0ZH49qwXqdmWhI338LLbPDG0isrQvl
73IAPerrSchAJwl5grLIpwci9/RCuZQvBw2UD4IA5weqbnwuQHHltiFFbNRF1vCfb3oeNw79PbNR
vJxBIme+nch2/TFTJrj+guC54NaYtdpp8C8D7yVLbc1s5eWoGWUF9gsZelTMevifurTAJsS868MA
Tm2AH3E0NDw6veQftx5afel/ZRMkmzvUrtoWIz8I9Pzfy39AqGDKWbX6fg6h8qF7AfnpNZhoSnWi
38M+n6snLWqFEbPz5WgfTCYKGOlwruircP9qwNnVF8L0GCjlg4y6B82zD2OBwBghNeMTCOWCpa4n
eqZPhJqtk9AQa6BnX+rNCPi6gMNKuRdmMWmW52ICBmFczLSUmFZph/eZyb7T+xlPw3g9/wj3M/2f
yw/iSN3gCEzxnAVkuJ+C9YwB/kK+VDSnBDMCleA1tPxc4Ra3j8rTI1lfTKVKZ7UW8jbeTfOkhUwc
dz8jPgZ3EtLSzZrM/z0AhW2GM0HXtZZbG1tcF1yey1T+Zdx2ff/AfHqn29NCxMBxezKeaX2kYjdI
6jTuiw9wTKLUdk7p/TAQvR9rRpgyF+WL+pMBnSaA83xPnvdjWMhyYEDq3EFatmHQ9kTnSGWz+Ol0
mFTFZYHI5Qx9tIuJETiRHwQhnkbygtDTXxeHWAlSPON1quQn5jf8r4RfJReU/g1zgLJtmdl3E0Iv
9IPk/PJ8uFOzPej1B5MnG9Az3a3liqiKiseFyXTOhXxiN/HqgBFV9TwfmZhr24c9BqJTJK0c1xSb
rDqwmsjiQKhJubSyBf/aDfoKifFs5Ws26ftsFATXBFuCvsF8sTSDlA7/BdVww+H+FK21J+mA+0GW
rGigE2EbUlfgFBJaPoIb636uRtOy2KcRYHlOz+6ze5UR92LmuvWaLzn8as8cR0f+jFpvBdwtL/o7
a/qoK7+fw2flfykP2QgpzrBhSJaKByRslXVpPP1CimJjAcXLX2wCXAguZaqvemX3a1P2Dbl1JGKX
u98eyLe8C2SzzCXDbGU2JrEGjgbNnJCtXahVQujYDA4uvlUi8+qw23CMeg4ETwgtH88K7Uhavgip
zk2IW3GfBi34MrY13jQpjjMV0oEruthRCvEBef6onw3AERSqmd1xnpfLnAHmkCVgdgCmIk9y+3SI
Q3lnwW0hXWpsZsek1SIEhZBjwPVbwe9S8M2OgVPY9UUQpXN+EQNI9WbtLGPHxOEBTVMWpZKVkigU
JXByqeSHvLRGnNps/Cug2ozso93XUiKd8nBp9DL+HyqOjLQrDLcegYoNaG+Nxm6KL6CGOXAkTwdS
LIg5MSnRYsL9SpCaVEIcr6dad8VD5cd3NS7RFPJCR6YjDD4KPyurXuWA20cEVvMo3IflYUSxT3Km
OCWJAFMaTu86WOXKqE/YGJ5HezoFOCgvUGWv4FEYR9wT3X+sJ44e2WElKwbKW52eQly90kTkqIIp
O5zTULqGVJIVo9i4AG9+gq9SjuV8dfw5tyAFdYUWTOh+RS1SuqgOzTxn5AqWgPQ5yYnMJSo3gLPr
Krdh2HLG6DBySh+271WHxBNjstvmX5KXCxT6lEBTVefgbdQ+MY1oThcIUppZ1uzn99qXcGHnBUWN
EkFh4GeyqArx8NpLivIzBGU3E1GmGr/bBy30myfHr1QBYT3M18jKuLnkLVycyOFLcavAVpVzrO/c
hmQXYRU/27QmkKplbMis3yIE85gYidv66ECrUhNXWb1SXzsqUwBRl5wFvBNXCXleaM9VSVxcqf65
FEgV9pfZ7Fx/AazqyO0Fmc6IBZXJC9jZ/CQtWwJGqzVuWAdWA8FXu9Di4L2cpT49Au9AOakpQdU9
Dtz9M5XSSpdFYHR/yV+YiMEk2/zoX6oVc41macBD6yODl5vJRB9MrhXfyeSyYRJS7AViuYnUp8JP
b9OjcfeqgROgDyPYnZaFPG+ub6KyoOzJYC1sWyqFM/umbf3JFIj80HvBMx+J01bVuYzTPRZIGpf7
hDE1GQR5qb8witq37Wc66WiocMNVq3Aj690aF+Te83UuIHPzyvcZW9jyAW7/c/P+tIkT8x5yY05W
JpJYnL676CiCFWCLif3M3FzIPs8t99KprfMr+a4tGfev1E9dseVE5yIePBXRr8tkCPkL3c7DKOe+
OZ96khjSib2R4ZSIyO37DA2bBtahEPiAwerrBYr9yvOzCLGXbgjXJOi7wi9JQ4X68OvxKS39ngty
OSoS32CaUYUVUha3XH4eVkHby5eR7g9MO7pS/S+HUWAwW4sKU2a4A59sz6euU3ztRVS9JWi+ZTRw
eOn3JlI2VYT52tP7YvE8Qjcp2a79VqvMTbM/YY/1kvlxwg3utEpLR0YUy1uwiyQKEt1pN8pobf4s
ZmNPcvvx4wKxlvC49XnilwF6FdozyFAjDVA0kUMz6WllvV3q5t/hujXfGPrUGz7LivU86SDxPgW5
RznSz9wr3TFI75wja4j8+uTQbf0Nly/zPR3jGSRH2AKkvTFD6am57vwBSRmoJrWehfMIdEryoZI7
X4oqnZba0UDuT+imsqBU6oFLeKNBxLJ+j3s/LeKfRHq2mbH0f5bPlfYfyqIyjey2NxZBiFNjkoz9
VD7wBWV5zt7uDJMODjP7NP+Q7Odknbsdn43QYVoh3NjmlrHl0vMlRejbMu/V2KA0nX7dCWhgd9KI
5hJ52VNWu8L4l1yuRQ8bvbuyEXwYFW+sSQFE5eHna7FOpKPe7lHhqSUl4ZGc9YnL4VBJoY/Ts1lA
cEC8CwwkNKyFX8zqzuHVmdHCXAEkANLC4cgCjLcatEyRZaQet39OGwNZAEsYcLLw0TTosar6pcup
G8pCoyGXyPJu8E/4VE4FtVKEHxUnPekqqfZ4vwfVh9DBvOqum3xzQMBaC/VgbxpXuWxHnpxiANoL
+qsW/rOJlaTo/fidyZBVbHvuMGyNuqkrPKEgQuWwuO79/vWUxfUwjw6ums4MGuYSZ8QYSzECJRMw
w04NHHeH5R9LKfI3rDOZ0PUECpWINjy8J9p8PSkxQ98sEEAIfhQUFg+QMvg1eFR+CaQ1V2u4aTzK
FbkZRzqyDNZ9FNp8GiSOu5hnXjB4MuUEr3PYWFDVdla2SadXeyFvYLhtWeeWpu9V5c0ylalv8a0G
5CcI5MzTaGa4V0UAiOMv9bqoSei/IeuGjx7XA0/gKhxuW7J1UMkrCzDXiuX0Y3vCa1/3OhlaZ666
TsaLY801e/UkiBto6n7IPBm5SJSpZprlfdHXDrUN+bOqdHTqcz6918rZQ33OWIZUdlfTKL+PPgtr
iyttc7rZq8bkBOPKRAzllZToEbuk72DOS6z4BZgb7cdnKLiYpsiQ3hjEF6+QKwRiQBBGiCn/RbPf
fc4I031ogGbc05fe6eC5L9SNokTtTfPYM+Uwk6kkQ6R2WCQ46K4/3aH7iDQRnz5maHTaZc6zhmIJ
S8vCENxAJCo3GBPzdTjvnSj98nUtMXnAKdSUtnqIPl1gp3OAhSBl+ZC0SLrNrTbflGHC4DwvlRa2
pj2XfgaFt/MwIWueG3PjjVL+uVmU6v1PkYk+nHd7GbEx88K1PP5zArc4ERyNogcXVC0MiV7NNlMP
L/Gxtmov0MLwatzPnfNXRrE0V/aK+m/oO6afko9Fe3g44Dj6ujAEmu/J+PtoV20WSwdR6BMX3pd4
9PYVjB6TNk+GKzCuIrcl3uD1KE4flP+eUhOVHPcxv80bAHdPm/s5jh0ync3NXz7mjrIJHrQycECX
o+J1TdJeqxweoBx0mVDC7Je8Ydn1DKrAirStywL77n5bc9IOtmAp8tv0STiTg5FK905Fr+qCVJdN
bkpOuwhcp5PClgxn597w06bauQ1/HoDpGNAe7SyDXPG/HGljHVLLi8u64jS6QETOygB2On2wKpTm
T64G+UXEv9j9E0m2ZOu2csNuB/8F+dE49hyq8Tz6DKQQI5Pg3VOVBRQkryHZ/3EwxC7/D/eNhVCE
LiEepIeCn6BF8DGW+EOLcGZAXwzrSwkJbWHWUq6Dq5v9R6soB+1taVuHFtbx6PKWH/aqj9y7pi81
ltwCtMHEieY3br7ROBzuowKs7hY58eM9dYIqxj0QAMiqQ8Y4bA6Pl96MeJIvMCta/OTqHgKBRgMN
pF7v7B3oUR3vhTiCTC1b8NIRfOhxxs0KP9+Reo4l/oQAP+qRQQsQOuZie6QSMrdlNHBtZeGwbkHQ
dFiIIvOhGZPKejSFhujPj4RoCdc8/x/dfH+xJmUYMspqI3kcrqz7AnCF9Kn+/f9zhk5AGtxqmms9
GqaU+/njzPt9AZ0TrUsAy8p4DH7EpzdwzlDJB8BjOwszMH8q94pfB1jARBbxKkafrrOl9gKi2R3K
4gJKydDjS/uOTRuTPuo9R2mh9GM4SiHvzegDBrlRYZLJgMAMmg4RrNnW1BcHA9OQf5oEKZSBQCiY
Zzcz5Pp+RTRMVccNEF2LYLtrgyV4Eh+7IEeqMIzZoSfbx2331JxMsVwgMfvYa6AxsbScLgJwRS/J
sGdutwD6jLM1Q2SGqXtshHrq+mRJb8GgREwWZd/npaF5fWitojDPslOWKhslttHrrB2JaKPMMgFU
gd79u/kdd2TUuXkANEElUfXHWr59aUoOGwZsbggygVvJoF6jemUdR9x0JlMwt00AAKQ5tjpvYNyq
cqa68kfyW9ICHDgeiBrI5NrMNGDmmqaujwDGblZ3rU/8BJ0VoRiXnmWR7W+36IGUPRtCIvSNYFYM
6nfU4ZqejdVDrSjBLFdW6Vc/5npX9CfBO/5Rx9Q/HYxhhybr4a5Fk7mNA9/vVqbhAkW76sSoziM3
DFi87gfIAigMjswHUsCJfl0nlwZNx5wMyxBnyzrv2rr83L1RLpL1w6o+bonSGss9/V0SpQ/Nufpq
TF2g7ED0JKXeGYwfrnI8ifc/fhATMY3BfhOj7zPPZMGbt5NyTZmSPSenLDf7sltw0YEocxVZResB
+YrQzJWK964ElGXMfips2LRJlLa9E3g8QE5RaqjXeB+GrKVtRi0+p5l7qDhpaehIK113vWu4iL0x
tvRQ6A/JQnjXNNFw59A0uLAEcUDWFFcUMrelM/I0jvYZGdnxFOM4hzZ7PXLLqPBtyGOoEDJQ3y/e
FOZM29h1xKYOzpcmDqUb3tD0yGyRzXIX6YY1/wapGCb7U7bhZ2mfAsJ5MFPt18MtuZjCKnUo7T2m
eSg5hXDCowfpMSqsUNBpAw1b1+i05mQM8gs5xGdJK/nnFmPzVmgNuEFQ7JhvdlHrPjZlGOye6wOc
G94GWi3dJpWnHMdcosWJeMee0OQYQ+2JMvsIrgj/JqgnJpDECZYw3YEk8rCTOpOrxnqAFcD+62Wl
aUVasjdJWUtI0FeHBh/ZoBHkdJGk5mPtiLeDRVqctmKlwpFuGRSKY7TFNVq34lxbBHiZvoJrFttg
Tj3oNDdrU1KG/tFBv/UengEQKBtoety/QIkgamERdxAkY2xt8c1lomZaGwOA4O4pBsNFRRspn4I7
DGcirs9e77ok63ZFCbhJWVp0iJCLgCnyMjrxs6djftH0P+cbc4BmoUXrENmByMbdg8ez4434TrqX
FR+r0FkIk55d/9jg6jg/pH9vpkT0rGV2rqFjg2lno9mVZjl2o6mF+Me+8uevkP3ySaFc5Z5EXkYp
CQjcBn+z4LZYakXaPwP/ML7hlRTtA3nk3XO3cTE1l72AXwpLEF2brebQeE+kbudydGZNXJNGNlxU
mnOtquXMebjGwbT8zmkqzRtWk7YDFJ2dJAa6TjrSn6H9P+xZIwAdBCwyID+sX5lMA3vR4BY4ZSCe
qwyO1KCPAprDtgJQYOBTl/4qoIRkBnDPRZSsTGY2aqmgcSshVVrmaRbrD7/xkHwHB3F2Z+pe/cxL
L6pTpKD3CKjIPx3T9OyfLOBk4gTfh+UopxWiQ37Wpf2E+bQn9sn31ogOdVrBr06O7kFWHR30w51F
LA1M7bRSy3r233U1nlpXGawzrSZT3mF9AjMadf5Iz3+H1k+he6TC4ZDTJtV7l2jbwDoyZm2BRUFT
C4DUhDpLnbgNqpKeYCgeDV0aqsn6eM1t+JD3vqUkNrtTYx1kZvhH0KJrsEKrtcuhqXP8+HuQ+Aia
lIpIX6xIwPdu97+uZ01pRX2nKyO43Ik8GG78NBW48nUcp33e9q5V+fZ+8nMJNw4aHqFZ90G3qh52
Q168sBtmJc8DixXWJuLmMz9IWcHhaWnADGO70eX5uT1TJHPFGuAF/MN8Xag/YvkUhGDGpDW4Yewt
c4GQ6+KbiNtBquofkoC1IDxzwn3wGjljfS8/dKWvjW1thFgkrUXy79qFcnHPQ/1j5vUBREDeo95E
TPpGjHaHp7eCMMR1nIG2g2dIhmyEuYSbtlCyG9BSi/uGBkKDwszDDqP6FGBGwi12oCrOzVBDkVG4
h7H0BbdCpneMgUCyvItlnjEn4VEd2foTfLv/p1H+jxAMifMe/ARz6DcvIWpjyPo/9yVvrrQGPkls
+hxtdPMU7VYpR79b8WPf5YDukt+CL3fhs5LtU8bCBKf7gaFv8ptPHinlSN807/ZlkzTrlzQqZueX
nTGc8A3aLhNdtuVlgXjVUcn770/Dmyt/c1AFsJhsTcFGSz/aoFhXBCTQ/r3fm4itkOXF+4gzbkgn
evEqe5X2qq9GQlnw4K9DujkZHNirzS9bvuZX9gNWdQPGfxMT55YiYsrZ6541ELXjEViQedvB1NNU
w3yp/5Yi7aZlIrkhAZu/x8GMPY+Rekis6BIm8ISDwWAYY+QYDAL81w5M4gIv5Zo9ZcKg5TbYg97H
XC4TbtJpy/SHVDcJ1SW8mWOx27s8aMuDYc3W7y+D/Gre7DIFhDZ3QAVAQk3I6HjQ6TYb8XL+GxCj
RNdYz/w9lKBW2QKBTNEN5R7nMO2OQ+iauQFbzz4GK6IJtkj2fYsPBAsN2pJnD9sL81ZcOWTX/CoV
Nx67vV2Jh2LEZE4cRePxDRBzgCaKa/HwpczGJk+HF/8iJIEg7RrostfOSIRrGlKqy9nnwValCeWx
h0iniF2hRlO3bP12YGH/96Xk+yuUimuhPCrN6IMCjI9lAhwH5FhINspsrfbybqCB3Cxt6e+bDWwQ
Twr51YtgXPD/+cE86byVNsX3VeiXiuO/l8zRoDpqFAnj0VEvOd10LDARfXSzMZimDN7nec5jIhAV
PkwaKQFSi/J1/OUyUL3/Gl2HtNVD7WP9aI6c9NjLFml+dgA0RAzg5MNL0+FQVjF2g/icq4zHTZEx
AK+gqRAv+bnVJwM791g6JjxmLiDUY+s4omXjHKJkxv3No6oT3zScL7lYdNrxD9PqBh2O7zwmZUi1
ekBhcer2i9QeOqbbsxc8URhvE8mda0uCUiVxrPISW1ygsMptxGiC0qqVz5azgOGV8MYtokL62yMT
0IgJq4IeNnk/rUK4FfaxrmxrVDphss50VvOQuXLUDkEbHeKdXSYyZsAZxBRK8oPwIt1g0vDe5HAG
SOHicX+XYyOI4CSmQjvPTK9Pn9/wahADvx5l4v00M6hRVcx1hFg93luGN6+v7W7BFdhfc/y9JaDw
eCDM4HNIgeCjhXZEjm/Kv+1KUczpee6iN8E9s1jd4yw0BfIjOnk6BAT/LyY3pHwgPIlzfLR5oOCR
VvZTOjddMEgl3QWbr9trVc37tJGcTJvBJOsDSvJ684/LrvN+h8Tw37jc6ME8ilZVM1iOmQ6TUerP
SnRLmng9iMrIuuQfXo6CHzaGOt4Eu4St6Z/nYshsMezjbikTpN+WguY12mfc3MI6IbX5cuqLlUcf
Z2BZJAXrxGcqL1SusA1mK611JbGy0OJOHBaVMDwpFg63HAOvbYcro6OnZrOvlL0k46bSB1o0zl92
WY39labIi0bXUAfwLXLTrmIKCGRahMdfKbGT++nIW5JYHcINunbqkbfLJVMj1syDn0qFRHu8FUZq
qqGqZRW1Lg2xGqt5rJNY3K8MCvtuR1gBBbMq3xdYvb8rx3RZjHkBJixcnP5HvbUn0gECVcjrcVjp
c3tmlPZ55gJ/IlxcudyrJY6fFIeggFUNyLHBYWfdlpJXPBVDESU7dikuE2I4frictcnYrQYry34L
cBnGsKUaQ2roE4h9E335QOdpNhyp2HaHGkBpsnTLw1yFs4dFG00Ge+QvjMzj+wCmMXcpD5LHldU9
T6QNbEE6MtUoq7bviN+06TYBFOTkWcIa3aLcwZISdVcLtf8BvwhY8tnGXZpdCKZkP6zPUCbWSDWG
Sr5jTN/OVAh7Xj76GwGMfYtfYOYCJ6fpsuxnzCo79Bb5k9r4NdAorcvyaFo827g/NQigBvEaHbU9
2ds/yaLTiBGS3H+33XR3gb0uExXmwvV+JaVxIics2Bht8i8mOe/yxsQWNYZlhnng1T5UlGPv985n
rZhs2xKkfoFlW77volBuAkGAVdBIh6aKRSoe8NLdmd+QgX5aS9XZ30f0C8zuLjLJGONRN8iySiBX
tYQg2Wpdkp4bkIQlWiHWLVFLhhXRebVE+rY2bWahgCbb24J1UwtKKBIXvjosC2LWBqRsT1nRWfRw
r12la7WKiwQgI++bbsDQxTefGxRLum9mqAxMskXXpqtB0S71n6OGvV/a+eXMpFDpPEjrDaG+t61y
XN810leFTOwl3gH+p3d6TDr4Ix/KCR3jhOcPP7diyGCWKd0lruUtUI5GibnYAy+KEKIUMXyWba4p
JOXMNDCrZXwEOEVGJi7PMvi2S57azTuBrH1TM/pyT43FQkk5xgH2glTYW6Mn0f9bAwj+gXSsFT0f
BwJWkhqXFH1ZC59Bnitc4+MFZEHzoQQKDAmRXevf8tGoDdgpxARz2icITjv93Sig+JkuOQIMeifO
wnq2VL0VF7t859SdyXJglrmVIoiGOZSjyFSJ6JAWrDAKQm3YUWaAEHkVgCHK2rL+Txj8jG0CXyIt
lgXIFKr7T7QHkpciZRjdzy9q0vUn1nM1rpFv9dR5ZSObforfF8+SOI1Es0mcwKg5Ndz2op45HY+Z
7Xlcd1d7ZXETQMvZn8R9uk2nid27Q3cisNLMrE66EFDpkf/9b+/FLvcn0LdEPxwvt9faAP3Pp8O4
OoaR6gpdhjZ/JnU1hbAV8pS5x9pFgSj5h26F8/D+ba/TUWFi6dNDprbnv2M5bmw22o5oyLO2oZ5Q
l7QcqD5KqFEre84/tVzlfGvJniJYaZXY2PTQrUiQ8YJ40gm7RBwZHRAt8ScUQbKlI3hqexGphpkp
JrahmBnp+S0o0W+uG4cG6GZ5TTVkrnqRFk08gxtGbormL7LwmfybnoUP1Msza7+vXWL5Zs22rbwt
JLlouK1TBtV3Gt2GqwzqCqN5IoIp5yjGC56WobIi1lUsPjA5xktzMAqE+YE3rj6C3SJD0IMDgh6U
Z+Yc13jnGEua7/1MMODqOj2NwcG4X+UcB18P07yNlSipBOe+iEiIpohbPTkVToRmeOuKN+BIPNSp
CJj6FDItObCYlFVknBaCJmvPXfHrh4O7MWo5rmvsvm2JVAWoQ6Goo+ACnVfgOI1rlvjnn+r1ZPCD
eklv1heQ93IAKS6JQi3okR+wsw1mnxmnO275A2FE+6QmBrZ9yhNsCIPWd9bwB7iC/FQvyNtLgyi6
rDmAJg2oeO13/mUgU+UzGjQRd25W5e0uf+groba9IPXCdppC556AHsVkF+W5f746K4mQgbEu8xMj
lTuu2oHuvubQSnG8SyxZrQV76WG6TOAwQ1kKUolWsHsBAhzQHUjSlJt2pL9e5bnsDpoeDn+yK/il
moBkD2N800M/9oXCXc+ns4/F9JsGToA8gjLshGxtAK5+wKyeUvUx7NqtP7jjZgnkENgXXjQoI9rz
8qk/8X7pJiUtKJEb1Z69hRHXsgHoqV0jpbD4ejfK9YGERdH0+qYUFKeqNbMP1Ri17S4CoAoRabM8
qeeGMurAr3xKUMQMVERKbFAeYudFkVFHLrQu+pu1dtYmcXRg/csgp8BMJV8obpxrnOViTfiunprc
U1dqC/3KioXxjg2itDhqLv7SmctooWpHNbTKZmykoVMnMHiFMs+6pxXgigKSNfoTvqVR3aC7D6kZ
VOt7YsR7STTYv3seCL+b+fKnQwxMt31LtiAbT3PHliY9AvAEhSHfgTdU5DfTfvTo72eEDZoCp5Fb
0ZBVxPHaPfwZDsa2gSnPkP8Bz38g95PdZMuGRVInvFSh5RxzKF3QWnZYQlZYF+zPu2yzMAhPmeYQ
vXOumeZSciZvWw+W9vdkKFmwFvyO5R8IdnFyHVBD3aYSidyiALRc/aRxWNjMEGeZt1WCC63kChYk
gbcdgvJfCowW9W09a2SjGHja8QkWV/TIrCvndBcigIAo9Qd7co1zGCV44FAVxTHPn31Sgj3mXgN9
soH4Jz3yiwLDsMUO6X6YwMTwa9rQQUapWr4j6feqjaY3TtvQDMyJ4ojXKeR2NkgBrtRatEMPEAw6
Q8CUNmFczt2u2rsjXi/QFGesUGiWIbLl7vmw2mH06RRS/832i/YFpBcrvxod7lZNjgS1esLKYNVu
8RBUihosBci8nc+8ycd/dl45VAFoxYTFNXnrcugl8rrQlZWNKd4rMZhLfEADDjmzXbOntXUsNYAF
hZEdnwqbqlSHoSHbyIhwmIXRaEvAIFOfo8jmyqNbuWtQ2LM4+V1/VFX7tduPX5ILrv7y7Y/nBO/6
sNZgMBTSzinT+Usw/ginLL4VEMw0fd9HmGpxvCTtoBMHTxNNaassgaeCpwQ9icoytGIg5l/2Ltgj
89H0LAayT2JwWxL5pAFjSkdrenYqa0eKf/ObXIv9fGGVXhFCsuicoz7ZdSspJatMm04onV8plcRA
L9zHNF8B1X3ISwEN8t8njhwC/JD2o8sgU6wlTVPZq7h10obOyp06Y7S4FiPO1twu97+ehwq3eEpr
Q/HY1Qlf5prIKB2NsI702IXnk9QdKddotsX1NbOCUEfhgYVXAw9LST2CRxETLX1kpTKdoANop+pC
j1B56QZ2cLLhOrJs33EIYOg8TmuIrTtnlJ6Xmx3Zvdz3g2jMENy/tHkGgVbpqzFtHxBFPUs+7zS9
zyI/iC96bg9FYzYXODoEcIp4juV4H5rdFKVOgHPOBJL5Cv2Dr2WAWudLVXlbitAlYQ8iTKmAmNHt
MC64ZsF/mhcA4vN7QFCwlrtZ0E9ZpTAusB1g3PVAN+RQ6q637NXywbVYaemd4hH5QmWxi2chFYvK
Fe1ALe94nhVNyu1Ainj+WOH0Df9W2UUgob6t2lTkisUEXiLwZRDMMj0Hw9iNLbNa5Ue+kDm8NjnU
HeIrWWQNW0StXrj5pEgIYK7cLTO1LLqPx2OWsvjVmncruATZ6tLwL40B36QWBefN4IyOXTegKHWm
0Rf8jzg5HvHbrz3hUfZgjr7rrUSMqvRJlT7r5EOESmJ0tZ4YFoSr//zJAO4aB5slX9Pyjbfb1WFW
rq/WLUDvYdiH6jhs0rKPCpCvjF59EUyYe24q7AYnpv/qQ4nRN8XX3sMb1MNnMo0YrTtZaeawDZzs
M7PMCar1a1wFU7liWqPpBGcP0lROqG39naIBWKAhTodEAAL0CTv2037g2q73711QbX/yuXaL9/P9
+VCESv1ARZxH0x5TGB6EEAg5WW9oq0u/KOT8uPsF/pekJAN+e4btbJth8IPphkq548rPuMisS828
TB32Mm4/zXc+Gewav8wTtubZJv53ojlg7SJHTFU9Qc16Fg4wQ/qY2qusThRtKFA9hELrEapDmCwR
yi//VuCpH82V5ueuiQBIoEJeHkFtiy5rkGoEX0fCXwKE8TykRznI4ljloj2VvY2M+af8va6zUooN
DizZsQtyatB/Zc4OenCeabv54qwfdwLK03Z2sdlTHwwoITbM8k6rM9I34kzJSzMr2eVCzylEuSki
lZpBaOj6ZSjqInIRz0RGOJyxP4E6yqdQDeiSKTNXzyJzDesh7J4LcAxvE0RZ3/5J4LYbNzNA5gTK
zGyDXTA9i/Hc+mdziN9Nlop3B2vN9u2RGUEaWRCOpNFJBRLxHoy2e1azGbr1UcMh4CCalAYRXoVE
ijiVkqV1120NAEmEbOTZvEC+2I898LBPpE2ERECL9b5/yV14oalpVY3446U2/X/5Iu26BemWIXfj
zI7xrLddW715+Ws2IlF7z3o7mmOn9pgD3UjVIs+MUTzVJTW4nJhtHNtHKQSdD4lQdMPyxRoamHPn
OySd3t9mRvC/veV7m3kpx8KMLcrFGIO4wqiVc/g6C8sp0lzLNS2U52lOMECD2qbLP9k40uYYGRPR
nodASV8/+Y8rJpVuZvq0aSBKp3tvk17viCr4yPiIO9O7Esvu/6ExScGG1rh/D4n15aM0p9TPvcg1
LN1UP+nJJBSyCHpebEabQdnzP7guhJYWHKH+khh/ZEXfIsfrcvbuj9zDd/8vU8ylRoFZO+C1TTvO
n7LX/R5N7y021dNhDYQxEaN7xVSE1s/5xCYqVasEVlxnb1X/iUww0ijtdTebS6cNeP2jKsQvy2sY
nTlxACSHyQXyRuXX5g7pFj1nlm9nrFMuSAsam6FvoNpTsNf1Mom7ZRU87GPLqHFMyLaGnMvNd/HL
FUaIeYD9rlnyhpqhBIWAwbb0bg+GVll31h2C00erBGbiqoFNYkWw4PdACuDbbYlEiXpaP7w3uwfu
M+gzoGis+HbOA7WPaw7doc1LgiZYFw12f9V0xc+4T0j4VZEZQELGSO3Pbc472k57jsSOqwVyAu1+
we1pScznZvQb6CaYGDRbsaKduV1aEe9tBhw88nQwt84DTJL6F1K1iXnQylX5Q0MdT40qDrVUs+rA
HOKkmY+M7TMGsu9LPJoBadoSFcTwundG9yhzoIi8SpzZOQlIoZl6Jg4bIGZIQLCPR6MJwSOLMDZW
l9/VMvHG1U0MEEtC+MXsvy7BmfggMITVzkewXROyXkOM5TaVaRaVl0yIv8Jv/gzkF0s7NaJQgknZ
zrckvDNJRJ40qxepa4PcwYaBonjMZ5HAfkqW8zv/+F5eaLQYlWNiV8Vry+p588MAVdRO2YI+ba+H
PN4tPMRxVsJBwTPJCr/m+EBBDNC5NzVuGb9LRYTLPHDJVh/A9bt77QyB8/aS0FUxuNKXieYi9+GO
rMUjtXH238P2RshziSLOlhZmGcSOQ/CKqURtfCdIju6oDABniD6qrvddcjQYt5qAhbY+Xeu80ZsW
TPFR0SKSxBjoP/PofN+Umgsz/n1qCkkZ1A1D565eaXM+b5RUlevuBEXnYRdF3QFL0PqIwtcooOcA
mUnu8x9pWoddYV5M6AfDOTzG6He+vQwePi1EnMrj97IFLJngn+AycpngSMnWlCNtaiw0cO6x9Ulr
/aY1ELwnv2uV+Kw5yq0+WlT3zXzwe67KwJm2q0MPDP0CmSL/4yUhwQl6vlNSqUQXt+xOLiMCliBj
rbtouS4YCOt3WqQhZNeIwgVoYF5YjEAR/NtPlnq7m/t6MGpBAdqq/P1iwQb8bOCkvv4MlampIaP0
q5MUxalg6NekF5wnbeNcEQmDT2aq73MmUCCP4T3dNWsrI9INtupa0zGFnT2+82cOEUNymnCZhYwQ
9KthB0blbTJvBw4ZunP3s+hjI+mXWNIIt4SA9StYTOSMOUM0/4l2vTF0YvsiJjJNsG6ZY4Tu+wRZ
1S2QpqHrlfUrse3ghb+vxN+R651L649HanIhUFyT4zdTd5v8bipiHS4zvPTvhxz4b5n9+6tkyPOh
ioiJjbBIGeCsQqNG51xkWTCgH2V8Me7QiA/4Kdo8sP5pXSKrUz/7xnciQlawOftnDKoFv0Xfstns
2XCkg+ZLz8YZzEp2DkSVXZnev3M1vg8JbW7zReIr31Jvv3O5bB+Ale7lOXC1Z3UzlVrnr7tb5OeB
eOC6HFVpnWmHB5TOgtFrlOjSkDg0eBiZ5dXxLjbpIoP/d3iVA31Rq4inQd0J7uBqt74A9RC2Jx4I
6js6VAz9oLk+FxcjKy1mIbRQ4bfIPUJXMpVrVgWHrU2xxN2EaeO9HNRKiXTqE8SNMSGcx5ImxRgl
RHxA0UkI32dvv5zOS7gD2GTRdBR8xI6SA887lzGKE9AAooEWeDpLPhztpoqXvqJaZf70vd9ytbmF
/wfHRsB21dxg3s3OSULXL4ti1bjEyvjEKikytJZLeRgwdG1jfRG0McMS4AbxB8t6++0tehDI4rzO
sUGcxcPB422pRqhKpXAsGygoPjmo+4OfY2CTagL2oge2h8bQZ5mK66rTbAPr1D2SJue2UM385sLz
+r7bUCS4lFtQRhETzSKXpOMlqGZvn3HORZh5I2WXsIDviEVoHSMi8/QngZiYRki9cHNs8tSqFOXD
xuwzQ9yGyP5rM9aoIxZ9Le1QaDi3EPZNi2MOGyiIt8SRKkwZ8m+yPEsGlMo3QO0Y87M7sSIV2Zvb
CLjPfv+cFmzUOBvwWisV+lcA/hq7ta7axCcJl/NTAnk4DSA+B/CBI/bVnU/W/ff4l9LuEctm8Do6
Mfx/qsqlo8prXEwhC8cfRsMETLFLYFK45cr8Kd4jzirjJo94jLcXKnxIj0Kz1cl5f+Lrh8+04iGU
ihCO0FxfGEaNQJgBczj/bw4NG/iz7YzYYFzvuCWsCafD9zW7naIueqK7hvXf9OzIT+dSJLF2hOJf
Xcozbl1IuKyny2GivCIvp9WAE3A2RmN+vWQdo1qAddMbGic6laDP1eJGXb/Acnr50WgM2A5OGILN
80ARFKGzeBOh/sNPab+S+wldqZjL9xuPiWjkffMXejr2mQky4Qi1mHX/MK9Xgw8QDq454kiz7EmC
OSJ3CIRTt3Fv6837eLfmpVoNJxL5aJtIBjwux4TiuvBur9WdB0xKLNAuXHe2lVmyAETu+DUB78CZ
i1dOhe/6JeK9POT10OYWdWjany7TKx5U9syZdm33o0M3BsEPb/QAlJB7TgLplDO/auYTDKJMV6TU
oOqTfoS/7rz/NrA4F4jgK6Sy+oCBafhOqouFkIgl6G8EM0FDtJeZOfHbItk4TQ665C5556KEUSAi
icwIF+FFX1Gu1/7xqTw/Pe57Yvhy8U6sfNDuTuum5ppVLXxGc9LRi9eXh63iNDp4AkRvHrQyTinD
Dq2IosZCONRbuUEiHRIHbzoLXDrO4M2eG33klgpQRo8ab9poiLgVLEIqqct6/kbj+1vlTYXgsf6j
pYu//uVzGHMC51yJOZmCCl7o1oNe8h9Z07kSOfM0S4Zr9WDfk8DDnkazcK7UQoQFUpBejC9Xs1UM
jpEvNwjKK2kUlpA7of1cJNZqCDs2OKtqpF1wQMdxHHPwK+26HkZUbmhI2WivZjgTFxBe9Bw9Qpuw
mUJOS1+GBEIa/wQp7zYKzNsqOROZ2ve2d7UA3FW9Q+FwKKdmlmHlimt6HmblcZrlMolQmPhrehqM
HUlLtBoJVaybmAzS6oVgVQ9B+I5OEO4ND5QpKbiNk8gttU8ye67ylduwEMCPwyBrPgkMQYKQqwBe
gbSxwYdgmKCIIGYknaQLbP6fLED7rhNCyzOy6sWup4GaHAbfgHGvtMp2fuRIhGZjbVksKM74F1JZ
5g7C3RRYqyq6AZK4RK3f3ZxOsSW94cpQT0IBa+cRrj1zD+j79iX2yQ+KA/IyDFUsl2MIkYGHWk57
k28E8hRdcLhxCrUQQz3kYIYYIMN1DVjIMejHospQDjKBG8bW1aDoOXrlClZD/pjYSkT6UL2zW+Q/
5yGVFToZldEbBLgwxo9Q1/NAIEjnVCFO+vfnv4B+QNVAisiPgJ3iW5vzGSv6yrAzDte3Z/aombuR
RaKFaDWgzHlbmvhHikfe3H4xj+pWP0uCOL/MXkk8givgf/SkUsrhghmllNtho9g+RmF+/cZjzY20
uEtB2l61bbmvHDzXn3PyqbnWeAhNRyr7VTVvcvUts05KOeZAgLqD70jLe3UfDCgENWd9gLF17uUk
YCchCqgxkRZCvxiabKGGn7Gqqf1ZNtAzqwWi6VYUrDOf7xVwHXazq+5hMBOPY25xYuTehYX0jR+s
VdfEf8vIn4OWhmZDbbe/HG6BliGD8j0CM11Mjc9Lq3Po0gzaZbSOuBgY5HJs6bVTFafIiQ+mOjiG
3x06YSGLmaEXREYaaYL/NGS6Zfwh1xraf1/gZrLqZFt8rI/cXsRmHBhsDTQC64W3my5E5FAPTphx
Vz95W/LtigtiO0LIpK+tBokqPL7ZD/fXgr7VtTptPTP2f+QaQcuG9Fqu1sso+uPUAF5JcOnkPJLa
ICdLisXwQvT0EWXOhjGU6d87U7fAYs9g7qO7ZhRbYUrZCsHWfj43jbbDu8jEXtYd3Y8+LmK9iRhC
1xJKjse1BxPlGUGwx16oAGPkTTL0zF9M2ukGMFNgDNYnaf7vm0mfbTdrFzYjACW3r2WdzELn7FAZ
DFSeh1hcrCtXFRy7Bb+xthQ5ttutnN543Tq7t9iJlRG9HzjWX/Z66KA9DYJ0qrW4jkR1+28IbUGc
dW0qEcfNmBwe40Fj3r+gDwMTmbxOMY6fjxu08t35jxI92hSIaiL5hV9Xo11aZpd8kauY7wLmF78O
BqYQUi0qBZfCA/t4E21vPXe6loFe207Ks8A3YLwZjPLnUa+MFzP8p/5kaxib3o1T6byFS/9PnXKB
cgvyzSOPnZqkKbmFCbHB7o7ns3QqkgpvRGEgjdrbjs/SOdniGHSIMvAbS6i9LltCXsrQWfWtaXMi
LlBAf7itPK0MKjAp/YPUNzhVVNqPUKnnyNvgi5dMcj+kS7uBjr+QAegB78e79IxumIgYrBMZw6/f
Sa/4YeE+gY/UbW16zy3d4u+clLJ1rrol9QFMYiSXnj0ZzT1PVGgzu6gtD2MCSZlYb97HKHS4eGkk
OpkHUzOUvo2S3DjQJr0NZMWHhMf229DWPCYkZSY3dhsHKExBTQXTFIEAAYW8AvU2HY2zzKDjP/8l
jAR7BksZl199oswGkwcTO96jEWKgiP4Cxsz2VQRyO+9bNb/j9X7J+gHqMqr/Dux7bQlzOJkNhxbB
NCIgeIdiJ+QyyEyy9dx/0oIYXIUf7C8DmrU+aiq5ljWxxSOJkCOnDh7nIKN9/Zc1K2Yi/Y3LQmJi
n09ds2pCGKkvcosN3/GvLa/lkpGJKTX9VTlVNZcrbdmVgVRTfjmbrZJ4epI97aHOH3oLKgeAnvJg
T6qs0YOs0C/qqsiNKX6WLz4sDDfqMRECkBLEYJ8b+nL4ybCrLF6HYUNyoKUiEQ1ry4eSCQT98l3M
N494UNA0VS2jnU7cBCunEgikneiEyaGdteaXDZD2v+nG5KCGapDHMhiA7UAMzNKfiDZj2jh8vnMK
kArXtfTfHOo63Iljl0sudMEn8GSWZ2xtXiMlT2rXdqnwyBbD6VzlHkoy+nT/brdScc6g/g6FmtoH
9M/kaxuLFeyAll9/wAjEK/ZC5sFHbCcsRcmNn5ls1bfuIWaOVHcST335V3flkEuJs02zU+3wp4tT
CJRreWb7yubvG7wPXv7TjOCW1DNPtUsHHWDlfQ2s5+8Q/OCG6ZK4XmrgzDg/766jWTrzPpHesBvk
jFt8b6m1qkvajmD4pUTz1RH9tq82LjNsvetIE3/tJmuv1MZb9fcnPTZe+NXgoywhxQZey/zwMi+g
x+MvARL7OeOYnudzUfe/Qot60PcQuuPzJ4GYHnlmJUlgWlkDbsKURvq7tvJX2WGa0equHPi/X0aS
gbnEE3W9XwmsTauooN2FHOmd0CGcZbtuwaBPY4nCxbow8BO1p7ouqBP+V0CInjhxOe0DO5Hc2oLv
w90NJPztVdONXjdSLj33UCuLMlLru2wf74b71h3eJHL3kFW836vvcTlg7619EuwjmycEi9rPzUWn
NWK8f7HcEK/uL9YmBX7liBKnn4l2diiaWp931UIrbO0tijq66D2yF1YsR5XTzrV9JH36jTWU+tvX
AW5YUPnIdE7/MzQoTSEzw0KxA6GlyD7SUbd7is/X5NsNZrDF2YYsvKaPC71cPquvE5PZvpCEy38P
I2JRG8sQ/Oj47oHNL8+AbXtil0DzFNchvRBVb0+JM1i9e4qugKlDian2EyOJoe0mFMM+Fu/q/X97
GbbUucxJPuBhb/0So/5bnUTIN294NGXiOOHeIzln+yfhRMI5cFOJKGmEU70B46y4EH/M8/JK6aaD
jZTfJOesiPQNiQR0SdC6heOFm1iaktf3hR/qjPsqZgc8HZFikODIbxLjXGJX27x79AkuCdNqU/+i
ucPzgrTZXBKEjq/KyZZYy7VLFupXIRjxAzBRBbe6Q+7JzEZB5vPJKTNk7j/jNdb3SnyBPx6UxyLu
Nlnl4IIvArieSZuqTfGv1VI5E3eUZVhFGmpk0u/YkQye/0iaVCpD1DDzgveuRYkcdWeHxfzNsv9+
DnufMTx+YG39qkKcGoMj44027SyDMMNKnUPX8CDGa5SQJ66dkENAuRVmVxMxKV77ay5kLbyKn+KP
raH7ZsJ1fJKJv4og3b6TNDr9mZMZwbnQGTr+cxMTWJDEjHk2tLbhJtMvGiBO19kBG6S+PLaIqXtr
zr5276MZghv43jV8MH9t4oD657HfCC0y/JH/OIeF6v4ftvQ5sDKyK2FTwddnkefJvddYabmXPJ/2
FLfopVyT79ocKg8f3F/udUI4PCjMpHMYVsou/J4W6NWDRhqryqCs/F68hGbWY9m65Na9m/a4a7/z
lZro7BoB2RGh8FG7Th7nQNg5NG7c/4vxCXZwCuNnonlAclvJBqLM8V2+iWHIPdNfvkslT7wXV8UT
o9Qn+KpSVtfpuRNdSNxkxE8dVQdZzhFsu4ca5+S/1RsXWDPw2qpcydPZP8n0PwKhncsooe5+jNII
DB0My+Wc9/Y+kQwX37+zhPi7rlISxui+Efzlu5fsOfvxotiEz9eK6eh2UFD7DmvmwYfnqdRGGtTO
WXee2ySaQltP2PFyOJy7T0L+UU0eK+2cdxBvjqjAziBXHmBiDl/wHBOstajEdl20mYMvl3eiXv7N
wxJxjfJeQx6K+8nOe6YFLxu0aJRT1SLtUwxhJ5Ym363yMVI040do6ralINn9r/36dxqjPZGiWFDJ
rAjnoed6hFKuP7aubQ8xVcihKOPih8cIbFaZzihwLRct+0N4MUE2l3U6QZDWo3V5jvhBzHbGxAaX
tH7I9uSUIlsm4UgSFcTXfZJWnGVCc7DYWQnbhUrC0hkgQuPHMpqQvGGHO9s+yqtZtQbcgvt+iIOH
28OzE+mK+xLfM9O7beKmTXOeqHno+rPqXY1+NrKI+ZaUhrgU1h/euhZOR00ZVx9ZHCC+AlwSedGL
QKbW45fcf9EUHlZfQJM3J8ktj8vsxXykFIs+kxSIlQ88SrgI5YAeobAL3qKsa/pwpJbYT2n077UX
Cf1Tc0Zpaj8zifDEKshwc4+LR5UiLl432Nn+MvSTo6M471aLZmgXWpeUrKWhv+vdAM2YoXaaqEWn
Ds/UA4DlNwNTW27ukmzYzlv98BkXDZ/dzMbltjdKTA27VC+6J/1bvauBJvDa9ueZOzy3fC7Y77oX
jU9Ry8EYSvjS+5iyxpKAaQjYNajBg7jmg2fhY6NTxl9Gf7IgNSbqwQOPRb2VMGD748VSOsdBAsof
Eayi8rj7UMaSEZfBjyAEtlGFNfCtnlO88LHWZaR0IoYYeoTRTU9CiDfoKejKye5r9dtWrbDnVWNw
MwQjf8Ty7ZQv+ovMhrVIHuN+27j/f6bseslbcIWTdXcOrbfqfroSnbRGRfcTY0VW6UuUaJZYnQwl
8DlodKhXiqRKJTIMCSNS2No8vi9B1T8H6Rdff/pKRD6azKRIZkseSK7OxoFlYdte0E6/XXVGj8Nd
5iOfJWho+feJrt/b9it6sZqWsDJJ/nNooA8/KD0EytSiqFA0ZUOEUGt1bgzZ3YsUU0Xw5ypFiXiW
rV8eTfTd+wx6Q7z1zd3BLMU3g+rAW0CDm/d/OY3q/9N0dVAK/LUkKOVGVsLO+cOj8qdzNA1bZNr8
i2D8Iepj9ZKwGtbTrCY5HZ8w2X0yRa3slNubhjmGOeXwm7tgOxu+4dqC3IfQTJp54WiQjU0r5vdY
meW0dtcseIVnJ1ZY5ZT9Lu/CsN1iPtM/BiKm/Y8thM+lPza0deGVea/CiHbd9KtC0FsrNtOvgOJW
mNKi7acjwu2PnnEuX+qwk/ilm3csuLiK8fCk4TH1IEHdws22I7svjkHjwmWVgcYCJ8DbRaXwU5+M
iSMXadoGCg46fY6JaYJrNWqFWgpeM03DlDu9WRt097RORMSdtP7mkYvBaCOBwxPIrsv5NzMQwQpz
y407eSWkXJMoYxkdfW5xdE4aORMYQOBb4aoRFSB90lTH3I9EMR3M3rsPGjKnVNox7ZvLZ/c60h0t
2Q4jR8I8hZgXIJ5AgBNnlL5bUTMKXLyvJqVLqlHAWUcOyP2yFvT9N1IddjXqj86QyjPCsWAgMLhL
MiU7WJJieNScYdDHVAYfPdxw9OBsAFhF06VPbx+IwQSOfC32HX7BEq1hPL5qrqnhL4x/g/qZMWLd
n7NOEkMOUxbFz/FgPR4tWHsLdKie+CoULkCErOk/jJzfCizrWOURLONBXAEPCPXt3TBIsFyH32BA
FgbMxMPtXFA1r/3mcI7ITFPtomt+L/Q85kt4cXUatRULx6mx9O0uMORPFDVV+LhZHDDogNNigAZ9
GeUfQLaYUMyl4qGCOesD3NFM90csq68i1XvB9SpaFUJihrkl7CNoxx8qnDc6y3wDvvX+gKfA4MWW
tC3VtkhhbAWkRgvfqAxiQ8Ya1jqJ6l+syUA+GnKgkN2BLGwEbkTiYlDomEWCuAGCnEPJ0PR//8TA
SvgmuB68XQ02gS24az06BcRjUDvFTKlAWch8yDat30mG7L8JssgDv/cyYnViiirmaUEJVdcN4dOy
vAroJL9uocgpSWF2LzXe/CiAP+bvJ7MvOKzzDv8/LTkRtCvACji4hHtfaRmcaIgSPY4cDJZJY9zf
UhkawSt99CJdlLoSQ1lQ55ECfugct5r2bEFQtcPwj9epflwtOFVy0e47RsvGActA8HiOCorkfviv
7BAH9hxyxBCH6BCQXPEeSMVSHzVcdDBu4cKcnBOzxI6IM8GZ64jVdXkfj4C1Rk1VKe35yh82eM2l
pc2ZOOisO8YJAtszHwTRrr8FowPVG+hVZjoyseuYVa517Ig5h7U7BkW05l+mOl5sxT9Hk543h3l0
vXll0zIGhHstWBAYYAwKFmrgRRjPshVUUuTaFyozDvTU+Zh+uuBiIMZy03kb3Ip0UaYA7wszkS7V
xLcLBDBkf6/BT2y9eJztAKXq2U5Oq2Zz4KvRLQPrJloWFfs3sAnlbIlMMr32V7bQDS4lPSXFbBH7
Tw09aKgjN37O8FCmO2OsUWJ8UF+JlWG/EwoguVyh5EyA+bWWm/dbhEvaOre18SCgWzLQOb2ZVfOl
YaKS9tE85h2m+M0x08+LV3Q/16S62TF1rgffFElBscjdmqJX9rpn9/S8Lfkx5NjnV+kMusKWWjhI
uJPjXB+G/ybcdoWoNKDkI+jrFbbjuMDjUShfZdgkL9d5bvRNVGArEJ/ZqgYZGYHMuCVd5UdzzyCK
R/MuEmXoOyi6UpVJHX3ZR4QziaAcQ6xT8ZOVld4DMDysyCum4n+AJr6uhyaIb+aysQlCY+2ME3Sz
hhmAaZVuzdUwoX5R7urMdGWp5n3QRBZ6dENRmXuLkadpui1RuNQOpiL3YMiuIUDVIVcVzrsCbPSk
MkfrFOvnbBpdPfcpqJL/ustDQtjW7LlgFJQ5DWaq63pIJmrIZz4Sce9i0TgnHtrqyT9xK5BgjIzG
lbZwdZpBlLgQdnnxDPu9+tdrXIe/HpsKrfiTpskzQIgZ1k4NdL/buTRfVW9Izmp+n8e0ZB/mxTDY
Qah/ovj2vzxsfCpSe+irmdXluiQujvReIto/XCbuwDF+Gb5T29Yl6K1j8skkp1QDNOGGQ3ZZ452K
06bOUBAjoaAs3vjmbyFhVMm6VIfZp2z75OKySYLhHFs9928EeGx5zSRpli4wrraosvPe7Db561eR
iW+YDHnx1wpS/DuY8/uRD1MTXjonZiuHeJYhfyzoGEwdCGSqxgilF5ot9ZY/tykR5wYfEUE3GQJC
Y0EgL4DeT7lbsmecFz3tK8cWhVki/+l55yu+pwjPhvbUHraKAsGMYDTFMCfrAPN5hvbDrqHHkwbE
G7eOr82t+Tig2mAY3z9nYckBIJpDIGdG4gbEpmx6UKqlU/UAsDeSLtlg02O3KlA9RwfjR53xitgz
/X2GSP+25L+j4ykT4FYoa+aURdvzf21iT/LRK+hh0wSVjg734qrMPPt+aownASHMfrq/OBFJRFvs
ig+RVgqK6fWkChlxiLq/2J5DU67zEx47Mgzk0w04q9G7Zo4+v1Pg2OJQQ97nEnIfK60FDwmjCplv
Nmx4GJsABRa03g0htx76Xe14tBo2KyfUTmkPfI4b56DIjLI0bZ+V5D8tY4I+GkqcQG+e1wtndV2Y
FYG+0cLuHum4MwepXHpsRP+f2PD9iVWUC5hT/HwLkDQA7j3YniBXxLEetFGIi1VqMpHJUx7yAStz
s9PLMW6/AhaTTo8Sf6/1MbrXDtEQltzXMMXITF5Sv/Btq+faaHl1MmMomDfs3MpfIQjAJt84+QHj
a+v1Zc7NYi5UOLcBehwmtUiOgQtVOTFD5RnUZrZVzgLriji+072kBROLvydOckZQ0/t01HUbJYx5
ZZ1HoK3mixsX0GnqMN4L9wuq71gSbr84xApyuflBpR47UCpWy9i6CxBzlZUDguQogr37avLxETXH
ONrTDpXxCSHTpp5tgSl+fTcDhQg8Xq+jVvGFsPAgMqsyVug8duE0vXvD455zOv4mpnZsMeqTkclg
MGAo3KVGlBe9K9P6IgSvgDZMnO3f8bv3PzGSLm46DeOYilkb6Ah2eMcAaGfa55ouhu16J20T47ib
lij1oK7lLLXKMQaBIVxUOgwuENUnQ3k/3fDgRqE47nIhQPFBo6eF2co82ZX8mLmRGqIIToxhElOG
helTqNgnkImSNWA+oDz9HGcEV4gaKsTPwIk80hPvlAXmE3oPYHuVcx0i9vhM/0NfcEq8kJwnZAKu
3WWAfh89jgvEiQv2n+CYAKaN+XcpQ2IifL16oFphRuOhUCg2se3+BdNcUgJPDaRkDY/XAgZD8nsG
FroOkgkwNnd8ULGNhBBvIcoiMCmi2xB5FVy6HMMK5ohAOOSTMGvqX/L08J+DsKqZgCTflkabb4at
1JXltqyicqauabAyK9Go+yd5rb/dninzO1msCNsmSg2O5lZNGPHIDFi9Q3vNiZugqK9U7Peqw6c3
sdf+9PJMR0+ow2FbWxiGs7f5uIt6YPw2rD1oojTXObF5ZeVLphj976ZO49TUm1Xjk4OPENWJKiYK
20ID05SsgISQ+zt/z0Rq5OH26/GRqHluEfdb2LyF6D1oO/bI7AS/ZlmemHYQz/PXAOrMTpn8EtYS
4BMe/ZcxWFRcMCrmWuhaSZ/NbcXVfZUMqD1XILFK+qu9YwSNw/6+VAOa2Mki/o8auYfH2lRMY/0S
WgsbTT81Dseun7zRGRf9N9mF86Z2r+h5zQy3aeImundS2CaG+7AKAd4FntLo5i81olFSzRHHIBug
cN4g7FV3x+rr07hM+yJQLD8mlubylnSjZW5M4UcqJkMWX8nyMXWkoDcYr1OX5Vggg7oALKUrRFIe
5idRkb2/VFSp+eHGUyZS7n4uT+TRtgi7I5f/Enq2g37JL8EdbLrYIcjvGD34fJtgtNioJ+44TcxK
Wb9b66X/ANkHiys51y34HF9L8pK6zsFTjutVE75ByuaiHGU5SGlFKTk6KvTg6KjefDMEOomAVFQ/
Cgy3cTPZJzt/RgAf5SvpMxSGuQoHP28gfR2meKpxv8DRvMmenclSLNGUP8y856t5ztasuCqJ1ZqW
cy8VLipl3eUBSGlMttzYwMaIPRnArOFT3XNQSPv4zoVmT8bDfYhQyYp0vNbCol5SoQw2Zgu1hY9w
Q+TOqZm7Ia8cHcODKjLC8Ic6r8YGOjY0uPR+uEEIp9eS2FbLgQExBHVF0Lx/G0m48+x4on5NBDbI
CovwDQ5MxiPcx/POV75W7Obeh7BQkrx48UUk8KVmlrtP4bzhU5LjY2P1E2kqZDTlSXj7ZHmjmRzs
V1kaeRrpc1QME5YNVU8Mw4wOgHjqcb+Yz+aB8+WhO2ExlULgekI6huaz0Iz5iHStiFVYEuk9VgMd
QLmuAUcX6zWFkR0pInc2NnT8KJZaCeyxwLGuVKk188MDAq8tBCSEH2uTkfGSEUqIcJIJlGvEEySC
bXeXevDbxysgiqur0OdKZOY+5Uv8JiGxaKHkvbe8PVG1ZhosLWSH4EDWjvXBRalfh4ZfDmPTjbQT
1IHjjzv3fyuRQAadiA6FQZCOYGkzOKtGy+i3cfLPuvHWhW1FDf8T43U6gCEyaQiDQYqKq5gKm/26
7fMmDviqoUMfph+WEqiCNDHDsiQ1KkUtl9YQiZ7bAab/rHRowPrXRwTTc2zXUqVJZbgaQ8+Rx/kJ
YecDsaH7SRNYwhuIJW1aNbcG7I+63WgSHQGlaV52vXGnSFm9TdM9FmMffCbIOV7kxamRvgC2CaK7
GtmqOkc/R4mzvwI0XjGOa3f3oLJX53TLTMgBb25GkEryennSU+i9usGG7EIFdVLE4vx2gMOuWzoL
VpM9TiFz237ZU/TXqEvReMQvTniIVf7LBGggGLnboRvJDkDj/3Jc+iRWo+MLwtMzNcGCpaEMxaon
fS2RC+apPLSfOVAnhj/52Kmm790NRK4VgL5j7b+7h+YUB0YlynL7hMCOLBekpA9j4YM0ZkNt3/7Q
bciQ1aRUgA6VSAFQ1xrJrpquaXBbJOsvVXTTU6Lzg9maEAP90f9x2y4AuuYWKIDcCT4OsQiiNNm7
iROhWNgJyCXjyJqCQ8+yGOesmZvTlE3sVh8syJ7oLaYKEuNZbB/VvwMMJeEyjj9vOmvE4x7fjH8Z
bahlAe13plcj6uvG9W+ga9aYzKY9lTFiCwUK6jNPFTYBg2MH/heyOFyU0HNmZiu3ffcUmU3wSYPJ
2EYUKV+yGLCwtmcOprHKmIIQQdlkVDHMptKLxxqWYZghtcIFdK2KwFMy40OWIyKjFUgSSwP/QDUR
JJoAhp9B7x2bJq5XM28ndP3YCJDrIYO1xvf+mvLi8VwLpDy3PGGN0rM4g7EGkfKgTa2Vay5u4FOv
cTn4Eq5zBz6zWPEs6wdXvmEgwuCbIOkAx9Wtq19KY8pxVGcWYgZA6DlCz087OHMLQAemtN5tmI7E
9gRXMNmn94DqZLHPAPCH4CXCwdJhPn2RI9Hm6IkOF1XyUQ750ve6B1Jm+FOyD0X9z/Wj40RXj2Eo
d1U0WJBlr3trX2ibLn2PZHKGhXWiW7ShrNeRZS7xmGIZ5g9uvUwNPat3YudgH1ZxlKgWUXCt0qlV
v5wjrogpRmHRuAHXGCaj29wLIqoQdvTejxcj78gkVfMGVBRtgcyc70xK7XjswIY3PrneIuWvrqOY
G7YJw1kUE2CJ2Y5veB9ezmrabnq2BhpMMG5Ga9J4uSnE1Ungu692hTfM4TqMWNRF/2kzbEyGsXZq
DWsl+Qbp6tkTDDD9xYOQ4Zrg+7nIQE5u9xc16rIYPBUI+5eLndk4Rz8v9nXMADiOKQZOoYZ0p3UH
PEifO/fj6/9YmBlTnMMpX9FAcU5m/Pn52QMSleOCMLtlqhKvUVCvDzQAkEFbFfsdl2YBv5QT3836
CrjJkTE4zQ5wdvRjcyCkDDrR9n25Q2vttpiNstslpLUtqdK3T5pZ2HfEzMqROTMupfEit0Cr+i4a
nGJwM6UODRtuZC+AIGgeuj+ycc1kroYysr/LqeIaQF1O+qrC85m6zkd8hzg/cXL3z3114ofO6cHj
R05QQsiJkiTC17KBTqliAlVLxUCFesaiH9F3YoJShlwLUoGyQUv+/IntVaO8S1sznBAjVqiDG7jU
iAJYw0zaraKkjRg/6qrzP1LHAPFAwVe+N8RoH3AeQqB5UxMM/Grglc+Tkjqyq/qR5lzexFg4Y94C
+P0cbfYreazAAx3jyHcGG5KSytftej822VXvKwWUw7mRag16cwNqCxb9bB32t3F7XiXbu7aGy8Ir
Lg3/kUtITuCFEAKm/Bjozf3hQG9GdRJlTaSPVzTDdDk1GN5rM6vL6JSWDdd4HwGUdRvQyWyWX+kW
PFQIYGZLxQZ0cul2tpPrej2+94DlScUezOOGgzqr0hEUBdMcitPtmvacJ+VuWGSJAv1t1kzWJDjx
UYN4IqhabTGuiSQAlmYbxvmxuxUuN2D9/24OhvX0bQYu3zr35IaFrGq8bA1p24kLJESk60taVs9w
sBsBUqgrK7R6PaPZczbiTg7jbozMFbiu0Mglj+yReXWQ+bUHKFHAEI4UK6RGVHr11DEVbb1h6qi1
PgbYS/km04nY96NIp1ZG+VHzBDz8GH4nBpAbYSSwGXPNN96fKfF3BfmvoETyH3+TxSBLq8aHYTnL
2aLUSjBOxXg25/9NJPbXiroMh3LVLhV5NECMj5dlaxBN2dQO3qD5gXQYMYcmncfqveBw0gLMEH09
BmZmvUZcckbT7s2miOtVHOYq2aBqJzNSlPFqOSU8ffr+5vvqZqwbnsXOeVLEyjfsvgkB01OFsh3V
zLvyjpIrtFbqkR/pRtGzNbscwd2lj/ZIHiNh5c3VyNtsXxkE3AfdeAXoh82kMrCjXueCwr2dlRjw
qe4RWHC1JphOODeyZAb5EjwIKiKeoNfzik5eNyos6LRgRbe0rlmxrgsuGu/JzUKFSPwWama6G8Uu
TH5f5gPymEH5HhewgV8x3Dx6M+sQoE3v/N9jVXTaBbr6+KyyFK5Ad/j0nmM/xqc0uIRyT7QtEXLH
ydJ70ujO2SXHAqMe4we0/Pl8fxT2JMxRtHEbkyXl2ARjjcXvEphxs+FqF847mVUQL8F0hD+wcDWu
1XrcSSNMHVxvtMgcUH8Ll3sEQ78E1GDwbshCBTL4IKLiNciANue05ma5yp0/VfFHKSp6CuSkRThE
L/2i43p9IPSIgfe87y4agI9cMvJqR+gUwsOTkGWDbGpUXqpZF5U+f6cq7fIwnEwFUcbBC37uAEAZ
yCOQqqHDO5ldQqL+MEZNAvx+PNjuI/qFqDSeAjBEMjt4UdZCRWpudspqtROatjKguvHZFD55SRIf
msUEKw6hQ6TXNfXaDM/pGslAsblufzUPCTa0yekqZ7Fd4IuiAIujRFHIz3dQYrEA6Ex3X9A8X8/g
4Xus1rR8ikGQonvV6TvGLHGGzMbviaNkqtmvQp4tGbgCmyNqwEgLNUr5bK94w+xNNsYt6i1zNCGg
v4crX9PkgQxorF1rpcIKRafL4VUHoNXrSxNZtbjGMotxfZMM2hNMuBSw4q1A35PN2AWBmQumyh2Z
07vVYvhalUYYdTk8HqYVQxQaOc6eCLzDFZ0n9+Si9DbHin/b1HlmP7wAlQX4ju1VUiltAPF8lbD7
fB65C7Bko7/wL6cFdBjVx1Rbdu2wTOzY0vdgXAvgBFCFY4pjMQibR0B3gSDFfcHtBJ8IC56gH8rV
g8hNQ+bteeo6G0JiXqYu66YNFQRhsoMnoJoTFj+jIraznNMiF7ug9VgWqqXngKKOYE6xEh1FlTLL
6GXQsH7K5uZko3f93qS+3vs/UBvO+j+4rRh+VcvVzSB9L32v8umtbqyY403uMG5qYbZCH60p6UiJ
eOEHHhm5drFEJNUKkz22E1BF0iU+7RSj/s5fSULQsRm11jwD3UGMWXTb/Z+jCiFpjkdADIr3kkz/
Q87RpEpyxcnMWYxIqYB9DqpIQIAh3nGlRuz6p+IfRavWvI68eEJbYHRodwQMsfW8L+5NBUs/xl/+
YHOcNlGDaKg5zUo9jXIRwS3Rt/26Fxm//65otlc7AxwM8iMvCmaGljmgXtap9JsIa3qYmQsTUDd5
PlZdoKAy4XzHO3R89V3Tln0SR1id4IuIB2qqXmu6xeyZPEGNyADKUprp4f8lDSEaHDEZKFfhv2R6
/4eTzndIvtEjR29N7syW8Hpn5tsSZDv0G02fXTEi2k3NWSolPNsy0IjISG3OH/hAPA65PYkz6/dO
p0aZYXFHCK+kifTMAVb2vCaQ0cyXsEzN9YmoepdZeEYdToQN4R5KDBnGSmJuLS1/rAX3KA/BnkLv
u37WCo142trBVmTtsFPEAOmJwwq3R/0yyIYmEiKv5Hrx1VaUgtnkFbNx2OuFBYuG9WEyWzl0Q70Z
I1j++/RTyF2z4omx2/4+QcZMzdiNT0juCNJKwWcWS3fHGzojwhW7BaVfNXw4vZWfWqR4czEKswYD
yRCXUMUu7Bntsa4cKJ3PbABAuqQ4DMPaEq+5Df0b7uOnHyiRK+w6gtO6XPKocaEgo0hoxNgMhcFZ
laM+ypqN+g5sDKw1eSxlFOPly5RAcP119rnJ686lljyv99S0E4Scsk1f+OrvcCAL5+hNPI5aYhvJ
DCtI1Wc7onOdZyz60/FKkuT7KvprVZ/k3rN/ZYbO02aI/cqhbMg37gBvWGxGj54KLUrx2iMH720/
T1Di0yOWFP8MM85aEkz9bYJyIIval0UIaawyeaHPrFRwASHMyQGBM0YwSI8ys5BnSqfB8X8RGiIW
YeQ7QSva54r6stwvgmRnRszamNGFFQLmjA1vX5ICUVNQCXdifux/XzB7nNtL5/4GwERrORxDEpQg
q7n8Zjyb4OyYs/0RjlOXD8pas8iQKvfsZY7vxjNsZkNKbl76E0eiFRBley3joRQAkS67shnpDcKM
JwER+dd9uAlWb/mpSnOjS83ft71rPPvDTpuJ3iA/BHJBdCNYt828LurowrveMa0Ec76ZxukbEdUS
MN8Gv3dYlpN2gqyUMj2dGQQ9bF5kCUCWE49qPCCgbEK9lUpN5XZc7FddscY7twjOameWopiQkKZ6
gXoyRDFegBACPEhW0Vvo4AYFGkefbOOBCUuhCNJwhGeP589mKSJLykzIzEoR4Ym8A3lO8MAx0f99
s/1Im93Eb3imsm7OwaIq6Izp4jkEF5sxOh/DFDhm0nwMVRtPYl/OiE77NsMe9nzvQX5aEJXRycDf
7BJX8dGq8Iqz4C9/qxRR8EKY59XTzhmnbWdPBrMz/B1lnHv28Of8948PAkZdR1VG7YzZWC5fbPtE
ntqlOycbnNq+zEGI88H+Q0neqaz+RRNXT/FesRVMCK3ZfUD19E1Cus3Pb3bFHR9FY1558YMZ1See
L0ZRJp0GTN0gvvWwdZ78i+FNJje6oYFeZzTXHGb///vrfw1YCJudS1sALyORg/bxX7tFHCE6mD4e
70FYBZ5mjrxuJv97AkYl8YLikCjKgBLVbhT7NbfgcQv2e8fgP1Dc+P+IdtcZYbViGs4+5MoFmZbX
EAWwMGVpISIC/VMdNSW4+B5mJ9U+ODB4B6RztCYuR7Hi3Ja2FcJY15eOS4zo29PHAmWjvxk7XPXq
X8OAs1kAFyxJYC7OUoC3vOrOWf6kjtDKHxMGcaYVh4ASI512qffFtid3bM1xKm9oYPYXi80/wA9O
jrVfx29ADJsJM/0AmWc/otua+mJRnN9RWD3h7lBL+Dl9CgeiIbr29Y2qM2LGqu3Kqtr2zRQ/aUjE
o/NfbqvKZzezs65w2naZBkdM/RLufEpCZvt+G2VGRFgWaxU5pFgkAQkSHAG+Q0s2d2pn8zrC73Gr
+6ClTtwTCXFkJZLCWDe+0iiyarz4DmrDhDd6RAbxPu+li9yqls8nsMWBPtOIzJeiJT04g3ratdyl
dhmgzTfc4zqMlSeAz/NOz0+12xLwrcrZH48skbUi67xXGKLenoLRNd78ElwxHFe24MYhKEd0Gioj
5bjtmwHs1d5iUgMocPxYpgzwxOGulwrTFFSfYjXk+8n+2b9iVVE+G8obVhJaax2NlFI4ht3jKkTw
7FRlvj2aRfhH4laUqCl7VXYv4HeGcQd4KA9lOMlvKbMWr6J54CHmYUurmDFzIPVOE/u8msl7vSIx
mvrKQNMoS/rPyFLsG+/j9Oz/0gQYBkGrj+ZyDCoijvoWPo+Szpgx6CAkm2wRMqbh5WJKHkKUB18U
B8HdGp9xkMwZRVE/mr8RvNIFsjYi6m1udzcC8DOUZijHyVe9MsL5eZO+qVth/6/i43dL2FXFPO3K
0NDjlpVgJIkNjcIzU2gixZkHcdqSOTrbxLMPMdwI5BeV+9UOaL9JK9MTsRIc6TPhjsgL0Hx2dUCN
KQ0dlXs/Q/IBnm5BIZquEfhQeVnQEF72HjmXQwWQmRfG1CtJDgtWlB5YjVGhL43jEksIBga/04Yy
ddTj/qU07HqhUCiCMFWkAkNato6kZBaOo3G5MSofTKgM/QDirA2sDIbLxrgZC8f93SZ48FegTGlx
+xYOcl3ZD4ehhnf4jj5WkG518JFNo1+GnjVhIiXT54ZETPA8XEhOW5mANJtlWpH2FGaBDN6RtUpz
Hnch03nVNkyZjlD/8w8PLqDoxoRe281vzkEFNKe+5wF5V1EuPz934UOWcmy/FCyaU0c2oumA924R
AQAiz4Npbh/6TYGfZJfCoZpk6rnxN/qs2eJZEtY5goUesXCm9k1o6ASWyF9gN8R3qpzoa+xkpbgq
QssmmCZiYFLpqIBxbSHb37o8cmX21IAu/nUSi5zYwxpu4lS5Z6Mf6+Y99f3rAy3C7W665aypPhW9
RA9Kt2WroNYtbK4VkcmxS0/qs7LvUawx79rqJvbZvYrd9+i8C2+4IotqMzxpeI9IAnHzQzaArpRx
vaIMzs0LcCPrIZ2qs3cK/jr0rr55YbV7qwzvKxiIA3itRlBFuDX5uZ2ZhuijMG1hUUL4kHCwgUIa
MQgBgWDPTklEyubur4/yAUrXnqrmNkbIkhBtERzXWmzkXChy1A5JhRTqdaoEtbZqDtlpQ0XPAk0L
04+GugXw458K1w6ZVjLVs1DC+vngWaU4gjy3vLmrp/sDT5p7zYdIy5jcW3wdfy4427LCAXTDJST/
la8lzd4Wo4oZS4tBFklCGqLnqkfJ1WMpQMPbNspibyfa6pQOdbua6qHx9WdE5LVG2tJarBejLKXN
a4ef7+wcuJ0COamjNqlyxdaSVJhK59BaqMeYJVWZM+Q3tI5NHNiNmXa8XKkLyfkbVwVvjtNwcmC3
C4b4sXRMi/v7GRpMFZN8Ss/t6FmD5aq3bjwH9m6l6TBpCPJGfeLJy22DOI6Gee7ETFoMWvZcbZzy
XF1+mCzcw5Z0muYIe6QvodUEsINlJqQ/UeSXjlACS22uh/FMcWgrZsPBPrmGZYpQszv2oNPdetoo
8HiTc68TJe+xreDm1wJgI7CO10FC0Tr9w5Tp4v7j6FYN41BybcYbnq0bQIWK1kZ0ntK47iIXhE9S
yAm9iu+kWtFDzKcyJEg7qIZ8l/4GJN93Ol1GN+8SVIZho9+gVIJ+Wgnsr+CTJn9YiKo19YhCIYu8
kDfi2ijG8z2IQm0YG6PE68xTZ7vmY5niyQJTPXPv0yfy53Modg1qlzFPXNeLHNaZdLRnwfcvU5Ea
Q4Ztzxbd1tH0BJptMvBqF4nY/0v8074kSFP0oGJn+TfBFFCIREFfZKg3F4BxKdBD44E10zzynKIW
CUwToxvm/mpxAJv3dENEgLEFnRiPeKhYxJ3lIlkmdsAvSFOk80giQ6d//3/OAAKjK9i/XipwjPa2
uFaaCEwdaK+cWU0OdjfvaDjjMvvHIcF8ygnLB6/xkK9b0gZJK/QX3ABi4T9kTBq5Ikn/YKHIJ3J/
ChPArLjXTu6VymvRdQ7Ej8lhfRBYszppWao2djGEJzKYvDGs5mg8xkDgMnRTuleuwKFmSDR75f4A
kuirp7/8Z4fEj5CH+yCKAKaYi5FiHD6oJDw4rwTpAHLPnjkuasisquZrVLTJxjvguTB/9WIAV+ix
Et1pqI4/LDd8fA+wTSK2c7PnbMOYFjRz34rmua0mhsEsoZTkh6gz4W8C4I09Vh4Szd5poHMuO4RL
H5iLhkpSKnF3HVEA4qm8jfa2WTINwzGoWB90fLMx68q66PUhJbbNcurcPvJiOk3Drluu+G3KmmOM
G+dT4moiVvv/D0dMozRJG2n1HHac5oDIRy6lxwT02y4gBDw+UVjTKiulKoeJ1PJ34cBYKx1+pEuZ
kRZ0evrkIF9emqjAuxz55hscjAkCIB7mFVEXjGtFqOs00Prs1AkiHjIsIDUVi4qpCvAHgH0rELNs
KkjusZP25G0+uNmfmYX90MB2sWKrZDMQhNtD1iGLtCxX+ou/jjftqRLz7xNw5hWD9dM6JEhrz7m/
muNlMpzMONQcQxdZ3KkC9copbbJ5EMKHCwDdo6W/j8EV/fDSwCFoZoqs8c4IMvA/ELdgy41EtmZA
kCOxZyH/5gSf2I0H7be3lQ7C+weRsUqU06ViLmzt3KPKDAfg7krsZJ89IQNXuTrzUQLHto5erO4a
RJUDy9XnmIGzGcTnVnF1i9lGfS0kNFvrVP474Fy0ECQ2KT1Pswerx1q7oYASxZ6992ua8oDOgz3M
9GAJeEJk03/unIBLEO0kG9BFk4dEY3X4eS71UNNDRMfbSwUvFhG+ttJoE/SMWpBCyihMVdGSCltL
tBazECXf7zqa5u+tOzUoMnE4692Fe6HNyWSvFX/f9T7wjLeSCCgAgRwuwLBldmK4opvkBQhUjOH8
22ASzzF88zwu2V8Rm4mpaC5GCizp+aD+SCCmq5bAE1K3zFgaOeVscwiEES8lmarcDCdxwkO44F9z
0sQFZ7x/ihGyEKIf+5h6regkoFodZtj5MOo5Pm3pEOYf5yFXhUR38S5AOcQN6iirMdVbYDsIQG79
/s7ngKVguS8F82eArpDiXgrJEcEYw1uQ9VTjE70RaVFnFXzkWpDUmKmVixpnQtLITqjUvCHEoF+F
LbJ6UQLdCp5ys8ID5icmBGLhRoc6K2rCBwvoVqWCqayCYhSkXGIfUoT9DDna6F0dTpQy+GowdBLx
hkgj3IRM4S9wLQAtbqpqH1s8ZbxVF/1UojbQGDbexiO61RYS67fnv2X952whPeCbXsoGKRgzjxQq
AGm0lsL1I6MH6KnbwH/KW2CWBgSp/jmy905JqSGcejuUeV1ZDyH4R/ta5OHwMoJRfaYx3EqCwPpU
mFj0KMea22SerXd3gw6LMssEiW9LADvFVOx18mJe+alViyywet/kfIzmtxDpgkgYst01rsmcI6km
J8MSIUBMtq5mM8RWRQs54Kh96ZNxiDAypD2Ytps9tVYLPdsJfDduRJLscZzSVVALXUs6t2u1Cki/
cbqehoR7xhrAv8Z9FS1fTGDMGFbqxwcjd0w0a2wIuk5XryiZlj/Aa3fF+N1CF5EtltKzNS6WgHRx
qrJuOQUdIbIB5ejWs8uxSHYDlz56lN33JHeMcbzuBP0Nja42jwWNXOWVOqoUtFn1x3DlcilUdgOP
eJwCsgnbHCqdWphZisvmgS5EG5r8dCV5XGDbvD/1w9NbFhGLm6ZH3jZf/KM9/H/m3RPI6GaXskDm
WkI+VPb/IPuL1n84Z+8a9cJoDCzEaDWHTU4I/PF51dnctTq3FszWuLBzGhH9Fl+y0EFVAJBDB3oA
927Ok/2iQe4ibKkB9Etqhn7Ri8FCYcxIeixnDaz/Sd9lH1V4Xjy1Muqcf6DQKbhb6oluZ+gGZodl
k+FhfAixrg7NN1Go6tZO86nIgb2yFyUXGTdQg9FcBppfUCRajALBS11oGLoiF594sT9AZmNnBRRd
TgivEkGwJy233Ioo7yL4dsMjFtZiP+LEl5AJPMXxhWkuBWRQSQK9adHYduTvuMaTR7HCSpiMMNcn
27TNNiJm+n6fxyabEoCSKU1wGzugBJ1o8PumJekC3WLpjI/ppnazoMXj8Fvn52OtxdAjl4xbA6Hb
kZpftVdVFxtK6/8sPJFa8ClXEAYvoddJGlTIwuNLSwxYmTFCpbuyPAwqFdPlb41IYPBMV60mnXDL
j/lsIrxA1Zc8cORnSZaID/gMUKEdsySW4DeG6amyVCTckeumY++9knSplLirjub7laGfGcv0HrDx
Bn+MHq7qphbm6JDvcvWezPFzhQETwuP66nypDnmOz0V3mTF6xUsPMrucWO36lwpWDDjBxKiHCl8m
wY9hexlHYlVF3wdCp81bsSVkilj/gJnB8CdkahdQ7ZwginiYCP681+tLf8ccSyKvt+2AGwl4q4jy
m05n0OkKi56XQoLnHgPqDcr2xVoYXBahT0JbVD94/Z6UsfjThmqkZjDDuW2QSu3QCL5Un+dTccnJ
AZUxH2roag811J6NcQnYLUYUQZRpmeWTdXQ3j8loNJja5IeckWt9YPHxj/TOIlhzdWqfvyqIb9/a
JpKO84upqndRhL4cZFaz0k8VHaoteyZtts7kgojmtxhemLHAV9Nmj4Ju0GmVMOh2zgv/1pEWT1kf
pvFTBMgux9duUAHf+mNK80HI00DW6x96KwxG4ULUcKcd13uZhORyJcs04pZXZkC9KDwOn6Bts3Ep
Ag8ErwRILAoj5/1WFuW2wysnQFnu9PtBRJM4PI+gP1l9L9F+9ApfEdxG+qdFbZulCBhlglMy8EFF
BRxEpPLFr+vyKE01PWXfwP2aEUGgsshY88PZYkgaOkaEBP0HWSNqEK3BS0r6as5oL7pKhzPALcK2
iymppyFrfOqckeBN8krfQIV1Aw9+GPsY8v6LkqpMSGQAd6+fy5FxFGK3AC1PRIaf4kolBCr4rdn+
5thZJW87Rfdi5PUYL71u7afbVAyNpzb2FTgTmTtsGwUkSQFrDyTvQVWCaugRGxbVzqnLtcfgn6CT
AfWVTQbVhyBgv2lLcocGKRaUTOI88WrPGsRM/0yYwi/yZivOaSkmWb6XX9yvpl/a2cUzH2meubK5
I/l4dRAmaZeB3/2qTgGb1c1PkTBTe5FCuHDaD/MvglYOoDhm8XSEZar6s2Rlq6hNOM6lLnOSGNBp
5As4W6XYry+RO4qcgU1u/suQB/3dlXPpQv4j+9G/OGiwj4SEWOjZ+X1rWwf1MQv6Hs7leqyfgpqb
W2eO73zdAzb1DeqI/dZ/Hk7uo1ywX9xOTHH4CeWVrvUuPEIyd4Y/J7+NtLdmsmrMVtLD29UPdd48
cJ2+2xhOPCGn50MrnUgS4GSy2nCKyN3dqKKt1mFQQNQUWBfBlHifNFXPM7Abz3vDcO28KLTUHOsY
k3VSp68smFVu4iXnHodKxJlvX43kV/bylpf9ChkT9EiyHT8swHrup++U+rX4cubFPZzStKPdOpxF
/lfwNxqUNmhsQXgDJMDdbarg8Xnw8jcurPmnRyHce/8ozFmjLqIySCjOU8idZ761ieMKMns9IJ1w
+lP4fs7FYJ7GXR40HuvCekIr4C73Vc1GrSYUu6MbL/2BtqfarNAxEy09VPBRB6pJi0AfLk0azic7
rcKLE2t70a8L9s7sINS/w6QVMcGr90iqMKQba6i7YsyiDyrlgGIgSa7p5Pb3suQMUR/6L6kXIlUC
LIaHbNLXZHiXnivPHRFJHFevJ9pDRqMBQ94ExT7gOs7GfqbJ87TPs/0bIVH6Onf229pSHzEkR9Ud
SDfRSWLoZZFhOMhrILJuYxTah/Nlz1nXWkTjHpzQknWo+Ns4Qrk6D6oKr+QUuEZpw0nwh+QzBb4B
75IZjuXQfNkDvG00kEJ6n6TqH+8TKH2drCOo6EhlTrcSdwLMNhb2UjJ2oNb8HULfkxEjjrsxPhHM
zzbKRMBCI9Ig+K9LtaLz2K646Ls6ByttCh4SLxbqj/87AWeOgeibNeoWYx1nmkl+ohbUb1p0M3ed
xkYhUA/9SufzHybghuvOpVmgIYJ2MATuvH83T4dciA5IVzC+Y7J6Ma/MVQomRhNMhTAS2YHfr9r/
UFD4vKGA+OAUyUyKCxFG9nvD/JWG+Hik3bOEQ9BrVL6botf9+R9gCKAEs4hqEYJr0/lxuQno99C3
69zdx3rpdTDyP5DWC7fpH/KeND3vltGTOPsw6hQzERwClp43lIH4JoJ3jrMIRJgOxggO/iiqLfq+
UHvByIjWb3oE1vZswYjhJFMKlo34YLSpKuSYpnJbsgQ/ihsHfXJKnIQ+Q8R4IpYU2XG27AQzI3i7
dxOQ0S8Dscd0lA/6C08RL/o1KRlNqLwcH8JfW1Avwycer8M/7LqX6q8qUlUWEP3BtlYI/R5HtYR7
9NZErY595xFBudoCgaAdRua7V5hJd4QH61/SfB8as5Dwx+FRThZ9VX8gYmtRnHzoMSDV07xQafxO
OBhmaNKHfqBerTJrUr8pFuGejVii1dlz+ZGMIap9WTmgtCaWxCdStlbWWiW+afjdHlhacQ2PICpF
LB8Ei9ApFrDuF7LKraBZFyMT+qr++9b9kK7+HtiRkk8sUblBiyOXo5g62jbvYhm7Cuk2Je3r5woO
nzHK7awVi7G27ZQvMUMd5o7YLL01QH61BiOu1QlUNSEXGcIjUN5UIqarJRGjnL+4km/hlXLuZ5aq
WVhPlXQIG0KPP4GlkIIBMOL9wCBsjFW3VNGRVJI6bEF9I7R5uYF24V3G1mf1c8iA7EYG3b8NsHPO
NOsR4dkTuJuUp9q4E9zcpKTkdFepRrAB5GnLoj5bHv6nmmMo9IhauFB6UoHRtX2jBFUiJl3tuXjZ
DuSS4FHXMVtrBn00RO5xfxbGMEbASlYK+7pGvCb4iMcMwJBWsHTTGQMNmaUa8dUX5Y0XaUkfWrYN
aDvPZUosT2/e6vbQdG1mRycqBluUqhT9xi2IIKxnMHyAWQikt8aI+JrTvWEMuFtNvgNvfFljNV78
5XtJyTXr5SzBXjLriMkx252DlRYKfpLzD9IDAbIR1mq7RAIWkejW3OHXjkVv1ctYjVNoVmhCYpMK
jkPrgFNeFEGM9n0O9Dpr1aR0/DyvGlduGoH7idOmpg/yy2ePjK9fAzHrw/YgZY7IaMWwR7z5QV9M
3a8aNLuXAC/kLzQVZM3OpuNcHnCZ0wPZtLIXZkK/IyJeDiloVhwL562o1lh5GLOggGVoxxnnULjs
wR4cAkq9Q5M7w4NMfP3sZyu01vMw2hQyU6rWP0Q9pbGlTPnF75eCkSeGBRgG4ok7Lzc6QCQeIkMn
nFUxe1kiUHR4PSHxD2QXJ/q3UB5Mr0DTQl0pry5Bknub3cFWNhR7u66bm+gRNcRz4Q5jJWGUnvYP
2T6+iU0enYseWCO27Y5hEOb2hCiS9ilVtr2nJfG/AgnvTnvSnULDPwboe2eifDtpFWLGAnZXL64A
npTGxLIMHvq05mEINxqMvFIClJ/seNMq38oNDjfhOtpxoOsBMPuhni6YLlRDItuWvq+X3thtiyng
hW8CCF7pDII3TXjj9NyN4QRffWxmWnb+y8zkADQM6GBBZHvUVufbQan66xQ9lbILhwTvKrxDtoNb
W/ijy0JxsMjx4ahvQoR4hNNOVrS+lkNLD35LF+ohHjr0vcPOOeNcBYjb6YQog93JA1hZ68GT7p4E
m4SYG0tbwIw+Z8HsMI7e0zBnJEm+fTGaakY5JpnYAlgD7kAqorOBMc4geamczuz0+ClJPR3d2Tgq
nB3szRUUnr4rEWRivVlKvvF5PHiJSPR5qx2Tf3fJYYBwPsohJDDqt+6gOHalpUvmku6XK1jpbkmi
4jYkbsCO/yJwzGZX/q9s/PccY2W5RLBatBWKz/3ZjuUFp6rmEHrqEc5+dL4XWsdlQMXdASpwgHXo
wH5t5KCzVXN3+PG8Xzx/MFWXt2GW/lVl+dnUIMpNdTptIQuFLbdawEsqzUdoKWNmNoGE/v/ppgHA
lVnsXTNcA/ZKQT4ztdXpZcWp8oCnnx7ij9E8F7y5vXq94wz97CW58Y6bVCyP1LQYdAgG1OGSwpX2
0tUJSUV3YskZKlIcU0+d4B7tpUjmb+kwUPFytmUH2qoZ6Dk2XU2qll0HpPytyFYd4kA185A/k+X4
N66627ts1CX0Dy+BuepFiGHs1MIHQ21hGTxjX4wD/Pn0KdnlDBzKpQLGEIAMsSm9XIVAgWyOInm5
kHCY4Ecs6hInb7TJsrRIzvvYk2c5kyIU+CKnyLKRymtDbb2SzFLwTuYPsvtu1YIDZUjTY1yzkcV8
JstWimNSLgvEKA+6qflwo4nIpswlAC3x1ZLtmx2pNs3XILIHs9AHq3ep3gPVizvL2jmJD4eVcmY3
IHyaDcWBl7VWzOU2oHspMdcUH45Xf5OA+iAzViKsv1XiZjN0CRhercD6O0t2ezIZ+ldg0skAdJCA
in+j53a3r4kUxPl91cgHqXn5823bbqCpjDrI9flMUPmVK6L4JPueZ8m223TMWoc1g6xEjXfEdoeb
oU9Ebi9sXq+W1cxsQZdpKy35MwWo4bgZXjLs7cRo1jZjglssrQY2sE2iSh7WocgUlRdVJ8+/XgMO
qMcrgkWqToQ6oL7OEswfSm/LGJGWl/p7bA4Uk/WOx+gzAMGNLChlfGY87PFGrikh5RQ7mwZUZQ0g
Jqi1k9YG6qvGRAPm4tn5GHn+yusH7UhJ+4SRGjo03K7cAcQ+jvLI9Zm7lBtr+qUfYaPFzsIVp6Og
Tsb8sdHYCopmbPXU8WZJDDng8nrENdRJnQZ067+x9HQvxhp2Nkquun0RkJGA1UgX3AqWMYsvwSkJ
Tbdt13lRU8vi8kH2uMjeYKoDLduhGERhiZs2ynaPDuEsPWZafY57QCH/gkGH9DiN05MT5g323JkR
uMyPklh2ykTmy1XOUW8RmeXfJVb76t+NHNtqz4GYftgm3V5D1TS6+nCGObEZnL7FSNsOQVeCnJik
hw7dMZw8Yi7XsU1Wj8GCORteA0H9Xmx5gCZLFRXfti1EApJ4PUjiZgMwS6UKLK8id59sWLaFMyGo
Jmu7/5tC/Rk2cxfQlAYYLRo4JiXJQeyz0lsfFkE/2FcwGyq/2jaIS2JOzcb25s1Q0VCTcYmht1km
twRS4/EIixkAWflyb0GNb0fOPWQeoBteHHPtrPaarl3OSEIh6Jhwoz3WC1aagpDv5aIKbCNsLYVt
Zn4DDK4zg+C+GXS/fUZignBLC9HfgmDrvnM86JuTF1S0A2CbSE9LQZK3DiMdk7xuo4aSNxT4zmu/
k1VupMIfom8QqNLJhBzHckQwyji8xikUyJ2YJvtRNLELccUlpJgiF4qdQcpqpNH23u+s/khwbHsd
/2WwDnYwTcrlIuyRJdQcK/aqkvSadEa7805frLNXqkM9H0e0AQaxAUq9cW8Tx+5J9so376oSrBUA
5gXDKV9bnEa1/wiEDSN1gh4HWmchFfr0xN+K4kfyPu9jdmzNnuu9r+sgwllxCtNzR83lkIp2ISRB
Uj481V5SlzlNx7KVK/PpNekezMaa+D+vj9hwo47qVnJjYN7//LrrlNentOh+vfg8jr9KBIDTebEQ
H0iiJZ3JapBdWTzdy8WFh6W/66+1A4QBi80PiDxyPamQ+BKkDN3YPy02EWxq10pf86Pods1KYUJd
QJLYMgu2zSGa9jKt+E4hY27G0P0Q3Sn+mo7OLwb4gW3iCrcHim0FMkX2dzmcouXFATZbQIjcctCZ
TS/sgNCeFpdx7eDF7FfILv/rPNYeh+3bd0a4tVq/fnGRxPOyv6lszRlZoh20WjHXqJs7ZK/G7TZA
0aHX5WP1ua73j8FgKfBDjnz+wm397b8HAmLHlnBZZF23kHu5dunTM6+aFteYhQpf7rhS+l29/H3G
4uQTrx1JTPalFYoy0PIHKDMtHT6hAEAHLyAAsD7UJzRuFT/ErI5iWxcNo+HBS41nINinJly80eDm
Indzh9Z8fNO1+NvLRw5JxjfXbz5To14eene6QG4zN7MWfc6NqAxOugQYnP8vKsXvzpHu/7B+sNF3
Nk8lW9E38dIlgDNTCTYlEVUitLCgjpdgUMaapUCNbXoZZK1jYm73zfIrma1o4La9WyuWUzBpmX8R
tuBNSyayKyII1iWJL929tawlDuDlE7MNEPeLVS+Dm+N5lX+8qYCLeGUZeWv4J745RbKTMccYNUcW
DrwMradm30oiw8b7wWEILdfMnj/KIQR0CKYW1MWLrPpxdRmwvDpDYj2Bz2JqV9S5XTxPaYfn8B48
MJQETTdPwcs6A+TEaTlKi6AkngGPIhi81bwsG76wNaranuORBZOGNDxMmr9nWPu9lZUy731fLRb/
OdJgmFxTRylU8BCEvmyTfZOuJY/1HrlgFeUy/4hXkwr88lLarnJ5P7EM9p9l1yJbs14nbB336ANr
h9lEbbeGgLGO6LhEwKHp5ljbiWSVaNSsDYpFnYIOYqt0msNZJkMMXTwGAtfVYXRPE/2W90MdWUym
Z4G3G2W0BJwxDdOS+Rx77kQ+baYnPK/8z0rgCeVVwbUdhyPX4ego0FXge58vEMgyXXeuAExVhK9A
ReBKG6Jr/VUE0O+5I2oYWxSYUJzxocmIXwgy3UxR2K5j2Ya9vY5wxnd4ca2+cYYBQKqhVGxb4y/q
9BmR9oL4dd1KOQ9Rou3aoyIG3D92mEMqWYPUlKZx9bUqWG3lbYHvzbRfxRu/djTtcJBkxpB7qx8L
rn7Rt91TxqtFRln4Sx2j8xObpu4KRv3g3FPAjGVpT+T2Gqx2dNh5heF93UpTjjrRh9+9oUtfyIaL
4PCz1DVGnO/VrslhBmj8Ww/qpnfG3fU79baGMHGgf0jq2TbBIgBIM9/yPz+O75NafbW7nYPWJm4r
5mXBrO4OsHKNWtWxE3Oam93otYdYa9Ua3h/h2jlkHZL1ar/dVbwhcIH1+JolevMqXGeQZGLFA9St
L0MrQ/zleOLzxFRN2TON5UySGfOmQL2DzD2XR8Mn26ioxd/UVgoJcW8HlIEl+o8jnpjETPDtX9CW
tbSLpz33gEQvrv8t0Z20hQzJVP2b2J0s2f1A2ZWoFooqVdntrwseDnY7sVSeRWmoxGtr/8gACnhR
75WtSZnTyh72F52FW34+Fw1mYhJge66aHcSm2efc2m8qTx3nnGT6lmSltFAYC3cR5hILqKV089DS
MNGSWe5RyvyNamWvHSZj9Q2ZjJxLAygOT5WG+rGLube3aCig4cz7gC6tGP8BYWLrQy/54+NMFdc9
25RcpU4TFAN0HdbmV2uXM3i9jCJdZ3ZkvKRNuBcaSgOwBfETuMGc3wK0GCsupuLNC0gcCJJsAXTu
7jpFhYGSIlog2Waz8wzsg8QabB+MK4B/NVgQygYUpPk5RiEylipiHaMiMxRSOpNEjOgmW99RoYhO
TN52cLtHjk5tNmKUq7DweMkhJrONy0R5q7qBSfLC6kNScN9ODS4QcjNUd00fAuJLwOQDyUuHHlzj
Zs7QVM22oSNe5df3yuXmdVg9vbskYEHZQcV7oSonEUDHb1UpbmvWwPaoAlZ6qIKiqdJ1DH/LqPwJ
QbOt+7yhSRU2zUf9DwykbqJz1E36aAp+HR9AdXeFAJVmMKVZfZvrTvpGH3sQ1swK1T6dJbWnWPDA
rgU07DIE5sV89r4krFgy+uxbL14ij1C0dsptu/s9esSPGLA6a7rRcaJViSXPwnWrodqtV55+Cfyu
JxLoePSNKocfMBKtKpQOhxAOtAovycvT6KEaeTC3vpXOqIWrAGnUiBmxgXm6eR6EWovcE9YRotmx
LXMBMs2Od8Z4eDkmhlgzrzmM799u0lsAAEnaBqkjXKtbn7kD5L2zx61ws0QqLYn2DihjMkJYFOaZ
XJ4VxlSKXYu/tbI111sNqAPvDvLEReKI1B2tGgCTfi6YGvKhu9+HDnnhhvtrZKNaQoG5jJZpC2Rf
Ew2IMTIDLoA3Q+PzbYNUU6PJOqmLPSFqGiaGk4DKatdwbuKuJQ4QL+qUuwKfhwVRgNV9cenVlA4Q
drNjoiBffHcMB4Qo2hd7+vvM6eZmcUuLPkQy4J732+275Vku/giaivDV7MzuGF7EcaXvK6XW+0dR
N48VztaQgm2Xyt4x5KBDUTKr9yjVeYyeR72O/V0SCwRA/kZOqXpr2s8C+KmJmlisbIKa1q1f6CbK
yh7u+0qtblfDRF8aCofbhgUgAuZemuZF7OdffS7TN3uWuOmXn8wKbpvw9NHOAuU/rLzji4cl0LZD
yZp2cqU0ls19qT6hAWWIoN8SIn4ooVmECmYMyjO0OUx4RcvemNJjbie+bKbg5+T4ZOk8sWK5t/0G
ofoBhql+DLdieellZY0vKPHTFicLHuKdjheYtv+pnLVnhMk5Zk/UN0Qgc+3vH+i6tN0iDCNNbG7T
6fTj+GeqsYSnHjSnelf2MsrDQpidFn/+ZVAZ+Am96CE0RzJmGli3jO/4ISeGPIX8mrRQiw8afevs
EygSX/l0EF4nTH7irvbCnBXydlGx0BRgvTbsuqkk4hOhoVNPHQKioHxdmiYkC2nY+uzjvKTM9zzR
RbjX8vejtB7GPAE80PGzcJijn8yDicEUMtlNX2EylQQzTAEKFgcxTieo1+2AJMwIsESE4iasrSJ8
si76B93lRGS2VyeN606JM/dvUkH531VrLdzP/kLyYVGMtvKkkahiUhntVEOYDavzMiXt3duDH1wm
azpAHnDiPslar0PuciVQ5CVM+/s/J4i8D2UytpBFsNxqNOCht4mvLUetEzH2dnIJ/26VFh8tqakH
Tjm4f4PIYVxzJtoDAY0v10tGXkX7NK9rRHHIlWR/qhGdZMMQY0mZvzdq0QDDFoxKXIG5FmSQHT0m
1Uvi69Q+2qLuwBpg7Kwy2Q1Elp1B3V+9ZLtF9c96+VF4k3ynNsLJnK+/RDGZ1wdcfF8Owt/E5VS0
po8LYndRHuQSwf1jwV22JjZww6oblW3rKzL5jwohgVEb8MtUlNRze/eMryrVLGEyOie9bBfN58o9
N2cvUmzUTj6Py6KMb+a2j5iBH1fQxyuFJoxRyh6ufawsS0+WgNpqbKB0LWkAumPYj3esb/F03ZL1
NcIqYugbKlU6FedfOj8IwlqHJWoUW9K5QYsXeq3lRcB5wtdj1RuN2W5ntsxxsE7cLWULlC2c+45C
OJdk3DCg/GuPmG0y0hU/0GNaks/WQUoY4E2YyvKtK34tu71cxSDxRhLOq+QE8DZ+q9mq+zTDZ5mt
33LNvT+dJf5mE8lUEuAG/+mdZyoE+WNtZGv5hEQ+MGH+1zX9M9I716mrHoSjx37I7OQN3r4VVvwZ
qfGz2wdPrKP2gCobdgT+X087RMt9TDSUwr4Hh+ThpgJcuGGBaXRu4bt7AtbI/TJuyEen+EhisYFx
ME4piKPdzotYFdepguu0QCJCAgJfksi1fN6pTzc57nHQENBUEgwyhOvrq7Zt/Ql5d0pIj8xAkoSU
7der1QtAhLLsRFHdaSA2Wvu3qLNNTBajd1KNaAevHdWvuPhag0lsKQzBu4ThVVvWRGgbayjW9zGM
nzv4nvKuhbpvDXwC3I7kbVZHeWk0CLAmJGqg4f5m5rAjdYIKwq/quyuI34L5sDfOh9DjCdQabi/N
jh+gxWEdsx3xEkprrymnrcNnvbfXunlMLfncrpAZSzZ71Ivngf4rg5J5Vt4ryUOFplSJ0V9/wiZP
gP5ZQLxXDDVNrbchpufRqdthFH7sApBlvqzx2il1kOGN6wC1qyHrOjZ3K9Iy4Ezm9sYIjuTzKPyf
13aNIlI/ZulNJOa7d0/+ug95jc99SX+CBqWm1+2vZebslU48Vfht64NZJar+bjCPfHnsM5znNFrK
Ml3Cv1XT+23Tfwpwn6Q2B7BRgLFA8rZWowykt/PwgDtiIDIeMntEt0nobdCIhNZEv/5TFD846WEk
CclfEOs7UElASpmYKU92MgXzqXKCsM3ivKVxnFSbwbWIxszYRtjNyHOCXfXa/RwuK4UQJ32o6r3Y
aCr0VgegpKp0afpdcCRyXXY4TJf2qfnwIwHOnFYmnrgdGlqROe4W0ZY1d98Ds0eVdPpb3t0AEOVk
0T/iARLS5fbo0xRy40ArG4B2drK5Y+ar443P3JoD05mOYEQjLpLjCXBEa6VL3HAUwA31veAk4WnB
UQntyVxCutYl3Wj7j0yl8lWJ9BpncQ1xw7hq2LyqITFrWvml6M2vlPa8bqZQgZIlbhVxxbm3JVKu
um0SUtLaCju5slIw1+I5aHHAs+VjYRtH7KCf3yJ0AjrqQXki2bJQLUVI9huCuQLFPdc7WpJmdKvn
qBV073En/GPK7U9VgvAxdDIWIv5RPVZ2bPNX8QhC5IaUWLl/6VbF6cd2vEVZa4he67q2ymnfugkD
qdXNACLRh86phK82dr5OHG5xysafGpes0SDrzNBiwAJrxeqjqY4baMJx41038jRGxXer+aqE4u6g
rAbzlwkKcuwtgU1EAirhjBddK92vB26EIIrIwrs7Uydle6hDj5rFgng2PylIWsHn5inUS6akVcKL
SLgykdr0QuG7verjXKZNXc804jl92R14k/yLFkFk655xYGgDE6ZuQHAOUk4BcCRap/pg1Un0ZiD3
WNNso4TqoWW2eZkFynytsifLjxtGejDlF06QzVJsSHiax6V4B68/HFnwkAIZ5/9s4pWIHy4cBDD2
Sm6yaH73QqknYnY8rBATWw97kAvNq5WLkDBTXb/a8ZkwDeTv4et9+utmKpK+Gp6Ii3S/SsGVCriD
f/4wYDJAHmC1qBeosdlyvAom1GPIdoNMr4chotpitKI791QDFJrTNgwoWMBpuX/e13zH8jCSay8q
Wg+VQkAJ/TQYvHDEdhcPAH+v/XH32FFRKpIlPQiIl1v+lndkIAwyyHFvEcVBTfimiri2hORt0mnI
a/rFThY3SlQ3warlca9Dk8/GRAPaxPSu5SL2vSiYflS+bCyEQaGACLMmNG0Q/VnBNTpRdGnnCDq1
Zxlq1/a0djF6EUmATKhXDT41T46XZ+vXHeEr/qnG87Hc1dMgCBQocm87rQy90dutjHrwlv6xNqV5
PxayMGEkJ2ydtFMnuvPmMzAg7Y+z92sBAalWn0qR9hxFmodQr/hx3vO5NPBRwwN54niUEt1BfAJZ
Xki3skhpm5AZGoptYzNJNFLfsq+GW76hc3fXe+bWo9yDvXEVK0eiT2z2+VrctkOnlYjgwjr0zMZ5
BFXEpT6rquZijlwTdnI0RK9OFipia2Li2udWbMzkD7K4jLMZEgHbUDJ2YrvvAFqOGk3PePFfliRr
yW6RXRD+uQrBA7cEr04yCGmQMeD1IIfY4xHJZGc0oUhlzmhvDNyvNp7rQcweOigPj2a5jZS3i42y
CJMNWaHb6lOv23jdbqYfozYtya+rpeKC2Q+Pf4qmDZRLM5bF8ZAveB6Cm37+EiDsYd3vzTQHZXSj
2ANTZTQoaZRI+8MScNFuqmcFt1OKoT1kbh+DRP93ms0FG4bP4+I/jfE6oNqHr7ecOzb4fhuaoGU1
uwSwBpLzarV4ZuU+NnSDVMge7Xi4vFq/AuGmRXJHlP/StPs8epLDxRvaOctpsMywemQ6CaDItymD
WvkmnTJ1lLZZWEdpDv64DQeTm411jjTaCS61GgKab+ox/MgSYDKaxchEoX567lQck4GaziHwj4SW
UBN/8SbmbE9R0NI8fmVTX72FDI8guchjJYKieR3pygn2rlrWqYzivilKQlx8bWnyjMU2xlErM1wT
AXU8ByidjBPOI+4+0PMe5XnkH0aRbHA9p08vt8c9fe7lsl6KQMnzgijWJrVcpczsi5IyS7LTDPQ5
98kMuM7pBM1QlXNV+KP2PlCehYJPMvoCPEalExTwSKJDlkItOdlnscUVUvlk27g7U7HUYmKp2M56
allMfgL/eRK/rpx5KVbvphjkJR+T63UiKWB0g6PfHmkdEQCiSGBQuh8dxseSDAJjUkYJ2QE93nge
JgOzElAoyc60QPgl8Kflg0zZBSV0XJT8pRRPtedIoOmoEb876ofEgSYboynHAEsddh5WYiPQPLzi
EQwk5iuTOJ50brAcTh8+T4hRPmTW1ngGEt9LoBy25UjNtvknFqZ+uXFqmUmRn3VHYSrCHQoR3lqt
D4GDnJSMtUCZML2T60lgTiJWkr8ZvOOkjmin/4SS+7daQDOQHFymVZvidV2019BDKX7CGSK08943
WAVCA8H/ne6eN2sQzYFsIt9B7twNKbf2vlIncDpMamxXprTvnnnnMsVC7s9fJeg0Qh4UNrh8IdCa
/fODmcoBzBTNoR/TG+/7fsa2C8egqVuU7sfmy0eTWv56oL8TOiJ+OZdj4+BNBv4yVZNDce2hfCa3
AO5GAcGwVF9vDn3d5idz8qTKPsu8jCVlNaio4sS3TDzbca0WPLJ6lULeCpYiBiKNec0YXqVC5dSa
EIQuLXKNyKWxHqUmcAlBGvlokC/9WyxhEcMFi/Rkn8SJktGQEmt9k1ukE6xJvmmWsBcO9kuR7axR
MvU+vXd9Iz7kQ9bOp3QEzkvzjL2CEgw9gbCkZH3X7fjY8xM/CMZy5tnzKLW/TdBSzb6uS7ON5t3e
aWKnchyM2Lmag4XA+r1IUgTrluRDayueAKlv4a7UjXrhkkBMERdefR/hHg4FZTgOKNJgeReteoZ/
pBBgIqvJxWaHFXXCpyNIGnHzDhK/KlLeSKQwRXhIZ13MRWsglttiM1M3YozxFTMPjdVpmhkbAmgh
ZogD84HC5dkno96Z4sTgheZNMlt+UJ8IH0tCvDxy74EQQOtt9X+8AZwkTTYQv3NPlGZOubEsezr5
qC60GILHyWPEUCJERFKK4+tbF+/CT02DIi8xM++M5uNwrz62sKNezjZtHrGnpTVO3uFaYp5AUKTq
Cdj8bAO9p1YgS3zxPCCGJng5mzdF5rlVtWmCyU/JfbtvDwxcL9l4B5CfJCDChH9Nv2f88V93iqJ2
K2GmMXvtzA2QttsTk7o0m6qB1sUh+ZLwiVMm8MPUyysEYMgYtV33BG+gYH0hkfGE/oJ7YXioTSXn
AokWyoLqHTVit03FxXIfPo7+hYfu+cliogFtwjeV6aA/dudFGxIY5O04tyOIEHE0QhOFudaNlokG
LVLTapSuFWeJKxtpUHFjIkxGgnnYP/LMbnn6XdPflE+xWZduGzRo/Po0KzzWgIfWso8OCHejvZmA
E5LRqimtSqwg4a1a5+xlQ8+PlQVjTyARcLIOKf+YOLlAHc+bWBlKCs/TtKbnac2/Eh2nhMQQ4iyi
9+cffMmtNN6KLts9kEsmED1t9idnb2I7uXAdkSDxtOX4hbw3ooe3tKwi4PwUlrHQLGkB9sHmDAST
rJV2YSov+40b/uj7wwMm3U7fFwYwEfMV+rkZK5XwcXhJBxlT37bYykDJSN6VOVorcnZBXNXa5Z2g
H8WqoNPDeoIl7uqheME3bDFsHDvAEmaQNdznazcWrNrkVelwm0awwa2HcDGkN+U5loFtLz6mOpIn
IfXivgzvWP/+x6SgD8vUdk9wdvb1bwu1dm74OCxBtKSXc05yFzDV0MUA+5LtFS0jdcssRdRpMh9x
lxbUl9AMmI6Aw1IYIHFIzMQq/3vNGqR0RNv2WczYYrChdrLz5RZeeIXmYhXitY5ng+MgmoxleHxN
JOzAsm6qoGwN25a5NKmp3GnJ8XjmXHL0YRoRs4MEZ3HxkrR1ZqmkIYTIDdrCmv0waUFnJZFRwyrS
XTd+9cjGs2akAF2v9ePNQVHoq8KPejxDH+9m+pmskilnFZ8YDQ5QQ4JdwxBqGEeC0SczRX94Sws0
liFHzUJ3DFtYE8dg+ajvXjby4XOkZFVmSiTmcbllrMgO/PN7tKGt2u/bL6DDJz9qlutrgOd/YNJb
fnIJiFLta0d+LvIsHzOejwOg3dkeAYOYrhAHH9EBo21OH8mFPuDg8oBLuzgSF+a8MgtA/7xXHox2
SFsKXVqzqwylq3Pbx63JQkyAHda7QOJZj9G5FCQOwk9/8dxUnjNk14e8c8IR9Pmgj7fjH3hlk+Mp
1aartmTgZINbU6gFWTD08Hj4Z2SpU7HtZuY0RQMLLJAA7qGnldEje8FZuD1fVBPu4a1ztHJrRNPZ
UC5o3VL84SR6V2c0KKmb8B1Fzp/qATDpL9BNlFeJ4sb+ZtbP7sfnQXQCYquj4/8fOtsmxJfT7/Z4
nS5Qv5U6IpNY3/WIVpQVjebGV3KqBHxI+15ayxz9ko91euFCEyaDykyj/KHtaZu7b2Qx91xG3n3c
+q3VywgElI4PlYZCEemesJf/t3+4xWiYxtsf112Jl6bvyMuyj1MdNfpPFbCNrM7lDgsRidaTPbgr
BT+O/ZYdKc7fFJ6aI5qGby2MwsR6eWty1w+wE0egdTjbCH7KdmImke1wYCwUMFV7H/CAD4jp/KaX
QJJT/kU/j6KzhJ4tikqdnv49ePH5pbL1sv+FdUOCSTQnjDCWjrpp9/uqgbf3oIkSRSVAZQPLi5O9
y6Z4bK/2xdnDpIW9mBzpe9U38yOS9J6VNpBS7VuoDVgpTiBJts2vIx3L+bAlJjERoXzSyRf7d13d
nNCu0wmXhYFOT1tiNtQgG+VdYjvr56qKLugmN54qakUYIEZbIHBZ3yn+XD5PiVMO907sRO/bHfNz
QUHN2CKwgsBfrqwP3K1ISC7i7IbGcF1VKqKiC29Z8JnW68k/lprVIbEyBgKFJUftO3a+i4WAfHDb
bz/RjZk64qw1IgaXYXnCumPK8kB6otDec4+MNBRb0fxkOhfpXMqUjcaG0S9LQbI8O64MRInMmLOX
+ihjRMPGUhSZr+mqhldnudFrODsELByN4tZ1HLvv3w67Ta1PNEr83ayelY+nR1tfnQOHKxiA9x+r
abTGKzCU5ZWkGdOJtA29wMPkJEmmCUi0ir/C/55yoPouUBWYq1SkKhqAFnRtbjuzOiiaX3n/szuS
PM5mgiwGOd+6AXPc6JjcWQTwdTHBjalI+c/i8J/5ukdpVbck/MDnpGEWBjFc6rqvQMXTE5lCg432
WNTOfZw04R8rwmPCueZosHghgu/7l6KTAokUQjo+48hLgWxxjNYVn7osF1PYpe6IFT9TtSsRt4XY
3ghli2UmpKFrxcPsHIotm2y1RRpIcN/6ItROvLSHJZDFGpZkCqbr5Ged/9bPo8kteIDq/TQb+2ho
SkeKe3neD9cXvrRCD7jBs0IoOyHLrLs+I86ejTZj26jzh5tOQAhJanGUdz3GxGGmuYNeFSOFZwIp
hoPeXuhZiYWWQJxWGX+zSELzc99r4GsPpw2D2V6jSAKjfHL4SWzpBWuXF4xKlTu4tgXKUSE35yje
6ZfOKwFNAMFUtvbmxhHdNvEOPEkckkMQJ/wtuALOMz8kj0l0ZV75fAF8A4R7KkScnLuaUX+BitTT
y3TB+EqxCm8tZwX2aH+U7nkdcM2CgGGzBZ8+gl1ehueadPVHUwFcMjE/jf0VfdtMq4sPKBlALjFE
uT8cfCGYiJWriGkE0GSfOH+q9vRv3SRmcbwNPCccA85gBqiFZcE8kFHyxKmdsxSpoauGmYX+WseL
BBNyfADi8Nwm3ihU12PYGb2d5s8PNGF6RsMYbQZYjZ82fTJGunpSP2o0/0M2Kc17l3oeaYeQWALR
K7YMRwbTPYMRjjcv1LbuzF6F7I86KyUSPVG5PGfiP4dIWm9uJYE+rgOHI3PKSrGbkeh5C0QrSw0P
LKNQ1OAdbxDyIFaZ8Bd5sMakwjTpvVNK/P+cIWERYPk/TU8YW8i9b5IbFW5o2LXkc7xxALrpF/ca
Zo1utoRRCRIzu/u5fiiTxWVRoAt/LdNHgwoTjID1Y2XHX5FjLyc94yWEUU8AtavK4RzVuKtmfNsp
5woXSmRfOx/mJ3ORk+cmi0RRqvl4xGpcjmONNEfqVVxVkPl52XtbJYvu0oxPE8UevqnNl+ejpVG8
z1EHEVxe1E6dkITjOzX2IL6INB/i/HitIy2kAKVnasMipKcJ1EYj+N3gEDbhNAOyOHs08SyIRx0/
b6OM4Bc7H+cK5tFCx+/ws4xmd5JT7LPeAxYnwLgFPZMi+Mhmt8nKMNr8pNdktXcD5VHOj1x6RXg9
6BgIjzxsJVVJZ6NNxBCfFih0aIYQQGg5oR5l8+WsGslDIFwgATKkxoHB5WHxw1w+SY68KNTKZe6i
GhxhPCaKOPSkpozwO5VGyvjLjTtLUCEyYMO3N6QItFUzkbfxlk3fD2OxYBjg9frsstpc+4COR7/7
j/MirdFFIICMGqaEKgT+5k7/2XVXxqkO0sCwz9wHsLiCP2bZU5Jrru/AUdpLSqrRA4QxyN2oDw/z
MBHmZb/syeF0USSrqG9uUFPLSsCgcc9f5tY/bMBv8gMgZ+6TtVK2Kg+AVRUmvZ1XxSRurYfXUUZM
Ds1oXKc25sCSdJTZIuG0kFg5cSMb/YeCC6/tYjDp/hE9XwFUgIVt/Zn0VzFdqA+Id4gGneTZJIPH
8MZLbrkvYAtG3jjGC3A0dYn2qy9gfyn2Vb7jvFyynKvFRLmvYoLIRhit/xBgwba+NqRE66Jrx7ON
IMYB0hpYGRxGmqK5rqxhoauSWDL2ArzGJBPuIzG45gf7nnTJV4v0pHgLxvwnRpXw/JsNv6hOmD9e
TBugT+RNSSBDoEh8lAOXf/iiXfeLtgv9pFt3FdNqD22O8E35VWZU9UrloTpEvPJIz5E0lpyu5muf
pX/+tNrzPaauGanCfFIVwsGAhXDrNuY3p1mkkAgs4kWH4DVjOK9666HCWMoGVHylf+8E3Dlor5IG
aZM3IxCR0S9oe8E0b1uAuRB7fg9HYqCsn9itIp+yQsee7G5U6EqZrJw6/zyXQDiQvXbgvWdhpR7E
TgcvYTJNWYliAegC4wx0c1EEaQ033bH7UwI42O3+GW1tEhoaHUbfh20bG0WE9ZGvPGxaIXLEK1Sd
Ph+fErGgNqHiFV9X8Fx98dhMpu2iw8QjsO78s6KZ78fh0Gil4YN5oQvQsTYA+1XyA6KQrKE3xRFt
yCSUBTbr7twHdJQdHY37U2hjuDayJhM0dJJPZc2RALqqzfknHGIHM08Q2HcsaqdKIW9Z3TOTJmSV
wT5MpEfKqGYKVuYVE10Yc9jpps5Ph0VpxwjWuAkVt10l9GslERh25Ut1jJ2muFSfDlMoJr1Lf0xX
Jq7vPjoxyhTyZTmaU7Jpxe62G5XnHrS73MH7nfDNaMNIq3BQS6lWFk6WC26/VBI7x/sDP7qie1+u
HRCaeSLCjIOg22xSfv2a2gW+PrYi8sDBWkx6BlIwud5HFfvF0/XiDIJBOwIRj4ohuhGshNU7sAOW
Ax0n1yOb848eUr196IwydFNiNCkPphGmVUSRqbMvbJ0vmWLuWMv2pFrGMPaUFIgfQ1P9LPOYhPWR
sBxWfb4NDU7K953KhGUPZe+aXDaDijLG+8IFqVGwAnUtg+S4iVVNhmDyR89wpUParqWlw3W6tMfd
Ke3wIHsQ46S+Q3x+sMYDAve2IhZErFQXIYFlu6iXz8llhMy/u++lrE9SqH/THYLCqvqkvNTO72Ri
ck4eT52VbnFbSb8fBIMpWF8kFcP3j5PdW9mF6XACyxxTLDJQADucCyzitzq0ug/bpsWfz/lYUZy0
PXSPYcfLUqQQNU+iHL2FnrLRGhUxx0jkwqqmt4d+w6I6IbN6k2oq9Iog+kzehBx8bhcM97OkUprT
1WszmRDCUtDFUIxfIUjVf6/MrN2CcR59320kDBJBlnITM5zwdUgC4T6SarRLKtEAGcAFp6W0xUC2
1UTRqRAW8yLMijLBt/tmrMIZ5AE2D8QgLM8tFa32KbW7/+3GdPaHM6MBbDmRZh5GPG6dNXzun2E0
BNIrtKhFq4i7ECbkhlHkRJyScE3w9zsFOPHK6NxX3eRhiGTYaAnknwqYDoT2Q+IIe0ExZstvtz1r
s/BebVY/dpNy0qiR8IUQOpBnh/o9Nq+c1aGd5ST9ExwGHE9OiBP/rg7k9rOvhJ0fESqWNogoVgQI
ZfDm6hx1dZuePkXwOXCPOXxDV9K78+w08pzHaeuXIhmjW06vjSBrYSGzqDNr9Uqm8g7FTZMCOV5U
wfxtFLE4JfxQz57W/Wx0U8eEZTxrFRwdPWk8tfj8AmpsHFTXcmQ8n+WrmyX9lYGgMUanwkxdqaG3
a+JY7GhYi6A1sn+tnzLShmUspLEXiO1uVpBfO/MgQXQCFeKg1qItnUgmR6skGQOjQgDuI6TlLZlQ
AVwP9+2bo2zViP8YpYMnEDaQIcqwPGE6iYKwsoYPp18fO21LcE2nUESk6oa8J0oVqfUON61Eb2pH
6qOzq7/9glKBROVM338Hs7d9yUR4YBI2TbLUodo8KoDeAUnZSctLC2mh6txRODVt/rEOz0u0S/O2
iMZiENwDezKVaxkEx7TSNIouJz43WrDh/0W3VvQUnIfD0wLzfVXNMdxHIOAJi88ltUgkj3sluoIA
v/Sje34Z/Frn61Qk/rhk+nIsp1E9/07y8K4THKuJxPUtb7swVojrMfgsbI8sEEeOu9d1AZ0L5pGh
ZsSQCkBUBvWynisvszqkz9vij+v9ixqMqjgnRKXkFpkR0KN2RQnGMMgBUZUkzRs0uxukQQV3sN6P
sBfkKVeC3X2VdlGM+07OidhNEHxWPf09oW2KHn41ZtM9kjZ8S6v9585fj6OdorrnH5bXAqIgLi+V
onf82X3Aaqh1ua/4fNfPjxO00APoNBnXimBuZn6og28Nvo7Nl3UtRPAHD0nK7vidcCGwYim8PGrE
JlDp/wZ8Q2cqgGRqmJVTv8mYkPs4++7F1H3UP0JXu0YQCHx3APmehymXuZ/rHtNGIwm4ZGRbhlAz
BC/7ZKdvZJGUnedimY60LFWdpMQVijoZ7BJ22C9H9fZGL7iQgy1nV1RGP2wfqSJQ2uqUCmInq37I
Dup+UMkcayVbHc2PcmQOOp3yYrLfOvpf9c27tANEx8vzCXPI1Jc3opm6sBnr114vE+Gg+b1iEll2
9PUszV/QWJfiCY6OhepW9smpChp61ZVir3JyHSEpL2nGlu/Lu/hy1tqnET+1PGBuBMZMWzvFjF5c
H/IGhNkeF3lRYYgN/F/Kj2QL3zYOtRulK60EzKpy4NMcTrbHH9cdoqWsihOaNnG8J6lgNa9FqcZG
DV8zZC1Neble7TPYRY3KQNg5nD1H/Gl245s7pmJXlBN/Jo+zdsLKux4a5fRrdJHGopp6m5i0JUqg
jhs3LhyJiXuvuMopYHelNtgKkBIA86MB320OsYrc9xjpAqTExvfk1SkzitOEVk6wrUWW/SqTmfL9
7+EAVMPB9kj+3zsdd70ebAUPPnon2HFQcGf8jKM9wewIIUCrv16pw5JoU2eYZZXnJaxYx4JcLJs/
55+mjFg6sRKudV2bo0lvg/mnniAFw/ylwazbAXMGanrCSeSEFhHCb7B1V8zPPfOz9rl4I3ednQxE
UE8t3EpAgHH5vkNHrWtrkzym0pxHai/tHHrqTLujrOGAgDeQ5h7vyzjPbEyzJzClwnX10CEeiKSH
Oz8r702W73zJx9tiUGVX4G2oXmhgdA97UEIekDwesgePB7zquXDdQUgUbgGXGfUKK/FNds5gmicy
nfE25Hy4yqUWzzHzBFhdG3LxzsI+tAjjFlyNxoUo5fVfK981iBdmzS+CBm0zJXPA5K4uZpttz4QD
8nt2/G8onL8TFPJMrf1e2hiBwsP7CHs7AwDlr3LEbxxA0pEdH1nF3qG+KPuB2gOZzQH/broAKbmF
BWMs6xLwwe8YYaMjgww/R045rp0JHySm+qjbPRUqp6FrKXEDOlXXEAxpnxP0j8epyng0QjJeK0nj
M6QA6PMHb9vO8bHvK4Y6lNF/qu2ALRo02qxUp8ODBdhjZidb+Yz3ECPO1dyftAdzV/sAbHtfbsgj
0SwSn/ZouYgNzEYEVzdkVfHwV2dxy/+jigBxFHv3KOvmxo6IKG7opQnY+AJ8iRu7gnVWw9MPCJUk
ntvAgI5+GKrb77HxJfbTOKnx18RgJrE4wuf6ACvKr4NqwA1otHhdSlPsV35iFaaKSgfjrhbDo3M5
ufmJybE2rROF+buunoAKNDK4xClMRQWqMWDUYs8dkzgoyP7tJxVwVF0nccSMnuEwKk7xizPOZ3eX
2oUESZsefYT60ejuc43sa8irA/iF5j1uZttijYXD9OOlvp8kKnlkQC/lY6Y+h/BqDPoAtdr31VKt
QwqToQ5aUAc+Qh6qnfHDprr5rb/HW2eokJNq1DjeA6fux3SBHVYIkLjJ/8pEEE9+3vuDJJwPccRv
QG5e1VTr6LjX+w73tUvun4rgKQXcJ3y3S7mS8YVgjJwWGECp9DhgEodD14eN2Bvsu9F5t/TviuEv
i9ESbKZa8x08YkyWxIUL8uWRtJSgnBfp7Afp4bB4JIF+1jYN9rDSxqPL1AlQ1BrA3oHYemJ2rSP+
PprwKKUKPoPFplal3AnDEglQbAtx9dI3mHTpmGTHJ5lwgcpGZHR/mWSTYVoh1EOnXFgAHpSeCMM9
yfwfCIhlxTIN4cQ/OKz4iDPFi+dowBIk8qlh7EyK2o1VERRQt91wRgeUL3AXqHWqx87h9WBtKBHE
giNHE2Bidf4zpjtc/5wJ8EXMPhIfHkFMVMyooLd+acyz1ZdGryLGR3+ga8/JKgkxUAA6rRUT4e7Y
zHPwWbt9SnLJMcDw7oK/HIYuiE+Pe5DfwBai3bp4KeUXxvsLkzQ4SbqEqt8LfmG4asSHoTm6KwbC
DAjPe1E8lod0rAJlzi6QMKrd3U0esTaPEM8SCgHN+1lMS9N8qbhewaA3cN/6x5PruOkH1SIqAgCY
RUgj57MQqfNHYDozSJNtTXCc0ZdzJZYhaiFdvDEV2oEtriJNHRcvvVDYoY/h8+KGGaIAsJ+q2f7B
s0LrZj1wyNKkYntQWOBtrDs33+WZ5qozFRB0R9TE/fxcFoKaRCAZLUz/BNS3BmxiYFr4V+yR+Rqp
L8KH52Q61mXBZ4DclGP9THjXFeiAnKLf7zGzy/zb5mhdEiVkgEeFnTXYzSeE4O347JVgRSu8Odns
9zE0ddntTLXSNoEdsm6paa4HnxFziI7MqPBR5QnQQ3sMrY2smeAodHpwouqlr/pyaBcHbvEnB7Hm
D4dV2X4uBvyuJGICDozOAgu1fKdODEtWzAXWaGQ8iqeB9m2bi3HlaG9F83Dei3hKAkgf7WcUBREy
uU6BPlW/rFoJqz0jEgV7X4InRkRuq5cFQPpqHIbJesuwNxjhTCvhw2ouNZSsJJNryQ==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
