

================================================================
== Vitis HLS Report for 'LinearImageFilter'
================================================================
* Date:           Wed May  8 18:24:02 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206  |LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rows_loop   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + cols_loop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    345|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|   15|    6030|   6125|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    557|    -|
|Register         |        -|    -|     990|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   15|    7020|   7027|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    6|       6|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206  |LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop  |        0|   8|  1674|  2541|    0|
    |control_s_axi_U                                                    |control_s_axi                                           |        0|   0|   354|   568|    0|
    |image_in_m_axi_U                                                   |image_in_m_axi                                          |        4|   0|   830|   734|    0|
    |image_out_m_axi_U                                                  |image_out_m_axi                                         |        4|   0|   830|   734|    0|
    |kernel_m_axi_U                                                     |kernel_m_axi                                            |        4|   0|   830|   734|    0|
    |mul_32ns_32ns_64_2_1_U26                                           |mul_32ns_32ns_64_2_1                                    |        0|   4|   165|    50|    0|
    |mul_32s_32s_32_2_1_U27                                             |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    |udiv_32ns_32ns_30_36_seq_1_U29                                     |udiv_32ns_32ns_30_36_seq_1                              |        0|   0|   394|   238|    0|
    |udiv_32ns_32ns_30_36_seq_1_U30                                     |udiv_32ns_32ns_30_36_seq_1                              |        0|   0|   394|   238|    0|
    |udiv_32ns_32ns_32_36_seq_1_U28                                     |udiv_32ns_32ns_32_36_seq_1                              |        0|   0|   394|   238|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |       12|  15|  6030|  6125|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_371_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln43_fu_358_p2    |         +|   0|  0|  37|          30|          30|
    |col_1_fu_333_p2       |         +|   0|  0|  39|          32|          32|
    |row_3_fu_338_p2       |         +|   0|  0|  39|          32|          32|
    |sub16_i_fu_287_p2     |         +|   0|  0|  37|          30|           2|
    |sub_i_fu_282_p2       |         +|   0|  0|  37|          30|           2|
    |add_fu_314_p2         |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_fu_309_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln23_fu_319_p2   |      icmp|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 345|         282|         226|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  439|         87|    1|         87|
    |col_reg_194         |    9|          2|   32|         64|
    |grp_fu_235_ce       |    9|          2|    1|          2|
    |grp_fu_235_p0       |   14|          3|   32|         96|
    |grp_fu_235_p1       |   14|          3|   32|         96|
    |image_in_ARVALID    |    9|          2|    1|          2|
    |image_in_RREADY     |    9|          2|    1|          2|
    |image_out_blk_n_AW  |    9|          2|    1|          2|
    |image_out_blk_n_B   |    9|          2|    1|          2|
    |image_out_blk_n_W   |    9|          2|    1|          2|
    |kernel_ARVALID      |    9|          2|    1|          2|
    |kernel_RREADY       |    9|          2|    1|          2|
    |row_fu_116          |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  557|        113|  137|        423|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln43_reg_568                                                                |  30|   0|   30|          0|
    |add_reg_540                                                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                                                       |  86|   0|   86|          0|
    |col_1_reg_548                                                                   |  32|   0|   32|          0|
    |col_reg_194                                                                     |  32|   0|   32|          0|
    |cols_read_reg_435                                                               |  32|   0|   32|          0|
    |div_cast_reg_502                                                                |  31|   0|   32|          1|
    |div_reg_480                                                                     |  31|   0|   31|          0|
    |empty_42_reg_491                                                                |  29|   0|   29|          0|
    |empty_reg_486                                                                   |  29|   0|   29|          0|
    |grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206_ap_start_reg  |   1|   0|    1|          0|
    |image_in_offset_read_reg_448                                                    |  32|   0|   32|          0|
    |image_out_offset_read_reg_453                                                   |  32|   0|   32|          0|
    |kernel_offset_read_reg_430                                                      |  32|   0|   32|          0|
    |kernel_size_read_reg_424                                                        |  32|   0|   32|          0|
    |mul35_i_reg_522                                                                 |  29|   0|   30|          1|
    |mul_i_reg_517                                                                   |  29|   0|   30|          1|
    |mul_ln43_reg_563                                                                |  32|   0|   32|          0|
    |mul_ln7_reg_527                                                                 |  64|   0|   64|          0|
    |row_fu_116                                                                      |  32|   0|   32|          0|
    |rows_read_reg_442                                                               |  32|   0|   32|          0|
    |stride_col_read_reg_411                                                         |  32|   0|   32|          0|
    |stride_row_read_reg_418                                                         |  32|   0|   32|          0|
    |sub16_i_reg_512                                                                 |  30|   0|   30|          0|
    |sub_i_reg_507                                                                   |  30|   0|   30|          0|
    |trunc_ln43_2_reg_573                                                            |  30|   0|   30|          0|
    |trunc_ln7_1_reg_469                                                             |  30|   0|   30|          0|
    |trunc_ln7_2_reg_475                                                             |  30|   0|   30|          0|
    |trunc_ln7_reg_464                                                               |   3|   0|    3|          0|
    |udiv_ln43_2_reg_558                                                             |  30|   0|   30|          0|
    |udiv_ln43_reg_553                                                               |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 990|   0|  993|          3|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR      |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR      |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|            control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|    8|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|    8|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|    8|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|    8|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_kernel_AWVALID      |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWREADY      |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWADDR       |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWID         |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWLEN        |  out|    8|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWSIZE       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWBURST      |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWLOCK       |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWCACHE      |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWPROT       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWQOS        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWREGION     |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWUSER       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WVALID       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WREADY       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WDATA        |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_WSTRB        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_WLAST        |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WID          |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WUSER        |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARVALID      |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARREADY      |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARADDR       |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARID         |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARLEN        |  out|    8|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARSIZE       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARBURST      |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARLOCK       |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARCACHE      |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARPROT       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARQOS        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARREGION     |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARUSER       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RVALID       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RREADY       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RDATA        |   in|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_RLAST        |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RID          |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RUSER        |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RRESP        |   in|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_BVALID       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BREADY       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BRESP        |   in|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_BID          |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BUSER        |   in|    1|       m_axi|             kernel|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 87 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %padding"   --->   Operation 88 'read' 'padding_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%stride_col_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_col"   --->   Operation 89 'read' 'stride_col_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%stride_row_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_row"   --->   Operation 90 'read' 'stride_row_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%kernel_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_size_r"   --->   Operation 91 'read' 'kernel_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_offset"   --->   Operation 92 'read' 'kernel_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 93 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 94 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_in_offset"   --->   Operation 95 'read' 'image_in_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_out_offset"   --->   Operation 96 'read' 'image_out_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sum_1_loc = alloca i32 1"   --->   Operation 97 'alloca' 'sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i8 %padding_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 98 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 99 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %rows_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 100 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%div = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %kernel_size_read, i32 1, i32 31"   --->   Operation 101 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 102 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %cols_read"   --->   Operation 103 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 0, i32 %row" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 104 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i32 %kernel_size_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 105 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (6.91ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 106 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 107 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_9, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_size_r"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_size_r, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_size_r, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_row"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_col"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padding"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_16, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%div_cast = zext i31 %div"   --->   Operation 139 'zext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.49ns)   --->   "%sub_i = add i30 %trunc_ln7_2, i30 1073741823" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 140 'add' 'sub_i' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.49ns)   --->   "%sub16_i = add i30 %trunc_ln7_1, i30 1073741823" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 141 'add' 'sub16_i' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty, i1 0"   --->   Operation 142 'bitconcatenate' 'mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%mul35_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty_42, i1 0"   --->   Operation 143 'bitconcatenate' 'mul35_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/2] (6.91ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 144 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.cond" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 145 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 146 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.55ns)   --->   "%icmp_ln21 = icmp_ult  i32 %row_2, i32 %rows_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 147 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.end43, void %cols_loop" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 148 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 149 'specloopname' 'specloopname_ln21' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.55ns)   --->   "%add = sub i32 %row_2, i32 %div_cast" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 150 'sub' 'add' <Predicate = (icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln23 = br void %for.cond1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 151 'br' 'br_ln23' <Predicate = (icmp_ln21)> <Delay = 1.58>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 152 'ret' 'ret_ln46' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%col = phi i32 0, void %cols_loop, i32 %col_1, void %ker_rows_loop"   --->   Operation 153 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_ult  i32 %col, i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 154 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc40, void %ker_rows_loop" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 155 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln7 = call void @LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop, i32 %kernel, i32 %image_in, i64 %mul_ln7, i3 %trunc_ln7, i32 %kernel_size_read, i32 %add, i32 %rows_read, i30 %sub_i, i32 %col, i31 %div, i32 %cols_read, i30 %trunc_ln7_1, i32 %image_in_offset_read, i32 %kernel_offset_read, i30 %sub16_i, i30 %mul_i, i30 %mul35_i, i32 %sum_1_loc" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 156 'call' 'call_ln7' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [36/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 157 'udiv' 'udiv_ln43' <Predicate = (icmp_ln23)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [36/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 158 'udiv' 'udiv_ln43_2' <Predicate = (icmp_ln23)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 159 'add' 'col_1' <Predicate = (icmp_ln23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (2.55ns)   --->   "%row_3 = add i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 160 'add' 'row_3' <Predicate = (!icmp_ln23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %row_3, i32 %row" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 161 'store' 'store_ln21' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.cond" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 162 'br' 'br_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln7 = call void @LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop, i32 %kernel, i32 %image_in, i64 %mul_ln7, i3 %trunc_ln7, i32 %kernel_size_read, i32 %add, i32 %rows_read, i30 %sub_i, i32 %col, i31 %div, i32 %cols_read, i30 %trunc_ln7_1, i32 %image_in_offset_read, i32 %kernel_offset_read, i30 %sub16_i, i30 %mul_i, i30 %mul35_i, i32 %sum_1_loc" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 163 'call' 'call_ln7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [35/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 164 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [35/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 165 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 166 [34/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 166 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [34/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 167 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 168 [33/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 168 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [33/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 169 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 170 [32/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 170 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [32/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 171 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 172 [31/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 172 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [31/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 173 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 174 [30/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 174 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [30/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 175 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 176 [29/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 176 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [29/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 177 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 178 [28/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 178 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [28/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 179 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 180 [27/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 180 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [27/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 181 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 182 [26/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 182 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [26/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 183 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 184 [25/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 184 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [25/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 185 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 186 [24/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 186 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [24/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 187 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 188 [23/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 188 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [23/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 189 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 190 [22/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 190 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [22/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 191 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 192 [21/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 192 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [21/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 193 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 194 [20/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 194 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [20/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 195 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 196 [19/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 196 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [19/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 197 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 198 [18/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 198 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [18/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 199 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 200 [17/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 200 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 201 [17/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 201 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 202 [16/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 202 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [16/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 203 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 204 [15/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 204 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [15/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 205 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 206 [14/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 206 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [14/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 207 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 208 [13/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 208 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [13/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 209 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 210 [12/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 210 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [12/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 211 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 212 [11/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 212 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [11/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 213 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 214 [10/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 214 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 215 [10/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 215 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 216 [9/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 216 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [9/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 217 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 218 [8/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 218 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [8/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 219 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 220 [7/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 220 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 221 [7/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 221 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 222 [6/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 222 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [6/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 223 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 224 [5/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 224 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 225 [5/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 225 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 226 [4/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 226 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [4/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 227 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 228 [3/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 228 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [3/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 229 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 230 [2/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 230 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [2/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 231 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 232 [1/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 232 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 233 [1/36] (4.13ns)   --->   "%udiv_ln43_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 233 'udiv' 'udiv_ln43_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 234 [2/2] (6.91ns)   --->   "%mul_ln43 = mul i32 %udiv_ln43, i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 234 'mul' 'mul_ln43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 235 [1/2] (6.91ns)   --->   "%mul_ln43 = mul i32 %udiv_ln43, i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 235 'mul' 'mul_ln43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 236 [36/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 236 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 237 [35/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 237 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 238 [34/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 238 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 239 [33/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 239 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 240 [32/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 240 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 241 [31/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 241 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 242 [30/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 242 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 243 [29/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 243 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 244 [28/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 244 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.13>
ST_52 : Operation 245 [27/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 245 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.13>
ST_53 : Operation 246 [26/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 246 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.13>
ST_54 : Operation 247 [25/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 247 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.13>
ST_55 : Operation 248 [24/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 248 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.13>
ST_56 : Operation 249 [23/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 249 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.13>
ST_57 : Operation 250 [22/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 250 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.13>
ST_58 : Operation 251 [21/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 251 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.13>
ST_59 : Operation 252 [20/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 252 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.13>
ST_60 : Operation 253 [19/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 253 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.13>
ST_61 : Operation 254 [18/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 254 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.13>
ST_62 : Operation 255 [17/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 255 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.13>
ST_63 : Operation 256 [16/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 256 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.13>
ST_64 : Operation 257 [15/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 257 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.13>
ST_65 : Operation 258 [14/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 258 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.13>
ST_66 : Operation 259 [13/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 259 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.13>
ST_67 : Operation 260 [12/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 260 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.13>
ST_68 : Operation 261 [11/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 261 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.13>
ST_69 : Operation 262 [10/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 262 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.13>
ST_70 : Operation 263 [9/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 263 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.13>
ST_71 : Operation 264 [8/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 264 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.13>
ST_72 : Operation 265 [7/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 265 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.13>
ST_73 : Operation 266 [6/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 266 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.13>
ST_74 : Operation 267 [5/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 267 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.13>
ST_75 : Operation 268 [4/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 268 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.13>
ST_76 : Operation 269 [3/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 269 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.13>
ST_77 : Operation 270 [2/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 270 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.62>
ST_78 : Operation 271 [1/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %mul_ln43, i32 %stride_col_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 271 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i30 %udiv_ln43_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 272 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i30 %udiv_ln43_2" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 273 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 274 [1/1] (2.49ns)   --->   "%add_ln43 = add i30 %trunc_ln43_1, i30 %trunc_ln43" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 274 'add' 'add_ln43' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.55>
ST_79 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln43, i2 0" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 275 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 276 [1/1] (2.55ns)   --->   "%add_ln43_1 = add i32 %shl_ln, i32 %image_out_offset_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 276 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln43_1, i32 2, i32 31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 277 'partselect' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i30 %trunc_ln43_2" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 278 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 279 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln43" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 279 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 280 [1/1] (7.30ns)   --->   "%image_out_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %image_out_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 280 'writereq' 'image_out_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 281 [1/1] (0.00ns)   --->   "%sum_1_loc_load = load i32 %sum_1_loc"   --->   Operation 281 'load' 'sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %sum_1_loc_load" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 282 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 283 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %image_out_addr, i32 %bitcast_ln43, i4 15" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 283 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 284 [5/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 284 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 285 [4/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 285 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 286 [3/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 286 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 287 [2/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 287 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 288 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 289 [1/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 289 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 290 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row                   (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
padding_read          (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stride_col_read       (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stride_row_read       (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
kernel_size_read      (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
kernel_offset_read    (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cols_read             (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
rows_read             (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
image_in_offset_read  (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
image_out_offset_read (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_1_loc             (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln7             (trunc         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln7_1           (trunc         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln7_2           (trunc         ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div                   (partselect    ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty                 (trunc         ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_42              (trunc         ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln7              (zext          ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln7     (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div_cast              (zext          ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_i                 (add           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub16_i               (add           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_i                 (bitconcatenate) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul35_i               (bitconcatenate) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln7               (mul           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln21               (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_2                 (load          ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln21             (icmp          ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln21               (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln21     (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                   (sub           ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln23               (br            ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln46              (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
col                   (phi           ) [ 000001111111111111111111111111111111111110000000000000000000000000000000000000000000000]
icmp_ln23             (icmp          ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln23               (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
col_1                 (add           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
row_3                 (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21               (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln7              (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln43             (udiv          ) [ 000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
udiv_ln43_2           (udiv          ) [ 000000000000000000000000000000000000000001111111111111111111111111111111111111100000000]
mul_ln43              (mul           ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111100000000]
udiv_ln43_1           (udiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43            (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43_1          (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43              (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
shl_ln                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43_1            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43_2          (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
sext_ln43             (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr        (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
image_out_addr_req    (writereq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_1_loc_load        (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln43          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln43            (write         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln23     (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr_resp   (writeresp     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln23               (br            ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_out_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_in_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_size_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stride_row">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_row"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stride_col">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_col"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="padding">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="row_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum_1_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="padding_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stride_col_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_col_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stride_row_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_row_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_size_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_offset_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="cols_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="rows_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="image_in_offset_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="image_out_offset_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="78"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_offset_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_writeresp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="image_out_addr_req/80 image_out_addr_resp/82 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln43_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="0" index="3" bw="1" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/81 "/>
</bind>
</comp>

<comp id="194" class="1005" name="col_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="col_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="64" slack="2"/>
<pin id="211" dir="0" index="4" bw="3" slack="4"/>
<pin id="212" dir="0" index="5" bw="32" slack="4"/>
<pin id="213" dir="0" index="6" bw="32" slack="1"/>
<pin id="214" dir="0" index="7" bw="32" slack="4"/>
<pin id="215" dir="0" index="8" bw="30" slack="2"/>
<pin id="216" dir="0" index="9" bw="32" slack="0"/>
<pin id="217" dir="0" index="10" bw="31" slack="4"/>
<pin id="218" dir="0" index="11" bw="32" slack="4"/>
<pin id="219" dir="0" index="12" bw="30" slack="4"/>
<pin id="220" dir="0" index="13" bw="32" slack="4"/>
<pin id="221" dir="0" index="14" bw="32" slack="4"/>
<pin id="222" dir="0" index="15" bw="30" slack="2"/>
<pin id="223" dir="0" index="16" bw="30" slack="2"/>
<pin id="224" dir="0" index="17" bw="30" slack="2"/>
<pin id="225" dir="0" index="18" bw="32" slack="4"/>
<pin id="226" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="40"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43/41 mul17/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln7_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln7_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="div_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_42_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln21_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="div_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="2"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sub_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="30" slack="2"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub16_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="30" slack="2"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub16_i/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="30" slack="0"/>
<pin id="294" dir="0" index="1" bw="29" slack="2"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul35_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="30" slack="0"/>
<pin id="301" dir="0" index="1" bw="29" slack="2"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul35_i/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="row_2_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln21_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="3"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="31" slack="1"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln23_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="4"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="0" index="1" bw="32" slack="4"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln43/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="4"/>
<pin id="331" dir="1" index="2" bw="30" slack="38"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln43_2/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="col_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="4"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="row_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="32" slack="4"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln21_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="4"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="42"/>
<pin id="350" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln43_1/43 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln43_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="30" slack="0"/>
<pin id="353" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/78 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln43_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="30" slack="38"/>
<pin id="357" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/78 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln43_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="30" slack="0"/>
<pin id="360" dir="0" index="1" bw="30" slack="0"/>
<pin id="361" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/78 "/>
</bind>
</comp>

<comp id="364" class="1004" name="shl_ln_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="30" slack="1"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/79 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln43_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="78"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/79 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln43_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="30" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="6" slack="0"/>
<pin id="381" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln43_2/79 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln43_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="30" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/80 "/>
</bind>
</comp>

<comp id="389" class="1004" name="image_out_addr_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/80 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sum_1_loc_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="80"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_loc_load/81 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln43_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/81 "/>
</bind>
</comp>

<comp id="404" class="1005" name="row_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="411" class="1005" name="stride_col_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="4"/>
<pin id="413" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="stride_col_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="stride_row_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="4"/>
<pin id="420" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="stride_row_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="kernel_size_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="kernel_offset_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="4"/>
<pin id="432" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="cols_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="4"/>
<pin id="437" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="rows_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="3"/>
<pin id="444" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="image_in_offset_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="4"/>
<pin id="450" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="image_out_offset_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="78"/>
<pin id="455" dir="1" index="1" bw="32" slack="78"/>
</pin_list>
<bind>
<opset="image_out_offset_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="sum_1_loc_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="4"/>
<pin id="460" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_1_loc "/>
</bind>
</comp>

<comp id="464" class="1005" name="trunc_ln7_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="4"/>
<pin id="466" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="469" class="1005" name="trunc_ln7_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="30" slack="2"/>
<pin id="471" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="trunc_ln7_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="30" slack="2"/>
<pin id="477" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7_2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="div_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="31" slack="2"/>
<pin id="482" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="486" class="1005" name="empty_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="29" slack="2"/>
<pin id="488" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="491" class="1005" name="empty_42_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="29" slack="2"/>
<pin id="493" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln7_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="502" class="1005" name="div_cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="507" class="1005" name="sub_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="30" slack="2"/>
<pin id="509" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="sub16_i_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="30" slack="2"/>
<pin id="514" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sub16_i "/>
</bind>
</comp>

<comp id="517" class="1005" name="mul_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="30" slack="2"/>
<pin id="519" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="522" class="1005" name="mul35_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="30" slack="2"/>
<pin id="524" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mul35_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="mul_ln7_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="2"/>
<pin id="529" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln7 "/>
</bind>
</comp>

<comp id="532" class="1005" name="row_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2"/>
<pin id="534" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="548" class="1005" name="col_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="udiv_ln43_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln43 "/>
</bind>
</comp>

<comp id="558" class="1005" name="udiv_ln43_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="30" slack="38"/>
<pin id="560" dir="1" index="1" bw="30" slack="38"/>
</pin_list>
<bind>
<opset="udiv_ln43_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="mul_ln43_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln43 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln43_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="30" slack="1"/>
<pin id="570" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln43_2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="30" slack="1"/>
<pin id="575" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43_2 "/>
</bind>
</comp>

<comp id="578" class="1005" name="image_out_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="106" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="108" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="110" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="193"><net_src comp="112" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="227"><net_src comp="96" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="230"><net_src comp="198" pin="4"/><net_sink comp="206" pin=9"/></net>

<net id="242"><net_src comp="124" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="154" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="160" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="142" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="160" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="154" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="286"><net_src comp="86" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="88" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="88" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="90" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="198" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="332"><net_src comp="198" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="198" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="351" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="98" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="102" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="104" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="32" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="393"><net_src comp="0" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="407"><net_src comp="116" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="414"><net_src comp="130" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="421"><net_src comp="136" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="427"><net_src comp="142" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="433"><net_src comp="148" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="206" pin=14"/></net>

<net id="438"><net_src comp="154" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="206" pin=11"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="445"><net_src comp="160" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="206" pin=7"/></net>

<net id="451"><net_src comp="166" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="206" pin=13"/></net>

<net id="456"><net_src comp="172" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="461"><net_src comp="120" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="206" pin=18"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="467"><net_src comp="239" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="472"><net_src comp="243" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="206" pin=12"/></net>

<net id="478"><net_src comp="247" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="483"><net_src comp="251" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="206" pin=10"/></net>

<net id="489"><net_src comp="261" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="494"><net_src comp="265" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="499"><net_src comp="274" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="505"><net_src comp="279" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="510"><net_src comp="282" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="515"><net_src comp="287" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="206" pin=15"/></net>

<net id="520"><net_src comp="292" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="206" pin=16"/></net>

<net id="525"><net_src comp="299" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="206" pin=17"/></net>

<net id="530"><net_src comp="231" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="535"><net_src comp="306" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="543"><net_src comp="314" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="551"><net_src comp="333" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="556"><net_src comp="324" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="561"><net_src comp="328" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="566"><net_src comp="235" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="571"><net_src comp="358" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="576"><net_src comp="376" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="581"><net_src comp="389" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {80 81 82 83 84 85 86 }
 - Input state : 
	Port: LinearImageFilter : image_in | {5 6 }
	Port: LinearImageFilter : kernel | {5 6 }
	Port: LinearImageFilter : image_out_offset | {1 }
	Port: LinearImageFilter : image_in_offset | {1 }
	Port: LinearImageFilter : rows | {1 }
	Port: LinearImageFilter : cols | {1 }
	Port: LinearImageFilter : kernel_offset | {1 }
	Port: LinearImageFilter : kernel_size_r | {1 }
	Port: LinearImageFilter : stride_row | {1 }
	Port: LinearImageFilter : stride_col | {1 }
	Port: LinearImageFilter : padding | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
	State 2
		mul_ln7 : 1
	State 3
	State 4
		icmp_ln21 : 1
		br_ln21 : 2
		add : 1
	State 5
		icmp_ln23 : 1
		br_ln23 : 2
		call_ln7 : 1
		udiv_ln43_2 : 1
		col_1 : 1
		store_ln21 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
		trunc_ln43 : 1
		add_ln43 : 2
	State 79
		add_ln43_1 : 1
		trunc_ln43_2 : 2
	State 80
		image_out_addr : 1
		image_out_addr_req : 2
	State 81
		bitcast_ln43 : 1
		write_ln43 : 2
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop_fu_206 |    11   |   7.94  |   2297  |   2315  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_324                            |    0    |    0    |   394   |   238   |
|   udiv   |                             grp_fu_328                            |    0    |    0    |   394   |   238   |
|          |                             grp_fu_347                            |    0    |    0    |   394   |   238   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                             grp_fu_231                            |    4    |    0    |   165   |    50   |
|          |                             grp_fu_235                            |    3    |    0    |   165   |    50   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_i_fu_282                           |    0    |    0    |    0    |    37   |
|          |                           sub16_i_fu_287                          |    0    |    0    |    0    |    37   |
|    add   |                            col_1_fu_333                           |    0    |    0    |    0    |    39   |
|          |                            row_3_fu_338                           |    0    |    0    |    0    |    39   |
|          |                          add_ln43_fu_358                          |    0    |    0    |    0    |    37   |
|          |                         add_ln43_1_fu_371                         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                          icmp_ln21_fu_309                         |    0    |    0    |    0    |    39   |
|          |                          icmp_ln23_fu_319                         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                             add_fu_314                            |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      padding_read_read_fu_124                     |    0    |    0    |    0    |    0    |
|          |                    stride_col_read_read_fu_130                    |    0    |    0    |    0    |    0    |
|          |                    stride_row_read_read_fu_136                    |    0    |    0    |    0    |    0    |
|          |                    kernel_size_read_read_fu_142                   |    0    |    0    |    0    |    0    |
|   read   |                   kernel_offset_read_read_fu_148                  |    0    |    0    |    0    |    0    |
|          |                       cols_read_read_fu_154                       |    0    |    0    |    0    |    0    |
|          |                       rows_read_read_fu_160                       |    0    |    0    |    0    |    0    |
|          |                  image_in_offset_read_read_fu_166                 |    0    |    0    |    0    |    0    |
|          |                 image_out_offset_read_read_fu_172                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                        grp_writeresp_fu_178                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                      write_ln43_write_fu_185                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln7_fu_239                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln7_1_fu_243                        |    0    |    0    |    0    |    0    |
|          |                         trunc_ln7_2_fu_247                        |    0    |    0    |    0    |    0    |
|   trunc  |                            empty_fu_261                           |    0    |    0    |    0    |    0    |
|          |                          empty_42_fu_265                          |    0    |    0    |    0    |    0    |
|          |                         trunc_ln43_fu_351                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln43_1_fu_355                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             div_fu_251                            |    0    |    0    |    0    |    0    |
|          |                        trunc_ln43_2_fu_376                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                          zext_ln7_fu_274                          |    0    |    0    |    0    |    0    |
|          |                          div_cast_fu_279                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            mul_i_fu_292                           |    0    |    0    |    0    |    0    |
|bitconcatenate|                           mul35_i_fu_299                          |    0    |    0    |    0    |    0    |
|          |                           shl_ln_fu_364                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                          sext_ln43_fu_386                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    18   |   7.94  |   3809  |   3474  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln43_reg_568      |   30   |
|         add_reg_540         |   32   |
|        col_1_reg_548        |   32   |
|         col_reg_194         |   32   |
|      cols_read_reg_435      |   32   |
|       div_cast_reg_502      |   32   |
|         div_reg_480         |   31   |
|       empty_42_reg_491      |   29   |
|        empty_reg_486        |   29   |
| image_in_offset_read_reg_448|   32   |
|    image_out_addr_reg_578   |   32   |
|image_out_offset_read_reg_453|   32   |
|  kernel_offset_read_reg_430 |   32   |
|   kernel_size_read_reg_424  |   32   |
|       mul35_i_reg_522       |   30   |
|        mul_i_reg_517        |   30   |
|       mul_ln43_reg_563      |   32   |
|       mul_ln7_reg_527       |   64   |
|        row_2_reg_532        |   32   |
|         row_reg_404         |   32   |
|      rows_read_reg_442      |   32   |
|   stride_col_read_reg_411   |   32   |
|   stride_row_read_reg_418   |   32   |
|       sub16_i_reg_512       |   30   |
|        sub_i_reg_507        |   30   |
|      sum_1_loc_reg_458      |   32   |
|     trunc_ln43_2_reg_573    |   30   |
|     trunc_ln7_1_reg_469     |   30   |
|     trunc_ln7_2_reg_475     |   30   |
|      trunc_ln7_reg_464      |    3   |
|     udiv_ln43_2_reg_558     |   30   |
|      udiv_ln43_reg_553      |   32   |
|       zext_ln7_reg_496      |   64   |
+-----------------------------+--------+
|            Total            |  1066  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_178 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_178 |  p1  |   2  |  32  |   64   ||    9    |
|      col_reg_194     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_231      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_231      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   258  ||   7.94  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    7   |  3809  |  3474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |  1066  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   15   |  4875  |  3510  |
+-----------+--------+--------+--------+--------+
