 
set ::env(PROJECT_NAME) iota_pow_vhdl
set ::env(DESIGN_TOP) de1
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/iota_pow_vhdl/trunk/vhdl_altera_de1
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/iota_pow_vhdl/trunk/vhdl_altera_de1/de1.vhd
set ::env(CLOCK_COUNT) 10
set ::env(DOMAIN) digital_design



