// ------------------------------------------------------------------------------
// <auto-generated>
//     This code was generated by a tool.
//
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// </auto-generated>
// ------------------------------------------------------------------------------

using System;
using HexaGen.Runtime;

namespace Hexa.NET.SPIRV.Core
{
	/// <summary>
	/// To be documented.
	/// </summary>
	[Flags]
	public enum SpvFPFastMathModeMask : int
	{
		/// <summary>
		/// To be documented.
		/// </summary>
		None = unchecked(0),

		/// <summary>
		/// To be documented.
		/// </summary>
		NotNaNMask = unchecked(1),

		/// <summary>
		/// To be documented.
		/// </summary>
		NotInfMask = unchecked(2),

		/// <summary>
		/// To be documented.
		/// </summary>
		NszMask = unchecked(4),

		/// <summary>
		/// To be documented.
		/// </summary>
		AllowRecipMask = unchecked(8),

		/// <summary>
		/// To be documented.
		/// </summary>
		Mask = unchecked(16),

		/// <summary>
		/// To be documented.
		/// </summary>
		AllowContractFastIntelMask = unchecked(65536),

		/// <summary>
		/// To be documented.
		/// </summary>
		AllowReassocIntelMask = unchecked(131072),
	}
}
