   1                             		.file	"r_can_rx.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.universal_can_callback,"ax",@progbits
   6                             	_universal_can_callback:
   7                             	.LFB27:
   8                             		.file 1 "../src/smc_gen/r_can_rx/src/r_can_rx.c"
   1:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
   2:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * DISCLAIMER
   3:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * This software is supplied by Renesas Electronics Corporation and is only intended for use with Re
   4:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * other uses are authorized. This software is owned by Renesas Electronics Corporation and is prote
   5:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * applicable laws, including copyright laws. 
   6:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   7:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF 
   8:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIM
   9:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AF
  10:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY RE
  11:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  12:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Renesas reserves the right, without notice, to make changes to this software and to discontinue t
  13:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * this software. By using this software, you agree to the additional terms and conditions found by 
  14:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * following link:
  15:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * http://www.renesas.com/disclaimer 
  16:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *
  17:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
  19:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
  20:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * File Name    : r_can_rx.c
  21:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Description  : CAN FIT driver.
  22:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
  23:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * History : DD.MM.YYYY Version Description
  24:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 08.04.2015 2.01    For 64M, 71M.
  25:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - When writing 0 to bits NEWDATA, SENTDATA, MSGLOST, TRMABT, RECREQ,
  26:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              by a program, do not use the logic operation instruction (AND). Writ
  27:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              specified bit and write 1 to the other bits before using the transfe
  28:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              See RX64M/71M UM 43.2.8.
  29:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - R_CAN_TxCheck() and R_CAN_TxStopMsg() modified because of note
  30:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              "Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously." See RX
  31:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 30.10.2015 2.02    - Updates to code packaging for FIT.
  32:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - R_CAN_Create(): Added arguments for interrupt callbacks.
  33:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Changed R_CAN_RxRead(): The IDE bit is only valid in mixed mode.
  34:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 09.06.2016 2.10    - 65N added.
  35:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Set IDE bit according to requested frame type for mixed ID mode on
  36:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Fixed R_CAN_RxRead() Mixed mode: Else-block missing. STD frame ID 
  37:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - R_CAN_Control()
  38:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                   o Cases EXITSLEEP_CANMODE and ENTERSLEEP_CANMODE had 0 instead 
  39:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                   o Case OPERATE_CANMODE: Checking also that Halt Status bit is 0
  40:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 01.30.2017 2.11    - Const was added to CAN_port_map_t so that there is no need to add 
  41:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                instantiations.
  42:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Test ran with 65N 2MB.
  43:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Some GSCE coding guidelines implemented. Mulitple lines changed. (
  44:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 08.14.2017 2.12    - Fixed CAN_ERS_ISR() function to check interrupt sources for all ch
  45:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 10.26.2018 2.13    - Fixed comment field "Function name:  CAN2_TXM2_ISR" causing compil
  46:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                when CAN2 enabled.
  47:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 08.01.2019 2.15    - Fixed default callback assignments for can_rx_callback and can_err
  48:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 05.04.2019 3.00    - Added support for GCC and IAR compilers
  49:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 16.09.2019 3.11    - Added macro CAN_USE_CAN0, CAN_USE_CAN1, CAN_USE_CAN2 in config_can
  50:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                function, above CAN0_TXM0_ISR(), CAN0_RXM0_ISR(), CAN1_TXM1_ISR(),
  51:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                CAN2_TXM2_ISR() and CAN2_RXM2_ISR() function to prevent interrupt 
  52:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                undefined when does not use CAN0 , CAN1 or CAN2.
  53:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 30.12.2019 3.20    - Modified comment of API function to Doxygen style.
  54:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Added support for atomic control.
  55:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Removed support for Generation 1 devices.
  56:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Fixed to comply with GSCE Coding Standards Rev.6.00.
  57:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 13.06.2020 4.00    - Added support CAN FIFO.
  58:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Removed source code related to Pin-setting.
  59:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Fixed R_CAN_Control() in case EXITSLEEP_CANMODE.
  60:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Fixed processing in R_CAN_RxSetMask() function.
  61:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 04.01.2021 4.10    - Changed can_tx_callback to can_txf_callback in case txf_cb_func is
  62:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                in R_CAN_Create().
  63:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 01.04.2021 5.00    - Added support for setting different bitrate for different channels
  64:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 07.04.2021 5.10    - Fixed comment of R_CAN_RxSetFIFO and R_CAN_RxSetFIFOXid.
  65:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Updated Doxygen comment.
  66:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *         : 08.09.2023 5.50    - Updated according to GSCE Code Checker 6.50.
  67:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                              - Added WAIT_LOOP comments.
  68:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
  69:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
  70:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Includes   <System Includes> , "Project Includes"
  71:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
  72:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #include <string.h>
  73:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #include "platform.h"
  74:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #include "r_can_rx_config.h"
  75:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #include "r_can_rx_if.h"
  76:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
  77:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
  78:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Typedef definitions
  79:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
  80:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
  81:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Macro definitions
  82:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
  83:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* These macros are for determining if some can while loop times out. If they do,
  84:../src/smc_gen/r_can_rx/src/r_can_rx.c **** the canx_sw_err variable will be non zero. This is to prevent an error in the 
  85:../src/smc_gen/r_can_rx/src/r_can_rx.c **** can peripheral and driver from blocking the CPU indefinitely. */
  86:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define DEC_CHK_CAN_SW_TMR      (--can_tmo_cnt != 0)
  87:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define MAX_CAN_SW_DELAY        (0x2000)
  88:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
  89:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define CHECK_MBX_NR            {if (mbox_nr > 31) return R_CAN_SW_BAD_MBX;}
  90:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define CHECK_TXFIFO_MBX_NR     {if (mbox_nr > 27) return R_CAN_SW_BAD_MBX;}
  91:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define CHECK_RXFIFO_MBX_NR     {if (((mbox_nr > 23) && (mbox_nr < 28)) || mbox_nr > 31 ) return R_
  92:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define CHECK_MBX_MODE          {if (mb_mode > 1) return R_CAN_SW_BAD_MODE;}
  93:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
  94:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* Define a mask for MSB of a long to serve as an extended ID mode bit flag. */
  95:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* Extended ID occupies lower 29 bits, so use this to mask off upper 3 bits. */ 
  96:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define XID_MASK                (0xE0000000)
  97:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
  98:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* Define a mask for the 11 bits that make up a standard ID. */ 
  99:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define SID_MASK                (0x000007FF)
 100:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 101:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* make sure that MAX_CHANNELS = the number of CAN channels */
 102:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #define MAX_CHANNELS (sizeof(CAN_CHANNELS)/sizeof(can_st_ptr))
 103:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 104:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 105:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Global variables and functions imported (externs)
 106:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
 107:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 108:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Constant definitions
 109:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
 110:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* Mem. area for bit set defines */
 111:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static const uint32_t  bit_set[32] = 
 112:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 113:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_0,  MBX_1,  MBX_2,  MBX_3, 
 114:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_4,  MBX_5,  MBX_6,  MBX_7,
 115:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_8,  MBX_9,  MBX_10, MBX_11, 
 116:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_12, MBX_13, MBX_14, MBX_15,
 117:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_16, MBX_17, MBX_18, MBX_19,
 118:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_20, MBX_21, MBX_22, MBX_23, 
 119:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_24, MBX_25, MBX_26, MBX_27,
 120:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     MBX_28, MBX_29, MBX_30, MBX_31, 
 121:../src/smc_gen/r_can_rx/src/r_can_rx.c **** };
 122:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 123:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static const can_st_ptr CAN_CHANNELS[] =
 124:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 125:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #ifdef CAN0
 126:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         &CAN0,
 127:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 128:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #ifdef CAN1
 129:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         &CAN1,
 130:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 131:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #ifdef CAN2
 132:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         &CAN2
 133:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 134:../src/smc_gen/r_can_rx/src/r_can_rx.c **** };
 135:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 136:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 137:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Global variables and functions private to the file
 138:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
 139:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* Data */
 140:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* Functions */
 141:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static uint32_t can_wait_tx_rx (const uint32_t ch_nr, const uint32_t mbox_nr);
 142:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static void     config_can_interrupts (const uint32_t ch_nr);
 143:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static void     universal_can_callback (void);
 144:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static void     can_module_stop_state_cancel (const uint32_t ch_nr);
 145:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 146:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* User-function vectors for the CAN interrupts. These will be populated by R_CAN_Create(). */
 147:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN2     /* Three CAN channels exist on device. */
 148:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_tx_callback[MAX_CHANNELS])(void)     = {NULL, NULL, NULL};
 149:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_txf_callback[MAX_CHANNELS])(void)    = {NULL, NULL, NULL};
 150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_rx_callback[MAX_CHANNELS])(void)     = {NULL, NULL, NULL};
 151:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_rxf_callback[MAX_CHANNELS])(void)    = {NULL, NULL, NULL};
 152:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_err_callback[MAX_CHANNELS])(void)    = {NULL, NULL, NULL};
 153:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #else
 154:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN1     /* Two CAN channels exist. */
 155:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_tx_callback[MAX_CHANNELS])(void)     = {NULL, NULL};
 156:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_txf_callback[MAX_CHANNELS])(void)    = {NULL, NULL};
 157:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_rx_callback[MAX_CHANNELS])(void)     = {NULL, NULL};
 158:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_rxf_callback[MAX_CHANNELS])(void)    = {NULL, NULL};
 159:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_err_callback[MAX_CHANNELS])(void)    = {NULL, NULL};
 160:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #else           /* Only one CAN channel on device. */
 161:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_tx_callback[MAX_CHANNELS])(void)     = {NULL};
 162:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_txf_callback[MAX_CHANNELS])(void)    = {NULL};
 163:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_rx_callback[MAX_CHANNELS])(void)     = {NULL};
 164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_rxf_callback[MAX_CHANNELS])(void)    = {NULL};
 165:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     void (*can_err_callback[MAX_CHANNELS])(void)    = {NULL};
 166:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
 167:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
 168:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 169:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 170:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 171:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 172:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                                 C A N   A P I
 173:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 174:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 175:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
 176:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
 177:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_Create
 178:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
 179:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Initializes CAN peripheral - Sets user communication callback functions, configures CAN in
 180:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * different bitrate for different channels, mailbox defaults, and enters CAN Operation Mode.\n
 181:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * This function sets the CAN interrupt levels and user callbacks. This function will also call R_CA
 182:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * and sets the mask to default: not mask any frames.
 183:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
 184:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
 185:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] p_cfg - It is an address to the data structure containing the BRP, TSEG1, TSEG2, and S
 186:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the bitrate for channel ch_nr.
 187:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] tx_cb_func - The name of a function in your application which will be called by the CA
 188:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * a mailbox has finished transmitting. If you are using polled mode, or do not want a callback for 
 189:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * for some reason, specify NULL.
 190:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] txf_cb_func - The name of a function in your application which will be called by the C
 191:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * every time mailbox in the transmit FIFO has finished transmitting or the transmit FIFO becomes em
 192:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * of transmission. If you do not want a callback for interrupt mode for some reason, specify NULL.
 193:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] rx_cb_func - The name of a function in your application which will be called by the CA
 194:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * mailbox has finished receiving. If you are using polled mode, or do not want a callback for inter
 195:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * some reason, specify NULL.
 196:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] rxf_cb_func - The name of a function in your application which will be called by the C
 197:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * every time mailbox in  the receive FIFO has finished receiving or the receive FIFO becomes buffer
 198:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * completion of reception. If you do not want a callback for interrupt mode for some reason, specif
 199:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] err_cb_func - The name of a function in your application which will be called by the C
 200:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * there is a CAN error. If you are using polled mode, or do not want a callback for interrupt mode 
 201:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * specify NULL.
 202:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
 203:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
 204:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
 205:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE          The mode number does not exist.
 206:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_RST_ERR        The CAN peripheral did not enter Reset mode
 207:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_MODULE_STOP_ERR   Whole CAN peripheral is in stop state (low power). Perhaps the PR
 208:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * not used to unlock the module stop register.\n
 209:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * See also R_CAN_Control() return values.
 210:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details This function wakes the peripheral from CAN Sleep mode and puts it in CAN Reset mode. It
 211:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * mailboxes with these default settings:\n
 212:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Sets mailbox mode: either normal mailbox mode or FIFO mailbox mode.\n
 213:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Overwrite an unread mailbox data when new frames arrive.\n
 214:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Sets the device to use ID priority (normal CAN behavior, not the optional mailbox number priority
 215:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Sets all mailboxes' masks invalid.\n
 216:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * R_CAN_Create calls the R_CAN_SetBitrate function and configures CAN interrupts if USE_CAN_POLL is
 217:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * in r_can_rx_config.h.\n
 218:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Before returning, it clears all mailboxes, sets the peripheral into Operation mode, and clears an
 219:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @note Users need to declare the baud rate prescaler division and bit timing values to set the bit
 220:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * channel through the p_cfg argument before call R_CAN_Create() function.
 221:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
 222:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_Create(const uint32_t ch_nr,
 223:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t mb_mode,
 224:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const can_bitrate_config_t p_cfg,
 225:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     void (*tx_cb_func)(void),
 226:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     void (*txf_cb_func)(void),
 227:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     void (*rx_cb_func)(void),
 228:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     void (*rxf_cb_func)(void),
 229:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     void (*err_cb_func)(void))
 230:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 231:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 232:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 233:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
 234:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 235:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t i  = 0;
 236:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 237:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t j  = 0;
 238:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 239:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* A faulty CAN peripheral block, due to HW, FW could potentially block (hang)
 240:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     the program at a while-loop. To prevent this, a sw timer in the while-loops
 241:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     will time out enabling the CPU to continue. */
 242:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt = MAX_CAN_SW_DELAY;
 243:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 244:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox mode */
 245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_MODE
 246:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 247:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 248:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 249:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
 250:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 251:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 252:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 253:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
 254:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 255:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (NULL == tx_cb_func)
 257:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 258:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the interrupt to a default function as a safety precaution. Even if in polled mode. 
 259:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_tx_callback[ch_nr] = universal_can_callback;
 260:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 261:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 262:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 263:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set what user function to execute when a CAN transmit interrupt occurs. */
 264:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_tx_callback[ch_nr] = tx_cb_func;
 265:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 266:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 267:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (NULL == txf_cb_func)
 268:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 269:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the interrupt to a default function as a safety precaution. Even if in polled mode. 
 270:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_txf_callback[ch_nr] = universal_can_callback;
 271:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 272:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 273:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 274:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set what user function to execute when a CAN transmit interrupt occurs. */
 275:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_txf_callback[ch_nr] = txf_cb_func;
 276:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 277:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 278:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (NULL == rx_cb_func)
 279:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 280:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the interrupt to a default function as a safety precaution. Even if in polled mode. 
 281:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_rx_callback[ch_nr] = universal_can_callback;
 282:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 283:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 284:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 285:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set what user function to execute when a CAN receive interrupt occurs. */
 286:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_rx_callback[ch_nr] = rx_cb_func;
 287:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 288:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 289:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (NULL == rxf_cb_func)
 290:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 291:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the interrupt to a default function as a safety precaution. Even if in polled mode. 
 292:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_rxf_callback[ch_nr] = universal_can_callback;
 293:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 294:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 295:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 296:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set what user function to execute when a CAN receive interrupt occurs. */
 297:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_rxf_callback[ch_nr] = rxf_cb_func;
 298:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 299:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 300:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (NULL == err_cb_func)
 301:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 302:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the interrupt to a default function as a safety precaution. Even if in polled mode. 
 303:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_err_callback[ch_nr] = universal_can_callback;
 304:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 305:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 306:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 307:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set what user function to execute when a CAN ERROR interrupt occurs. */
 308:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_err_callback[ch_nr] = err_cb_func;
 309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 310:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 311:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_module_stop_state_cancel(ch_nr); /* exit module stop state */
 312:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (SYSTEM.MSTPCRB.LONG & (1 << ch_nr)) /* Check bits 0, 1 or 2 for channel 0, 1 or 2 */
 314:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 315:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Module stop state bit did not clear. PRCR is probably locked. */
 316:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_MODULE_STOP_ERR);
 317:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 318:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 319:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Exit Sleep mode. This will also take us from HALT mode to OPERATE_CANMODE. */
 320:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     api_status |= R_CAN_Control(ch_nr, EXITSLEEP_CANMODE);
 321:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 322:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /*** Set CAN Control register.***/
 323:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 324:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* BOM:    Bus Off recovery mode acc. to IEC11898-1 */
 325:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.BOM = 0;
 326:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 327:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (FIFO_MAILBOX_MODE == mb_mode)    /* check normal or fifo mode */
 328:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 329:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* MBM: Select FIFO mailbox mode. */
 330:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->CTLR.BIT.MBM = 1;
 331:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 332:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 333:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 334:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* MBM: Select normal mailbox mode. */
 335:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->CTLR.BIT.MBM = 0;
 336:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 337:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 338:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* IDFM: Select Frame ID mode. */
 339:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.IDFM = FRAME_ID_MODE;
 340:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 341:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /*  0 = Overwrite mode: Latest message overwrites old.
 342:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         1 = Overrun mode: Latest message discarded. */
 343:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.MLM = 0;
 344:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 345:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* TPM: ID priority mode. */
 346:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.TPM = 0;
 347:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 348:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* TSRC: Only to be set to 1 in operation mode */
 349:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.TSRC = 0;
 350:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 351:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* TSPS: Update every 8 bit times */
 352:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.TSPS = 3;
 353:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 354:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set BAUDRATE */
 355:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_CAN_SetBitrate(ch_nr, p_cfg);
 356:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 357:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Mask invalid for all mailboxes by default. */
 358:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MKIVLR.LONG = 0xFFFFFFFF;
 359:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 360:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Configure CAN interrupts. */
 361:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     config_can_interrupts(ch_nr);
 362:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 363:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Reset -> HALT mode ************************************************************/
 364:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     api_status |= R_CAN_Control(ch_nr, HALT_CANMODE);
 365:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 366:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Clear mailboxes in Halt mode. */
 367:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* WAIT_LOOP */
 368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     for (i = 0; i < 32; i++)
 369:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 370:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[i].ID.LONG = 0x00;
 371:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 372:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[i].DLC = 0x0000;
 373:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 374:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
 375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         for (j = 0; j < 8; j++)
 376:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 377:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[i].DATA[j] = 0x00;
 378:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 379:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 380:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
 381:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         for (j = 0; j < 2; j++)
 382:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 383:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[i].TS = 0x0000;
 384:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 385:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 386:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 387:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Time Stamp Counter reset. Set the TSRC bit to 1 in CAN Operation mode. */
 388:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->CTLR.BIT.TSRC = 1;
 389:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 390:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* WAIT_LOOP */
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     while ((can_block_p->CTLR.BIT.TSRC) && DEC_CHK_CAN_SW_TMR)
 392:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 393:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Wait loop. */
 394:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_NOP();
 395:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 396:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (0 == can_tmo_cnt)
 397:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 398:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status |= R_CAN_SW_TSRC_ERR;
 399:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 400:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 401:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Check for errors so far, report, and clear. */
 402:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (can_block_p->STR.BIT.EST)
 403:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 404:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status |= R_CAN_SW_RST_ERR;
 405:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 406:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 407:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Clear Error Interrupt Factor Judge Register. */
 408:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (can_block_p->EIFR.BYTE)
 409:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 410:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status |= R_CAN_SW_RST_ERR;
 411:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 412:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->EIFR.BYTE = 0x00;
 413:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 414:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Clear Error Code Store Register. */
 415:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (can_block_p->ECSR.BYTE)
 416:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 417:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status |= R_CAN_SW_RST_ERR;
 418:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 419:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->ECSR.BYTE = 0x00;
 420:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 421:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
 422:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 423:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 424:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_Create
 425:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_Create
 426:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 427:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
 428:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_PortSet
 429:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
 430:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Configures the MCU and transceiver port pins. This function is responsible for configuring
 431:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * transceiver port pins. Transceiver port pins such as Enable will vary depending on design, and th
 432:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * then be modified. The function is also used to enter the CAN port test modes, such as Listen Only
 433:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
 434:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] action_type \n
 435:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Port actions:\n
 436:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  ENABLE                      Enable the CAN port pins and the CAN transceiver.\n
 437:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DISABLE                     Disable the CAN port pins and the CAN transceiver.\n
 438:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  CANPORT_TEST_LISTEN_ONLY    Set to Listen Only mode. No ACKs or Error frames are sent.\n
 439:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  CANPORT_TEST_0_EXT_LOOPBACK Use external bus and loopback. Useful for initial debug. See separat
 440:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  CANPORT_TEST_1_INT_LOOPBACK Only internal mailbox communication. Useful for initial debug. See s
 441:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                               section.\n
 442:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  CANPORT_RETURN_TO_NORMAL    Return to normal port usage.\n
 443:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
 444:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
 445:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
 446:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_ACTION_TYPE   No such action type exists for this function.
 447:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_HALT_ERR       The CAN peripheral did not enter Halt mode.
 448:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_RST_ERR        The CAN peripheral did not enter Reset mode.\n
 449:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * See also R_CAN_Control() return values.
 450:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details Unless Internal Loopback mode is used (for initial test and debug) make sure this functi
 451:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * any board default port set up function is used (e.g. 'hwsetup').\n
 452:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Observe that a stray output high/low on an MCU CAN port pin that was set by some other (default) 
 453:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * could affect the bus negatively. You may discover that a hard reset on a node could cause other n
 454:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * error mode. The reason may be that all ports were set as default output hi/low before CAN reconfi
 455:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Such code should be removed, or else, for a brief period of time, the ports may be output low/hig
 456:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * CAN bus voltage level.\n
 457:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * You may have to change/add transceiver port pins according to your transceiver.\n
 458:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
 459:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_PortSet(const uint32_t ch_nr, const uint32_t action_type)
 460:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 461:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 462:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 463:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
 464:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 465:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS) 
 466:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     { 
 467:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
 468:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 469:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else 
 470:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 471:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
 472:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 473:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 474:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     switch (action_type)
 475:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 476:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case ENABLE:
 477:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 478:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Port pin function select register setting */
 479:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x00;    /* PWPR.PFSWE write protect off */
 480:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x40;    /* PFS register write protect off */
 481:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 482:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #if defined(CAN0) && defined(CAN0_TRX_STB_PORT) && defined(CAN0_TRX_STB_PIN)
 483:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (ch_nr == 0)
 484:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 485:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN0 STBn pin. See config.h. */
 486:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN0_TRX_STB_PORT, CAN0_TRX_STB_PIN) = 1;
 487:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN0_TRX_STB_PORT, CAN0_TRX_STB_PIN) = CAN0_TRX_STB_LVL;
 488:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 489:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN0 EN pin. */
 490:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN0_TRX_ENABLE_PORT, CAN0_TRX_ENABLE_PIN) = 1;
 491:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN0_TRX_ENABLE_PORT, CAN0_TRX_ENABLE_PIN) = CAN0_TRX_ENABLE_LVL;
 492:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 493:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #endif
 494:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #if defined(CAN1) && defined(CAN1_TRX_STB_PORT) && defined(CAN1_TRX_STB_PIN)
 495:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (ch_nr == 1)
 496:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 497:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN1 STBn pin. See config.h. */
 498:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN1_TRX_STB_PORT, CAN1_TRX_STB_PIN) = 1;
 499:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN1_TRX_STB_PORT, CAN1_TRX_STB_PIN) = CAN1_TRX_STB_LVL;
 500:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 501:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN1 EN pin. */
 502:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN1_TRX_ENABLE_PORT, CAN1_TRX_ENABLE_PIN) = 1;
 503:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN1_TRX_ENABLE_PORT, CAN1_TRX_ENABLE_PIN) = CAN1_TRX_ENABLE_LVL;
 504:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 505:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #endif
 506:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #if defined(CAN2) && defined(CAN2_TRX_STB_PORT) && defined(CAN2_TRX_STB_PIN)
 507:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (ch_nr == 2)
 508:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 509:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN2 STBn pin. See config.h. */
 510:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN2_TRX_STB_PORT, CAN2_TRX_STB_PIN) = 1;
 511:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN2_TRX_STB_PORT, CAN2_TRX_STB_PIN) = CAN2_TRX_STB_LVL;
 512:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 513:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN2 EN pin. */
 514:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN2_TRX_ENABLE_PORT, CAN2_TRX_ENABLE_PIN) = 1;
 515:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN2_TRX_ENABLE_PORT, CAN2_TRX_ENABLE_PIN) = CAN2_TRX_ENABLE_LVL;
 516:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 517:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #endif
 518:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 519:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x80;    /* PFS register write protect on */
 520:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 521:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 522:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case DISABLE:
 523:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Port pin function select register setting */
 525:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x00;    /* PWPR.PFSWE write protect off */
 526:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x40;    /* PFS register write protect off */
 527:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 528:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #if defined(CAN0) && defined(CAN0_TRX_STB_PORT) && defined(CAN0_TRX_STB_PIN)
 529:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (ch_nr == 0)
 530:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 531:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN0 STBn pin. See config.h. */
 532:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR( CAN0_TRX_STB_PORT, CAN0_TRX_STB_PIN ) = 1;
 533:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN0_TRX_STB_PORT, CAN0_TRX_STB_PIN) = !CAN0_TRX_STB_LVL; /* Negated le
 534:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 535:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN0 EN pin. */
 536:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN0_TRX_ENABLE_PORT, CAN0_TRX_ENABLE_PIN) = 1;
 537:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN0_TRX_ENABLE_PORT, CAN0_TRX_ENABLE_PIN) = !CAN0_TRX_ENABLE_LVL; /* N
 538:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 539:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #endif
 540:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #if defined(CAN1) && defined(CAN1_TRX_STB_PORT) && defined(CAN1_TRX_STB_PIN)
 541:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (ch_nr == 1)
 542:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 543:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN1 STBn pin. See config.h. */
 544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN1_TRX_STB_PORT, CAN1_TRX_STB_PIN) = 1;
 545:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN1_TRX_STB_PORT, CAN1_TRX_STB_PIN) = !CAN1_TRX_STB_LVL;
 546:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 547:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN1 EN pin. */
 548:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN1_TRX_ENABLE_PORT, CAN1_TRX_ENABLE_PIN ) = 1;
 549:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN1_TRX_ENABLE_PORT, CAN1_TRX_ENABLE_PIN) = !CAN1_TRX_ENABLE_LVL;
 550:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 551:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #endif
 552:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #if defined(CAN2) && defined(CAN2_TRX_STB_PORT) && defined(CAN2_TRX_STB_PIN)
 553:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (ch_nr == 2)
 554:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 555:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN2 STBn pin. See config.h. */
 556:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN2_TRX_STB_PORT, CAN2_TRX_STB_PIN) = 1;
 557:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN2_TRX_STB_PORT, CAN2_TRX_STB_PIN) = !CAN2_TRX_STB_LVL;
 558:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 559:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Configure CAN2 EN pin. */
 560:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DDR(CAN2_TRX_ENABLE_PORT, CAN2_TRX_ENABLE_PIN) = 1;
 561:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 CAN_TRX_DR( CAN2_TRX_ENABLE_PORT, CAN2_TRX_ENABLE_PIN) = !CAN2_TRX_ENABLE_LVL;
 562:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 563:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             #endif
 564:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 565:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x80;    /* PFS register write protect on */        
 566:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 567:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Go to OPERATION mode *********************************************************/
 568:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_Control(ch_nr, OPERATE_CANMODE);
 569:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 570:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 571:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Run in Listen Only test mode. */
 572:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case CANPORT_TEST_LISTEN_ONLY:
 573:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_Control(ch_nr, HALT_CANMODE);
 574:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 575:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->TCR.BYTE = 0x03;
 576:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 577:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_Control(ch_nr, OPERATE_CANMODE);
 578:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 579:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 580:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 581:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Run in External Loopback test mode. */
 582:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case CANPORT_TEST_0_EXT_LOOPBACK:
 583:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_Control(ch_nr, HALT_CANMODE);
 584:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 585:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->TCR.BYTE = 0x05;
 586:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 587:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_Control(ch_nr, OPERATE_CANMODE);
 588:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 589:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 590:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 591:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Run in Internal Loopback test mode. */
 592:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case CANPORT_TEST_1_INT_LOOPBACK:
 593:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_Control(ch_nr, HALT_CANMODE);
 594:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 595:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->TCR.BYTE = 0x07;
 596:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 597:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_Control(ch_nr, OPERATE_CANMODE);
 598:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 599:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 600:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Return to default CAN bus mode. 
 601:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         This is the default setting at CAN reset. */
 602:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case CANPORT_RETURN_TO_NORMAL:
 603:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_Control(ch_nr, HALT_CANMODE);
 604:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 605:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->TCR.BYTE = 0x00;
 606:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 607:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_Control(ch_nr, OPERATE_CANMODE);
 608:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 609:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 610:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 611:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         default:
 612:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 613:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Bad action type. */
 614:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_BAD_ACTION_TYPE;
 615:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 616:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 617:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
 618:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 619:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 620:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_PortSet
 621:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_PortSe
 622:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 623:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
 624:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_Control
 625:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
 626:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set CAN operating modes. Controls transition to CAN operating modes determined by the CAN 
 627:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * register. For example, the Halt mode should be used to later configure a receive mailbox.
 628:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
 629:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] action_type \n
 630:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Peripheral actions:\n
 631:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  EXITSLEEP_CANMODE       Exit CAN Sleep mode, the default state when the peripheral starts up.\n
 632:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  ENTERSLEEP_CANMODE      Enter CAN Sleep mode to save power.\n
 633:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  RESET_CANMODE           Put the CAN peripheral into Reset mode.\n
 634:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  HALT_CANMODE            Put the CAN peripheral into Halt mode. CAN peripheral is still connected
 635:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                          but stops communicating.\n
 636:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  OPERATE_CANMODE         Put the CAN peripheral into normal Operation mode.\nd
 637:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
 638:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
 639:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
 640:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_ACTION_TYPE   No such action type exists for this function.
 641:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_WAKEUP_ERR     The CAN peripheral did not wake up from Sleep mode.
 642:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SLEEP_ERR      The CAN peripheral did not enter Sleep mode.
 643:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_HALT_ERR       The CAN peripheral did not enter Halt mode.
 644:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_RST_ERR        The CAN peripheral did not enter Reset mode.\n
 645:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * See also R_CAN_PortSet() return values.
 646:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details Other than calling this API to enter Halt mode, CAN mode transitions are called via the 
 647:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * functions automatically. For example, the default mode when starting up is CAN Sleep mode. Use th
 648:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * to other operating modes, for example first Exit Sleep' followed by Reset' to initialize th
 649:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * bitrate and interrupts, then enter Halt' mode to configure mailboxes.
 650:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
 651:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_Control(const uint32_t  ch_nr, const uint32_t  action_type)
 652:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 653:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 654:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 655:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    api_status  = R_CAN_OK;
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    can_tmo_cnt = MAX_CAN_SW_DELAY;
 657:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 658:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 659:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 660:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
 661:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 662:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 663:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 664:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
 665:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 666:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 667:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     switch (action_type)
 668:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 669:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case EXITSLEEP_CANMODE:
 670:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 671:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set to Not Sleep, and ensure that RCAN exits in Operate mode.
 672:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             HW manual note says to write to the SLPM bit in CAN Halt mode,
 673:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             but if we currently are in Sleep mode, we should already also be
 674:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             in Halt mode. (See ENTERSLEEP_CANMODE below). */
 675:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->CTLR.BIT.SLPM = CAN_NOT_SLEEP;
 676:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 677:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* WAIT_LOOP */
 678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             while ((can_block_p->STR.BIT.SLPST) && DEC_CHK_CAN_SW_TMR)
 679:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_BSP_NOP();
 681:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (0 == can_tmo_cnt)
 683:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             { 
 684:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 api_status = R_CAN_SW_WAKEUP_ERR;
 685:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 686:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_CAN_Control(ch_nr, RESET_CANMODE);
 687:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 688:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case ENTERSLEEP_CANMODE:
 689:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 690:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set to, and ensure that RCAN returns in, the Sleep state.
 691:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             Write to the SLPM bit in CAN Reset or CAN Halt modes. */
 692:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_Control(ch_nr, HALT_CANMODE);
 693:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 694:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->CTLR.BIT.SLPM = CAN_SLEEP;
 695:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 696:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* WAIT_LOOP */
 697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             while ((!can_block_p->STR.BIT.SLPST) && DEC_CHK_CAN_SW_TMR)
 698:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 699:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_BSP_NOP();
 700:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 701:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (0 == can_tmo_cnt)
 702:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 703:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 api_status = R_CAN_SW_SLEEP_ERR;
 704:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 705:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 706:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 707:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case RESET_CANMODE:
 708:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 709:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set to, and ensure that RCAN returns in, the Reset state. */
 710:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->CTLR.BIT.CANM = CAN_RESET;
 711:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 712:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* WAIT_LOOP */
 713:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             while ((!can_block_p->STR.BIT.RSTST) && DEC_CHK_CAN_SW_TMR)
 714:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 715:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Wait loop. */
 716:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_BSP_NOP();
 717:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 718:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (0 == can_tmo_cnt)
 719:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 720:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 api_status = R_CAN_SW_RST_ERR;
 721:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 722:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 723:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 724:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case HALT_CANMODE:
 725:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 726:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set to, and ensure that RCAN returns in, the Halt state. */
 727:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* The CAN module enters CAN Halt mode after waiting for the end of 
 728:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             message reception or transmission. */
 729:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->CTLR.BIT.CANM = CAN_HALT;
 730:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 731:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* WAIT_LOOP */
 732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             while ((!can_block_p->STR.BIT.HLTST) && DEC_CHK_CAN_SW_TMR)
 733:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 734:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Wait loop. */
 735:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_BSP_NOP();
 736:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 737:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (0 == can_tmo_cnt)
 738:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 739:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 api_status = R_CAN_SW_HALT_ERR;
 740:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 741:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 742:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 743:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case OPERATE_CANMODE:  
 744:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 745:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Take CAN out of Stop mode. */    
 746:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_module_stop_state_cancel(ch_nr); /* exit module stop state */
 747:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set to Operate mode. */
 749:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->CTLR.BIT.CANM = CAN_OPERATION;
 750:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 751:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Ensure that RCAN is in Operation mode. */
 752:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* WAIT_LOOP */
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             while (((can_block_p->STR.BIT.HLTST) || (can_block_p->STR.BIT.RSTST)) && DEC_CHK_CAN_SW
 754:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 755:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Wait loop. */
 756:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_BSP_NOP();
 757:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 758:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (0 == can_tmo_cnt)
 759:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 760:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 api_status = R_CAN_SW_RST_ERR;
 761:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 762:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 763:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         default:
 764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_BAD_ACTION_TYPE;
 765:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 766:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 767:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 768:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
 769:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 770:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 771:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_Control
 772:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_Contro
 773:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 774:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
 775:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_TxSet
 776:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
 777:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set up a mailbox to transmit. The API will write to a mailbox the specified ID, data lengt
 778:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * frame payload, then set the mailbox to transmit mode and send a frame onto the bus by calling R_C
 779:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
 780:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
 781:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Mailbox to use.
 782:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_p - Pointer to a data frame structure in memory. It is an address to the data st
 783:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the ID, DLC and data that constitute the data frame the mailbox will transmit.
 784:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_type \n
 785:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DATA_FRAME      Send a normal data frame.\n
 786:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  REMOTE_FRAME    Send a remote data frame request.
 787:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                The mailbox was set up for transmission.
 788:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
 789:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
 790:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE          The mode number does not exist.
 791:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval CAN_ERR_BOX_FULL        Receive FIFO is full (4 unread messages).
 792:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_ACTION_TYPE   No such action type exists for this function.
 793:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details This function sets up transmitting for normal mailboxes or transmit FIFO mailboxes.\n
 794:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * To transmit FIFO mailboxes, this function first interrupt disables the mailbox temporarily when s
 795:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * It then check to ensure transmit FIFO is not full to perform setting up the mailbox: Copies the d
 796:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * bytes (0-7) into the mailbox, selects data frame or remote frame request, sets the ID value for t
 797:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * finally the Data Length Code indicated by frame_p. The mailbox is interrupt enabled as well as tr
 798:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * generation timing again unless USE_CAN_POLL was defined. Finally R_CAN_Tx is called to deliver th
 799:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * To normal mailboxes, this function first waits for any previous transmission of the specified mai
 800:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * It then interrupt disables the mailbox temporarily when setting up the mailbox: Sets the ID value
 801:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the Data Length Code indicated by frame_p, selects dataframe or remote frame request and finally 
 802:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * payload bytes (0-7) into the mailbox. The mailbox is interrupt enabled again unless USE_CAN_POLL 
 803:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Finally R_CAN_Tx is called to deliver the message.
 804:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
 805:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_TxSet(const uint32_t     ch_nr,
 806:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t      mb_mode,
 807:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t      mbox_nr,
 808:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const can_frame_t*  frame_p,
 809:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t      frame_type)
 810:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 811:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 812:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 813:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    api_status  = R_CAN_OK;
 814:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 815:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    i = 0;
 816:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 817:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox mode */
 818:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_MODE
 819:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 820:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox for fifo mode: normal mailbox: 0 --> 23,
 821:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * Transmit fifo mailbox: 24 --> 27;
 822:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * return if number of mailbox is receive fifo mailbox(28 -->31) or higher */
 823:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (FIFO_MAILBOX_MODE == mb_mode)    /* check normal or fifo mailbox mode */
 824:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 825:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* return if MBX is receive FIFO mailbox */
 826:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CHECK_TXFIFO_MBX_NR
 827:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 828:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 829:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 830:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CHECK_MBX_NR
 831:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 832:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 833:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 834:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
 836:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 837:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 838:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 839:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
 840:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 841:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 842:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((FIFO_MAILBOX_MODE == mb_mode)
 843:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             && (bit_set[mbox_nr] & 0x0f000000))    /* check fifo mailbox mode and using FIFO mailbo
 844:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 845:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* In FIFO mailbox mode, change the bits in MIER for the related FIFO only when
 846:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * the TFE bit in TFCR is 0 and the TFEST flag is 1 */
 847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if ((0 == can_block_p->TFCR.BIT.TFE) && (1 == can_block_p->TFCR.BIT.TFEST))
 848:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 849:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Interrupt disable the mailbox.in case it was a receive mailbox */
 850:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MIER.LONG &= ((~(bit_set[24])));
 851:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 852:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 853:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* return if transmit fifo mailbox is full */
 854:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (1 == can_block_p->TFCR.BIT.TFFST)
 855:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 856:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             return (CAN_ERR_BOX_FULL);
 857:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 858:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Copy frame data into mailbox */
 860:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
 861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         for (i = 0; ((i < frame_p->dlc) && (i<8)); i++)
 862:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 863:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[24].DATA[i] = frame_p->data[i];
 864:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 865:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 866:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Frame select: Data frame = 0, Remote = 1 */
 867:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (REMOTE_FRAME == frame_type)
 868:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 869:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[24].ID.BIT.RTR = 1;
 870:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 871:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
 872:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[24].ID.BIT.RTR = 0;
 874:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 875:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 876:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /*** Set Mailbox ID based on ID mode ***/
 877:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (frame_p->id & XID_MASK)    /* Check for XID flag bit set in ID field */
 878:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 879:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set message mailbox buffer Extended ID, masking off temporary XID flag bit. */
 880:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[24].ID.LONG = (frame_p->id & (~XID_MASK));
 881:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 882:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
 883:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 884:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 can_block_p->MB[24].ID.BIT.IDE = 1;   /* Mixed mode; select to send extended frame.
 885:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 886:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 887:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
 888:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 889:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set message mailbox buffer Standard ID.
 890:../src/smc_gen/r_can_rx/src/r_can_rx.c ****              * Put only the lower 11 bit in the SID. */
 891:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[24].ID.BIT.SID = (frame_p->id & SID_MASK);
 892:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 893:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Always set IDE to 0 (unless mixed mode and extended frame as above). */
 894:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[24].ID.BIT.IDE = 0;
 895:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 896:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 897:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the Data Length Code */
 898:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[24].DLC = (unsigned short)frame_p->dlc;
 899:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 900:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         #if (USE_CAN_POLL == 0)
 901:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* In FIFO mailbox mode, change the bits in MIER for the related FIFO only when
 902:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * the TFE bit in TFCR is 0 and the TFEST flag is 1 */
 903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if ((0 == can_block_p->TFCR.BIT.TFE) && (1 == can_block_p->TFCR.BIT.TFEST))
 904:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 905:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Interrupt enable the mailbox */
 906:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 can_block_p->MIER.LONG |= (bit_set[24]);
 907:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 908:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Generate interrupt when FIFO last message transmission completed */
 909:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 if (CAN_CFG_TXFIFO_INT_GEN_TIMING == 1)
 910:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 {
 911:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     can_block_p->MIER.LONG |= (bit_set[25]);
 912:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 }
 913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 914:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         #endif
 915:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (1 == can_block_p->TFCR.BIT.TFEST) /* confirm that the transmit FIFO empty status bit is
 917:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 918:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->TFCR.BIT.TFE = 1; /* Transmit FIFO enabled. */
 919:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 920:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 921:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status |= R_CAN_Tx(ch_nr, mb_mode, mbox_nr);
 922:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 923:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 924:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Content of below else will occur in 2 case:
 925:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * 1: Transmit message by MBX normal in FIFO mailbox mode when FIFO_MAILBOX_MODE == mb_mode
 926:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * 2: Transmit message by MBX normal in normal mailbox mode when FIFO_MAILBOX_MODE != mb_mode *
 927:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
 928:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 929:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Wait for any previous transmission to complete. */
 930:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status = can_wait_tx_rx(ch_nr, mbox_nr);
 931:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 932:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Interrupt disable the mailbox.in case it was a receive mailbox */
 933:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MIER.LONG &= ((~(bit_set[mbox_nr])));
 934:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 935:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Clear message mailbox control register.
 936:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * TRMREQ/RECREQ already 0 after can_wait_tx_rx(). (No need to write twice). */
 937:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
 938:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 939:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 940:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /*** Set Mailbox ID based on ID mode ***/
 941:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (frame_p->id & XID_MASK)    /* Check for XID flag bit set in ID field */
 942:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 943:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set message mailbox buffer Extended ID, masking off temporary XID flag bit. */
 944:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.LONG = (frame_p->id & (~XID_MASK));
 945:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 946:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
 947:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 948:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 can_block_p->MB[mbox_nr].ID.BIT.IDE = 1;   /* Mixed mode; select to send extended f
 949:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 950:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 951:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
 952:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 953:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Set message mailbox buffer Standard ID. Put only the lower 11 bit in the SID. */
 954:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.BIT.SID = (frame_p->id & SID_MASK);
 955:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 956:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Always set IDE to 0 (unless mixed mode and extended frame as above). */
 957:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.BIT.IDE = 0;
 958:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 959:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set the Data Length Code */
 961:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[mbox_nr].DLC = (unsigned short)frame_p->dlc;
 962:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 963:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Frame select: Data frame = 0, Remote = 1 */
 964:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (REMOTE_FRAME == frame_type)
 965:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 966:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.BIT.RTR = 1;
 967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 968:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
 969:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.BIT.RTR = 0;
 971:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 972:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 973:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Copy frame data into mailbox */
 974:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
 975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         for (i = 0; ((i < frame_p->dlc) && (i<8)); i++)
 976:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].DATA[i] = frame_p->data[i];
 978:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 979:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 980:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         #if (USE_CAN_POLL == 0)
 981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Interrupt enable the mailbox */
 982:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MIER.LONG |= (bit_set[mbox_nr]);
 983:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         #endif
 984:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 985:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status |= R_CAN_Tx(ch_nr, mb_mode, mbox_nr);
 986:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 987:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
 988:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 989:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 990:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_TxSet
 992:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_TxSet(
 993:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 994:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
 995:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_TxSetXid
 996:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
 997:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set up a mailbox to transmit.The API will write to a mailbox the specified ID, data length
 998:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * frame payload, then set the mailbox to transmit mode and send a frame onto the bus by calling R_C
 999:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * function is used, the ID will be a 29-bit ID.
1000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1001:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
1002:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Mailbox to use.
1003:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_p - Pointer to a data frame structure in memory. It is an address to the data st
1004:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the ID, DLC and data that constitute the dataframe the mailbox will transmit.
1005:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_type \n
1006:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DATA_FRAME      Send a normal data frame.\n
1007:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  REMOTE_FRAME    Send a remote data frame request.
1008:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                The mailbox was set up for transmission.
1009:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
1010:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
1011:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE          The mode number does not exist.
1012:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval CAN_ERR_BOX_FULL        Receive FIFO is full (4 unread messages).
1013:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_ACTION_TYPE   No such action type exists for this function.
1014:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details This function sets up transmitting for normal mailboxes or transmit FIFO mailboxes.\n
1015:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * To transmit FIFO mailboxes, this function first interrupt disables the mailbox temporarily when s
1016:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * It then check to ensure transmit FIFO is not full to perform setting up the mailbox: Copies the d
1017:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * bytes (0-7) into the mailbox, selects data frame or remote frame request, sets the ID value for t
1018:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * finally the Data Length Code indicated by frame_p. The mailbox is interrupt enabled as well as tr
1019:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * generation timing again unless USE_CAN_POLL was defined. Finally R_CAN_Tx is called to deliver th
1020:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * To normal mailboxes, this function first waits for any previous transmission of the specified mai
1021:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * It then interrupt disables the mailbox temporarily when setting up the mailbox: Sets the ID value
1022:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the Data Length Code indicated by frame_p, selects dataframe or remote frame request and finally 
1023:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * payload bytes (0-7) into the mailbox. The mailbox is interrupt enabled again unless USE_CAN_POLL 
1024:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Finally R_CAN_Tx is called to deliver the message.
1025:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1026:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_TxSetXid(const uint32_t     ch_nr,
1027:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t     mb_mode,
1028:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t     mbox_nr,
1029:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         can_frame_t*       frame_p,
1030:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t     frame_type)
1031:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1032:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_frame_t temp_frame;
1033:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    api_status;
1034:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1035:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Copy the user frame to a temporary frame to which we add the Xid bit, 
1036:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     so that 29-bit ID will be used by R_CAN_TxSet(). The original frame is left 
1037:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     untouched (in case user later wants to send the same frame with standard ID). */
1038:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     memcpy(&temp_frame, frame_p, sizeof(can_frame_t));
1039:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1040:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     temp_frame.id |= XID_MASK;    /* Set XID flag bit set in ID field */
1041:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1042:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     api_status = R_CAN_TxSet(ch_nr, mb_mode, mbox_nr, (can_frame_t*)&temp_frame, frame_type);
1043:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1044:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1045:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1046:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1047:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_TxSetXid
1048:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end R_CAN_TxSetXi
1049:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1050:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1051:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_Tx
1052:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1053:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Starts actual message transmission onto the CAN bus. This API will wait until the mailbox 
1054:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * a prior frame, then set the mailbox to transmit mode.
1055:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1056:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
1057:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1058:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK - The mailbox was set to transmit a previously configured mailbox.
1059:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX - Bad mailbox number.
1060:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR - The channel number does not exist.
1061:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE - The mode number does not exist.
1062:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SET_TX_TMO - Waiting for previous transmission to finish timed out.
1063:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SET_RX_TMO - Waiting for previous reception to complete timed out.
1064:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details R_CAN_TxSet must have been called at least once for this mailbox after system start to s
1065:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * content, as this function only tells the mailbox to send its content.
1066:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1067:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_Tx(const uint32_t  ch_nr, const uint32_t  mb_mode, const uint32_t  mbox_nr)
1068:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1069:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1070:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1071:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
1072:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1073:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox mode */
1074:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_MODE
1075:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1076:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox for fifo mode: normal mailbox: 0 --> 23,
1077:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * Transmit fifo mailbox: 24 --> 27;
1078:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * return if number of mailbox is receive fifo mailbox(28 -->31) or higher */
1079:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (FIFO_MAILBOX_MODE == mb_mode)    /* check normal or fifo mailbox mode */
1080:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1081:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* return if MBX is receive FIFO mailbox */
1082:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CHECK_TXFIFO_MBX_NR
1083:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1084:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1085:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1086:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CHECK_MBX_NR
1087:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1088:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1089:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1090:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1091:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1092:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1093:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1094:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1095:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1096:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1097:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((FIFO_MAILBOX_MODE == mb_mode) && (bit_set[mbox_nr] & 0x0f000000))    /* check normal or fi
1098:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1099:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Write FFh to transmit FIFO pointer control register */
1100:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->TFPCR = 0xFF;
1101:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1102:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else   /* Don't using FIFO mode */
1103:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1104:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Wait for any previous transmission to complete. */
1105:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     api_status = can_wait_tx_rx(ch_nr, mbox_nr);
1106:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1107:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Clear SentData flag since we are about to send anew.
1108:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * Do a byte-write to avoid read-modify-write with HW writing another bit inbetween. See RX64M/
1109:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * TRMREQ/RECREQ already 0 after can_wait_tx_rx(). (No need to write twice). */
1110:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MCTL[mbox_nr].BYTE = 0;
1111:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1112:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set TrmReq bit to "1" */
1113:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MCTL[mbox_nr].BIT.TX.TRMREQ = 1;
1114:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1115:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1116:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1117:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1118:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_Tx
1119:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_Tx() *
1120:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1121:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1122:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_TxCheck
1123:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1124:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Check for successful data frame transmission. Use to check a mailbox for a successful data
1125:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1126:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1127:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK            Transmission was completed successfully.
1128:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX    Bad mailbox number.
1129:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR     The channel number does not exist.
1130:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_MSGLOST       Message was overwritten or lost.
1131:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_NO_SENTDATA   No message was sent.
1132:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details This function is only needed if an application needs to verify that a message has been t
1133:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * example so that it can progress a state machine, or if messages are sent back-to-back. With CAN
1134:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * control built into the silicon, it can reasonably be assumed that once a mailbox has been asked t
1135:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * that the message will indeed be sent. Safest if of course to use this function after a transmissi
1136:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1137:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_TxCheck(const uint32_t ch_nr, const uint32_t mbox_nr)
1138:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1139:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1140:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1141:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
1142:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1143:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_NR
1144:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1145:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1146:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1147:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1148:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1149:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1151:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1152:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1153:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Read and clear SentData flag. */
1154:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (0 == can_block_p->MCTL[mbox_nr].BIT.TX.SENTDATA)
1155:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1156:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status = R_CAN_NO_SENTDATA;
1157:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1158:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1159:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1160:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Clear SENTDATA.
1161:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * Do a byte-write to avoid read-modify-write with HW writing another bit inbetween. See RX
1162:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * TRMREQ must be set to 0 (or will send again).
1163:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * Do it twice since "Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously." */
1164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
1165:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
1166:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1167:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1168:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1169:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1170:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1171:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_TxCheck
1172:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_TxChec
1173:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1174:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1175:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_TxStopMsg
1176:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1177:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Stop a mailbox that has been asked to transmit a frame
1178:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1179:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
1180:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1181:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK            Action completed successfully.
1182:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX    Bad mailbox number.
1183:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE      The mode number does not exist.
1184:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR     The channel number does not exist.
1185:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_ABORT_ERR  Waiting for an abort timed out.
1186:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details This function clears the mailbox control or transmit FIFO control flags so that a transm
1187:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * (TrmReq is set to 0 for normal mailboxes or TFE is set to 0 for transmit FIFO mailboxes). A softw
1188:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * waits for an abort for a maximum period of time.\n
1189:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * If the message was not stopped, R_CAN_SW_ABORT_ERR is returned. Note that the cause of this could
1190:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * message was already sent.
1191:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1192:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_TxStopMsg(const uint32_t ch_nr, const uint32_t  mb_mode, const uint32_t mbox_nr)
1193:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1194:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1195:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
1196:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status     = R_CAN_OK;
1197:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
1198:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1199:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox mode */
1200:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_MODE
1201:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1202:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_NR
1203:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1204:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1205:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1206:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1207:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1208:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1209:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1210:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1211:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1212:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((FIFO_MAILBOX_MODE == mb_mode)
1213:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             && (bit_set[mbox_nr] & 0x0f000000))   /* check fifo mailbox mode and using FIFO mailbox
1214:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1215:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* To abort FIFO transmission, it is necessary to clear the transmit FIFO enable bit (TFE) 
1216:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->TFCR.BIT.TFE = 0; /* Transmit FIFO enabled. */
1217:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1218:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Wait for abort. */
1219:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
1220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         while ((!can_block_p->TFCR.BIT.TFEST) && DEC_CHK_CAN_SW_TMR)
1221:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1222:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Wait loop. */
1223:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_BSP_NOP();
1224:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1225:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (0 == can_tmo_cnt)
1226:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1227:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_SW_ABORT_ERR;
1228:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1229:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
1230:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1231:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Do nothing */
1232:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_BSP_NOP();
1233:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1234:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1235:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1236:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1237:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Clear message mailbox control register. Setting TRMREQ to 0 should abort.
1238:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * Do a byte-write to avoid read-modify-write with HW writing another bit inbetween. See RX
1239:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * Do it twice since "Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously." */
1240:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
1241:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
1242:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1243:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Wait for abort. */
1244:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
1245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         while ((can_block_p->MCTL[mbox_nr].BIT.TX.TRMABT) && DEC_CHK_CAN_SW_TMR)
1246:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1247:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Wait loop. */
1248:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_BSP_NOP();
1249:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1250:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (0 == can_tmo_cnt)
1251:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1252:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_SW_ABORT_ERR;
1253:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1254:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1255:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Clear abort flag. Do a byte-write to avoid read-modify-write with HW writing another bit
1256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
1257:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1258:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1259:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1260:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1261:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1262:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_TxStopMsg
1263:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end R_CAN_TxStopM
1264:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1265:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1266:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxSet
1267:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1268:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set up a mailbox to receive.\n
1269:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * The API sets up a given mailbox to receive data frames with the given CAN 11-bit ID. Incoming dat
1270:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * same ID will be stored in the mailbox.
1271:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1272:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1273:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] id - The CAN ID which the mailbox should receive.
1274:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_type \n
1275:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DATA_FRAME      Send a normal data frame. \n
1276:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  REMOTE_FRAME    Send a remote data frame request.
1277:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
1278:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
1279:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
1280:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SET_TX_TMO     Waiting for previous transmission to finish timed out.
1281:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SET_RX_TMO     Waiting for previous reception to complete timed out.
1282:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details The function will first wait for any previous transmission/reception to complete, then t
1283:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * interrupt disable the mailbox. It sets the mailbox to the given standard ID value, and whether to
1284:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * CAN dataframes or remote frame requests.
1285:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1286:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_RxSet(const uint32_t ch_nr,
1287:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t  mbox_nr,
1288:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t  id,
1289:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t  frame_type)
1290:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1291:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1292:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1293:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
1294:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1295:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_NR
1296:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1297:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1298:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1299:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1300:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1301:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1302:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1303:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1304:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1305:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Wait for any previous transmission/reception to complete. */
1306:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     api_status = can_wait_tx_rx(ch_nr, mbox_nr);
1307:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1308:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Interrupt disable the mailbox. */
1309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MIER.LONG &= (~(bit_set[mbox_nr]));
1310:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
1311:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Clear message mailbox control register.
1312:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * TRMREQ/RECREQ already 0 after can_wait_tx_rx(). (No need to write twice). */
1313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MCTL[mbox_nr].BYTE = 0;
1314:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1315:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /*** Set Mailbox ID based on ID mode ***/
1316:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Check for XID flag bit set in ID argument */
1317:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (id & XID_MASK)
1318:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1319:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set message mailbox buffer Extended ID, masking off temporary XID flag bit. */
1320:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[mbox_nr].ID.LONG = (id & (~XID_MASK));
1321:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1322:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1323:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1324:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set message mailbox buffer Standard ID */ 
1325:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[mbox_nr].ID.BIT.SID = (id & SID_MASK); /* Now put the lower 11 bit in the S
1326:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1327:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1328:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set IDE bit depending on if want to receive SID or XID frame. Only for mixed mode. */
1329:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1330:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1331:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (id & XID_MASK)
1332:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1333:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.BIT.IDE = 1;
1334:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1335:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
1336:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1337:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MB[mbox_nr].ID.BIT.IDE = 0;
1338:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1339:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1340:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1341:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1342:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* When not MIXED mode, IDE should be written with 0. */
1343:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[mbox_nr].ID.BIT.IDE = 0;
1344:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1345:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1346:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Data frame = 0, Remote frame = 1    */
1347:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (REMOTE_FRAME == frame_type)
1348:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1349:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[mbox_nr].ID.BIT.RTR = 1;
1350:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1351:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1352:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1353:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MB[mbox_nr].ID.BIT.RTR = 0;
1354:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1355:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1356:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #if (USE_CAN_POLL == 0)
1357:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Interrupt enable the mailbox */
1358:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MIER.LONG |= (bit_set[mbox_nr]);
1359:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
1360:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1361:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Request to receive the frame. (Set RecReq bit). */
1362:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MCTL[mbox_nr].BYTE = 0x40;
1363:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1364:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1365:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1366:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1367:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxSet
1368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_RxSet(
1369:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1370:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1371:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxSetFIFO
1372:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1373:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set up a mailbox to receive.\n
1374:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * The API sets up a given FIFO mailbox to receive data frames with the given CAN 11-bit ID. Incomin
1375:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the same ID will be stored in the mailbox.
1376:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1377:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
1378:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1379:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] fidcr0_value - The CAN ID which the mailbox should receive.
1380:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] fidcr1_value - The CAN ID which the mailbox should receive.
1381:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mkr6_value - The mask register.
1382:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mkr7_value - The mask register.
1383:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_type \n
1384:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DATA_FRAME      receive a normal data frame. \n
1385:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  REMOTE_FRAME    receive a remote data frame request.
1386:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
1387:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
1388:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
1389:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE          The mode number does not exist.
1390:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval CAN_ERR_NOT_FIFO_MODE   Current mailbox mode is not FIFO mailbox mode.
1391:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details The function will first temporarily interrupt disable the mailbox. Then it sets whether 
1392:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * CAN data frames or remote frame requests. It also sets the FIFO mailbox to the given ID value. Ne
1393:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * setting value for mask register, refer to section R_CAN_RxSetMask in the application note for det
1394:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1395:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_RxSetFIFO(const uint32_t  ch_nr,
1396:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  mb_mode,
1397:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  mbox_nr,
1398:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  fidcr0_value,
1399:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  fidcr1_value,
1400:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  frame_type,
1401:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  mkr6_value,
1402:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t  mkr7_value)
1403:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1404:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1405:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1406:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
1407:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1408:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox mode */
1409:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_MODE
1410:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1411:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* return if not FIFO_MAILBOX_MODE */
1412:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (FIFO_MAILBOX_MODE != mb_mode)    /* check normal or fifo mode */
1413:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1414:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (CAN_ERR_NOT_FIFO_MODE);
1415:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1416:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1417:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* return if mailbox is not receive fifo mailbox(28 -->31) */
1418:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((mbox_nr < 28) || (mbox_nr > 31))
1419:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1420:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_SW_BAD_MBX);
1421:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1422:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1423:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1424:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1425:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1426:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1427:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1428:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1429:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1430:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1431:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1432:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Shift to CAN Halt mode only when the CAN operation mode is not Halt or Reset */
1433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((CAN_RESET != can_block_p->CTLR.BIT.CANM) && (CAN_HALT != can_block_p->CTLR.BIT.CANM))
1434:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1435:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Write to fidcr0, fidcr1 and mkr6, mkr7 in CAN reset mode or CAN halt mode. */
1436:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_CAN_Control(ch_nr, HALT_CANMODE);
1437:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1438:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1439:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* In FIFO mailbox mode, change the bits in MIER for the related FIFO only
1440:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * when the RFE bit in RFCR is 0 and the RFEST flag in RFCR is 1 */
1441:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((0 == can_block_p->RFCR.BIT.RFE) && (1 == can_block_p->RFCR.BIT.RFEST))
1442:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1443:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Interrupt disable the mailbox. */
1444:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MIER.LONG &= (~(bit_set[28]));
1445:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1446:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1447:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Data frame = 0, Remote frame = 1    */
1448:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (REMOTE_FRAME == frame_type)
1449:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1450:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.BIT.RTR = 1;
1451:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.RTR = 1;
1452:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1453:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1454:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1455:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.BIT.RTR = 0;
1456:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.RTR = 0;
1457:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1458:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1459:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /*** Set Mailbox ID based on ID mode ***/
1460:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Check for XID flag bit set in fidcr0_value argument */
1461:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (fidcr0_value & XID_MASK)
1462:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1463:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set message mailbox buffer Extended ID, masking off temporary XID flag bit. */
1464:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.LONG = (fidcr0_value & (~XID_MASK));
1465:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1466:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1467:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1468:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set message mailbox buffer Standard ID */
1469:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.BIT.SID = (fidcr0_value & SID_MASK);
1470:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1471:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1472:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set IDE bit depending on if want to receive SID or XID frame. Only for mixed mode. */
1473:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1474:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1475:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (fidcr0_value & XID_MASK)
1476:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1477:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Mixed mode; select to send extended frame. */
1478:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.BIT.IDE = 1;
1479:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1480:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
1481:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1482:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Always set IDE to 0 (unless mixed mode and extended frame as above). */
1483:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.BIT.IDE = 0;
1484:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1485:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1486:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1487:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1488:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* When not MIXED mode, IDE should be written with 0. */
1489:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR0.BIT.IDE = 0;
1490:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1491:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1492:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Check for XID flag bit set in fidcr1_value argument */
1493:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (fidcr1_value & XID_MASK)
1494:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1495:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set message mailbox buffer Extended ID, masking off temporary XID flag bit. */
1496:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.LONG = (fidcr1_value & (~XID_MASK));
1497:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1498:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1499:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1500:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set message mailbox buffer Standard ID */
1501:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.SID = (fidcr1_value & SID_MASK);
1502:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1503:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1504:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set IDE bit depending on if want to receive SID or XID frame. Only for mixed mode. */
1505:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1506:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1507:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (fidcr1_value & XID_MASK)
1508:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1509:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Mixed mode; select to send extended frame. */
1510:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.IDE = 1;
1511:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1512:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
1513:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1514:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Always set IDE to 0 (unless mixed mode and extended frame as above). */
1515:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.IDE = 0;
1516:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1517:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1518:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1519:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1520:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* When not MIXED mode, IDE should be written with 0. */
1521:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.IDE = 0;
1522:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1523:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((EXT_ID_MODE == can_block_p->CTLR.BIT.IDFM) || (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM
1525:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1526:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set XID 29-bit mask value in mask register. */
1527:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[6].LONG = (mkr6_value & (~XID_MASK)); /* Set XID 29-bit mask value in mask
1528:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].LONG = (mkr7_value & (~XID_MASK)); /* Set XID 29-bit mask value in mask
1529:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1530:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1531:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1532:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set SID 11-bit mask value in mask register. */
1533:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[6].BIT.SID = mkr6_value; /* Set SID 11-bit mask value in mask register 6. 
1534:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].BIT.SID = mkr7_value; /* Set SID 11-bit mask value in mask register 7. 
1535:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1536:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1537:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set mailbox mask to be used. (0 = mask VALID.).
1538:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      *  Set bits 31 to 24 to 0 in FIFO mailbox mode */
1539:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MKIVLR.LONG &= (~(0xFF000000));
1540:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1541:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #if (USE_CAN_POLL == 0)
1542:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* In FIFO mailbox mode, change the bits in MIER for the related FIFO only
1543:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * when the RFE bit in RFCR is 0 and the RFEST flag in RFCR is 1 */
1544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if ((0 == can_block_p->RFCR.BIT.RFE) && (1 == can_block_p->RFCR.BIT.RFEST))
1545:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1546:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Interrupt enable the mailbox */
1547:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->MIER.LONG |= (bit_set[28]);
1548:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1549:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Generate interrupt when Receive FIFO warning */
1550:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (CAN_CFG_RXFIFO_INT_GEN_TIMING == 1)
1551:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
1552:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 can_block_p->MIER.LONG |= (bit_set[29]);
1553:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
1554:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1555:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
1556:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1557:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Receive FIFO enable */
1558:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->RFCR.BIT.RFE = 1;
1559:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1560:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1561:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1562:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1563:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxSetFIFO
1564:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_RxSetF
1565:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1566:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1567:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxSetXid
1568:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1569:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set up a mailbox to receive.\n
1570:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * The API sets up a given mailbox to receive data frames with the given CAN 11-bit ID. Incoming dat
1571:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * same ID will be stored in the mailbox, except the ID will be a 29-bit ID.
1572:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1573:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1574:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] xid - The CAN ID which the mailbox should receive.
1575:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_type \n
1576:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DATA_FRAME      Send a normal data frame. \n
1577:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  REMOTE_FRAME    Send a remote data frame request.
1578:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
1579:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
1580:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
1581:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SET_TX_TMO     Waiting for previous transmission to finish timed out.
1582:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_SET_RX_TMO     Waiting for previous reception to complete timed out.
1583:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details The function will first wait for any previous transmission/reception to complete, then t
1584:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * interrupt disable the mailbox. It sets the mailbox to the given standard ID value, and whether to
1585:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * CAN dataframes or remote frame requests.
1586:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1587:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_RxSetXid(const uint32_t     ch_nr, 
1588:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t     mbox_nr,
1589:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         uint32_t           xid,
1590:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                         const uint32_t     frame_type)
1591:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1592:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Add the Xid bit so that 29-bit ID will be used by R_CAN_RxSet(). */
1593:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (R_CAN_RxSet(ch_nr, mbox_nr, (xid | XID_MASK) , frame_type));
1594:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1595:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1596:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxSetXid
1597:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_RxSetX
1598:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1599:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1600:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxSetFIFOXid
1601:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1602:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  * @brief Set up a mailbox to receive.\n
1603:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * The API sets up a given FIFO mailbox to receive data frames with the given CAN 29-bit ID. Incomin
1604:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the same ID will be stored in the mailbox.
1605:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1606:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
1607:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to use. (0-32)
1608:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] xfidcr0_value - The CAN ID which the mailbox should receive.
1609:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] xfidcr1_value - The CAN ID which the mailbox should receive.
1610:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mkr6_value - The mask register.
1611:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mkr7_value - The mask register.
1612:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_type \n
1613:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  DATA_FRAME      receive a normal data frame. \n
1614:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  REMOTE_FRAME    receive a remote data frame request.
1615:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK                Action completed successfully.
1616:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX        Bad mailbox number.
1617:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR         The channel number does not exist.
1618:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE          The mode number does not exist.
1619:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval CAN_ERR_NOT_FIFO_MODE   Current mailbox mode is not FIFO mailbox mode.
1620:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details The function will first temporarily interrupt disable the mailbox. Then it sets whether 
1621:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * CAN data frames or remote frame requests. It also sets the FIFO mailbox to the given ID value. Ne
1622:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * setting value for mask register, refer to section R_CAN_RxSetMask in the application note for det
1623:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1624:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_RxSetFIFOXid(const uint32_t     ch_nr,
1625:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             const uint32_t     mb_mode,
1626:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             const uint32_t     mbox_nr,
1627:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             uint32_t           xfidcr0_value,
1628:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             uint32_t           xfidcr1_value,
1629:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             const uint32_t     frame_type,
1630:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             const uint32_t     mkr6_value,
1631:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             const uint32_t     mkr7_value)
1632:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1633:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Add the Xid bit so that 29-bit ID will be used by R_CAN_RxSetFIFO(). */
1634:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (R_CAN_RxSetFIFO(ch_nr, mb_mode, mbox_nr, (xfidcr0_value | XID_MASK),
1635:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             (xfidcr1_value | XID_MASK), frame_type, mkr6_value, mkr7_value));
1636:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1637:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1638:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxSetFIFOXid
1639:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_RxSetX
1640:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1641:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1642:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxPoll
1643:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1644:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Checks if a mailbox has received a message
1645:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1646:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to check (0-32).
1647:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK            There is a message waiting.
1648:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_NOT_OK        No message waiting.
1649:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_RXPOLL_TMO    Message pending but timed out.
1650:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX    Bad mailbox number.
1651:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR     The channel number does not exist.
1652:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details When a mailbox is set up to receive certain messages, it is important to determine when 
1653:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * receiving successfully. There are two methods for doing this: \n
1654:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Polling. Call the API regularly to check for new messages. USE_CAN_POLL must be defined in the CA
1655:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * file. If there is a message use R_CAN_RxRead to fetch it. \n
1656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Using the CAN receive interrupt (USE_CAN_POLL not defined): Use this API to check which mailbox r
1657:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * notify the application. \n
1658:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * The function returns R_CAN_OK if new data was found in the mailbox.
1659:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *
1660:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1661:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_RxPoll(const uint32_t  ch_nr, const uint32_t  mbox_nr)
1662:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1663:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1664:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1665:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_NOT_OK;
1666:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t poll_delay = MAX_CANREG_POLLCYCLES;
1667:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1668:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_NR
1669:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1670:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1671:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1672:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1673:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1674:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1675:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1676:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1677:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Wait if new data is currently being received. */
1679:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* WAIT_LOOP */
1680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     while ((can_block_p->MCTL[mbox_nr].BIT.RX.INVALDATA) && poll_delay)
1681:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         poll_delay--;
1683:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1684:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1685:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (0 == poll_delay)    /* Still updating mailbox. Come back later. */
1686:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1687:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         api_status = R_CAN_RXPOLL_TMO;
1688:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1689:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else /* Message received? */
1690:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1691:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* If message received, tell user. */
1692:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (1 == can_block_p->MCTL[mbox_nr].BIT.RX.NEWDATA)
1693:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1694:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_OK;
1695:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1696:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1698:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1699:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1700:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxPoll
1701:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end R_CAN_RxPoll(
1702:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1703:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1704:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxRead
1705:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1706:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Read the CAN data frame content from a mailbox. The API checks if a given mailbox has rece
1707:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * If so, a copy of the mailboxs dataframe will be written to the given structure.
1708:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
1709:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mb_mode - Normal mailbox (0), FIFO mailbox (1).
1710:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which CAN mailbox to check (0-32).
1711:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] frame_p - Refers to a pointer to a data frame structure in memory. It is an address to
1712:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                       into which the function will place a copy of the mailboxs received CAN d
1713:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_OK            There is a message waiting.
1714:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_MODE      The mode number does not exist.
1715:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_SW_BAD_MBX    Bad mailbox number.
1716:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR     The channel number does not exist.
1717:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval CAN_ERR_BOX_EMPTY   No unread message in receive FIFO.
1718:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_MSGLOST       Message was overwritten or lost.
1719:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details This function is used to receive the message by the normal mailboxes or receive FIFO mai
1720:../src/smc_gen/r_can_rx/src/r_can_rx.c **** To receive FIFO mailboxes, it checks Receive FIFO Empty Status Flag to ensure unread message in rec
1721:../src/smc_gen/r_can_rx/src/r_can_rx.c **** If have, it loads the ID value, the Data Length Code and the data frame payload bytes (0-7) of mess
1722:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Finally, it checks Message Lost then write FF to Receive FIFO Pointer Control Register.\n
1723:../src/smc_gen/r_can_rx/src/r_can_rx.c **** To normal mailboxes, Use R_CAN_RxPoll() first to check whether the mailbox has received a message.\
1724:../src/smc_gen/r_can_rx/src/r_can_rx.c **** This function is used to fetch the message from a mailbox, either when using polled mode or from a 
1725:../src/smc_gen/r_can_rx/src/r_can_rx.c **** interrupt.
1726:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1727:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_RxRead(const uint32_t    ch_nr,
1728:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t     mb_mode,
1729:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t     mbox_nr,
1730:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     can_frame_t* const frame_p)
1731:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1733:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1734:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t i = 0;
1735:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1736:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_OK;
1737:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1738:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox mode*/
1739:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_MODE
1740:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1741:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* check mailbox for fifo mailbox mode:
1742:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * Normal mailbox: 0 --> 23,
1743:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * Receive fifo mailbox: 28 --> 31;
1744:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * return if number of mailbox is transmit fifo mailbox(24 -->27) or other mailbox */
1745:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (FIFO_MAILBOX_MODE == mb_mode)    /* check normal or fifo mailbox mode */
1746:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1747:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* return if MBX is receive FIFO mailbox */
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CHECK_RXFIFO_MBX_NR
1749:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1750:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1751:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1752:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     CHECK_MBX_NR
1753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1754:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1755:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1756:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1757:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1758:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1759:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1760:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1761:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
1762:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1763:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((FIFO_MAILBOX_MODE == mb_mode) && (bit_set[mbox_nr] & 0xf0000000))    /* check normal or fi
1765:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1766:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* return if FIFO is empty */
1767:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (can_block_p->RFCR.BIT.RFEST)
1768:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1769:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             return (CAN_ERR_BOX_EMPTY);
1770:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1771:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1772:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* EXT_ID_MODE */
1773:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Copy received data from message mailbox to memory. The IDE bit is only valid in mixed mo
1774:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (EXT_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1775:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1776:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Get mailbox Extended ID, keeping only lower 29 bits. */
1777:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             frame_p->id = (can_block_p->MB[28].ID.LONG & (~XID_MASK));
1778:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1779:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* MIXED_ID_MODE */
1780:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1781:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1782:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (1 == can_block_p->MB[28].ID.BIT.IDE) /* Check for XID control bit set. */
1783:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
1784:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Get mailbox Extended ID, keeping only lower 29 bits. */
1785:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 frame_p->id = (can_block_p->MB[28].ID.LONG & (~XID_MASK));
1786:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
1787:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             else
1788:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
1789:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Get only the lower 11 bits from the SID. */
1790:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 frame_p->id = can_block_p->MB[28].ID.BIT.SID;
1791:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
1792:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1793:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* STD_ID_MODE */
1794:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
1795:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1796:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Get lower 11 bits from SID. */
1797:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             frame_p->id = can_block_p->MB[28].ID.BIT.SID;
1798:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1799:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1800:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Casting the register into uint8_t */
1801:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         frame_p->dlc = (uint8_t)can_block_p->MB[28].DLC;
1802:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1803:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         for (i = 0; i < can_block_p->MB[mbox_nr].DLC; i++)
1805:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1806:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             frame_p->data[i] = can_block_p->MB[28].DATA[i];
1807:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1808:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1809:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* check receive FIFO message lost */
1810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (can_block_p->RFCR.BIT.RFMLF)
1811:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1812:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Clear receive FIFO message lost flag to 0 */
1813:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             can_block_p->RFCR.BYTE = 0x01;
1814:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1815:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_MSGLOST;
1816:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1817:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1818:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Write FFh to receive FIFO pointer control register */
1819:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->RFPCR = 0xFF;
1820:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1821:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1822:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Content of below else will occur in 2 case:
1823:../src/smc_gen/r_can_rx/src/r_can_rx.c ****      * 1: Read message by MBX normal in FIFO mailbox mode when FIFO_MAILBOX_MODE == mb_mode
1824:../src/smc_gen/r_can_rx/src/r_can_rx.c ****        2: Read message by MBX normal in normal mailbox mode when FIFO_MAILBOX_MODE != mb_mode */
1825:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1826:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1827:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* EXT_ID_MODE */
1828:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Copy received data from message mailbox to memory. The IDE bit is only valid in mixed mo
1829:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (EXT_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1830:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1831:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Get mailbox Extended ID, keeping only lower 29 bits. */
1832:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             frame_p->id = (can_block_p->MB[mbox_nr].ID.LONG & (~XID_MASK));
1833:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1834:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* MIXED_ID_MODE */
1835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else if (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM)
1836:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1837:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             if (1 == can_block_p->MB[mbox_nr].ID.BIT.IDE) /* Check for XID control bit set. */
1838:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
1839:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Get mailbox Extended ID, keeping only lower 29 bits. */
1840:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 frame_p->id = (can_block_p->MB[mbox_nr].ID.LONG & (~XID_MASK));
1841:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
1842:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             else
1843:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
1844:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 /* Get only the lower 11 bits from the SID. */
1845:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 frame_p->id = can_block_p->MB[mbox_nr].ID.BIT.SID;
1846:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
1847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1848:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* STD_ID_MODE */
1849:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
1850:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1851:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Get lower 11 bits from SID. */
1852:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             frame_p->id = can_block_p->MB[mbox_nr].ID.BIT.SID;
1853:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1854:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1855:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Casting the register into uint8_t */
1856:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         frame_p->dlc = (uint8_t)can_block_p->MB[mbox_nr].DLC;
1857:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1858:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         for (i = 0; i < can_block_p->MB[mbox_nr].DLC; i++)
1860:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             frame_p->data[i] = can_block_p->MB[mbox_nr].DATA[i];
1862:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1863:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1864:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Check if message was lost/overwritten. */
1865:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (can_block_p->MCTL[mbox_nr].BIT.RX.MSGLOST)
1866:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1867:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_MSGLOST;
1868:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1869:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1870:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Clear MSGLOST.
1871:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * Also set NEWDATA to 0 since the mailbox was just emptied and start over with new RxPolls
1872:../src/smc_gen/r_can_rx/src/r_can_rx.c ****          * Do a byte-write to avoid read-modify-write with HW writing another bit inbetween. See RX
1873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0x40;
1874:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1875:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1876:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
1877:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1878:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1879:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxRead
1880:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end R_CAN_RxRead(
1881:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1882:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
1883:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_RxSetMask
1884:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
1885:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Sets the CAN ID Acceptance Masks. To accept only one ID, set mask to all ones. To accept a
1886:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * mask to all zeros. To accept a range of messages, set the corresponding ID bits to zero.
1887:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr -  CAN channel to use (0-2 MCU dependent).
1888:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mbox_nr - Which mailbox to mask (0-32). Four mailboxes will be affected within its gro
1889:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] mask_value - Mask value. (0-0x7FF)
1890:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details Receive mailboxes can use a mask to filter out one message, or expand receiving to a ran
1891:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * (CAN IDs). The mask enables this using the mailbox groups ID field. There is one mask for mail
1892:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * for 4-7, etc. Changing a mask will therefore affect the behavior of adjacent mailboxes. \n
1893:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  Each '0' in the mask means "mask this bit", or "don't look at that bit"; accept anything.\n
1894:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  Each '1' means check if the CAN-ID bit in this position matches the CAN-ID of the mailbox.\n
1895:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *  See section R_CAN_RxSetMask in the application note for details.
1896:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
1897:../src/smc_gen/r_can_rx/src/r_can_rx.c **** void R_CAN_RxSetMask(const uint32_t  ch_nr,
1898:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t  mbox_nr,
1899:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                     const uint32_t  mask_value)
1900:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1901:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1902:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
1904:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1905:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
1906:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1907:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1908:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1909:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return;
1910:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1911:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1912:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Shift to CAN Halt mode only when the CAN operation mode is not Halt or Reset */
1913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((CAN_RESET != can_block_p->CTLR.BIT.CANM) && (CAN_HALT != can_block_p->CTLR.BIT.CANM))
1914:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1915:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Write to MKR0 to MKR7 in CAN reset mode or CAN halt mode.*/
1916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_CAN_Control(ch_nr, HALT_CANMODE);
1917:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1918:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1919:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set mask for the group of mailboxes. */
1920:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if ((EXT_ID_MODE == can_block_p->CTLR.BIT.IDFM) || (MIXED_ID_MODE == can_block_p->CTLR.BIT.IDFM
1921:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1922:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set XID 29-bit mask value in mask register. */
1923:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[mbox_nr/4].LONG = (mask_value & (~XID_MASK));
1924:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1925:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1926:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1927:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Set SID 11-bit mask value in mask register. */
1928:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[mbox_nr/4].BIT.SID = mask_value;
1929:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1930:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1931:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set mailbox mask to be used. (0 = mask VALID.) */
1932:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->MKIVLR.LONG &= (~(bit_set[mbox_nr]));
1933:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1934:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
1935:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
1936:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_RxSetMask
1937:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end R_CAN_RxSetMa
1938:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1939:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
1940:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  can_wait_tx_rx
1941:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Arguments:      Channel nr.
1942:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 Mailbox nr.
1943:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    Wait for communicating mailbox to complete action. This would 
1944:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 be apporopriate for example if a mailbox all of a sudden needs 
1945:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 to be reconfigured but the user wants any pending receive or 
1946:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 transmit to finish.
1947:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Return value:   R_CAN_OK            There is a message waiting.
1948:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_CAN_SW_BAD_MBX    Bad mailbox number.
1949:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_CAN_BAD_CH_NR     The channel number does not exist.
1950:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_CAN_SW_SET_TX_TMO Waiting for previous transmission to finish 
1951:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                                     timed out.
1952:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 R_CAN_SW_SET_RX_TMO Waiting for previous reception to complete 
1953:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                                     timed out.
1954:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
1955:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_STATIC_INLINE(can_wait_tx_rx)
1956:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t can_wait_tx_rx(const uint32_t  ch_nr, const uint32_t  mbox_nr)
1957:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
1958:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
1959:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status     = R_CAN_OK;
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
1962:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1963:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Mailbox and channel nr already checked by caller. */
1964:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p = CAN_CHANNELS[ch_nr];
1965:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1966:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Wait for any previous transmission to complete. */
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (can_block_p->MCTL[mbox_nr].BIT.TX.TRMREQ)
1968:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1969:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         while ((0 == can_block_p->MCTL[mbox_nr].BIT.TX.SENTDATA) && DEC_CHK_CAN_SW_TMR)
1971:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1972:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Wait loop. */
1973:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_BSP_NOP();
1974:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (0 == can_tmo_cnt)
1976:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_SW_SET_TX_TMO;
1978:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1979:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1980:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Wait for any previous reception to complete. */
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else if (can_block_p->MCTL[mbox_nr].BIT.RX.RECREQ)
1982:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1983:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* WAIT_LOOP */
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         while ((1 == can_block_p->MCTL[mbox_nr].BIT.RX.INVALDATA) && DEC_CHK_CAN_SW_TMR)
1985:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1986:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Wait loop. */
1987:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_BSP_NOP();
1988:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (0 == can_tmo_cnt)
1990:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_SW_SET_RX_TMO;
1992:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
1993:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
1994:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
1995:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
1996:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Do nothing */
1997:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_NOP();
1998:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
1999:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
2001:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2002:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2003:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function can_wait_tx_rx
2004:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/
2005:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* end can_wait_tx_rx() */
2006:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2007:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
2008:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_CheckErr
2009:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
2010:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Check for bus errors. The API checks the CAN status, or Error State, of the CAN peripheral
2011:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
2012:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_BAD_CH_NR               The channel number does not exist.
2013:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_STATE_ERROR_ACTIVE      CAN bus status is normal.
2014:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_STATE_ERROR_PASSIVE     Node has sent at least 127 Error frames for either the Tran
2015:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                       or the Receive Error Counter.
2016:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @retval R_CAN_STATE_BUSOFF            Nodes Transmit Error Counter has surpassed 255 due to th
2017:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *                                       transmit correctly.
2018:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details The API checks the CAN status flags of the CAN peripheral and returns the status error c
2019:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * whether the node is in a functioning state or not and is used for application error handling.\n
2020:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * It should be polled either routinely from the main loop, or via the CAN error interrupt. Since th
2021:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * automatically handles retransmissions and Error frames it is usually of no advantage to include a
2022:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * routine. \n
2023:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * If an error state is encountered the application can just wait and monitor for the peripheral to 
2024:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * CAN peripheral takes itself on or off line depending on its state. After a recovery is discovered
2025:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * should restart.\n
2026:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * See section R_CAN_CheckErr in the application note for details.
2027:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
2028:../src/smc_gen/r_can_rx/src/r_can_rx.c **** uint32_t R_CAN_CheckErr(const uint32_t ch_nr)
2029:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2030:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
2031:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2032:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t api_status = R_CAN_STATUS_ERROR_ACTIVE;
2033:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2034:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
2035:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2036:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
2037:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2038:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
2039:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2040:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return (R_CAN_BAD_CH_NR);
2041:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2042:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2043:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Check CAN error state */
2044:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (can_block_p->STR.BIT.EST)
2045:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2046:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Check error-passive state */
2047:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         if (can_block_p->STR.BIT.EPST)
2048:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
2049:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_STATUS_ERROR_PASSIVE;
2050:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
2051:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Check if bus off state */
2052:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else if (can_block_p->STR.BIT.BOST)
2053:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
2054:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status = R_CAN_STATUS_BUSOFF;
2055:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
2056:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         else
2057:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
2058:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             /* Keep api_status as R_CAN_STATUS_ERROR_ACTIVE */
2059:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             R_BSP_NOP();
2060:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
2061:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2062:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
2063:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     return (api_status);
2064:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2065:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2066:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_CheckErr
2067:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end R_CAN_CheckEr
2068:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2069:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**************************************************************************************************
2070:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Function Name: R_CAN_SetBitrate
2071:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***************************************************************************************************
2072:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @brief Set the CAN bitrate (communication speed). The baud rate and bit timing must always be set
2073:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * configuration process. It can be changed later if reset mode is entered.
2074:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] ch_nr - CAN channel to use (0-2 MCU dependent).
2075:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @param[in] p_cfg - It is an address to the data structure containing the BRP, TSEG1, TSEG2, and S
2076:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * the bitrate for channel ch_nr.
2077:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * @details Setting the baud rate or data speed on the CAN bus requires some understanding of CAN bi
2078:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * frequency, as well as reading hardware manual figures and tables.\n
2079:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Some calculations need to be done to set up the baud rate: Selects the baud rate prescaler divisi
2080:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * segment 2 control, time segment 1 control, and resynchronization jump width control indicated by 
2081:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * First some explanations. The CAN system clock, fcanclk, is the internal clock period of the CAN p
2082:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * This CAN system clock is determined by the CAN Baud Rate Prescaler value and the peripheral bus c
2083:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * Quantum is equal to the period of the CAN clock.\n
2084:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * One CAN bus bit-time is an integer sum of a number of Time Quanta, Tq. Each bitrate register is t
2085:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * certain number of Tq of the total number of Time Quanta that make up one CAN bit period, or Tqtot
2086:../src/smc_gen/r_can_rx/src/r_can_rx.c **** * See section R_CAN_SetBitrate in the application note for details.
2087:../src/smc_gen/r_can_rx/src/r_can_rx.c **** */
2088:../src/smc_gen/r_can_rx/src/r_can_rx.c **** void R_CAN_SetBitrate(const uint32_t ch_nr, const can_bitrate_config_t p_cfg)
2089:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2090:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
2091:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2092:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
2093:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2094:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p = CAN_CHANNELS[ch_nr];
2095:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2096:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
2097:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2098:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         return;
2099:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2100:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2101:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Shift to CAN Reset mode only when the CAN operation mode is not Reset */
2102:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (CAN_RESET != can_block_p->CTLR.BIT.CANM)
2103:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2104:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Change to Reset mode */
2105:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_CAN_Control(ch_nr, RESET_CANMODE);
2106:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2107:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2108:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set CAN clock select to be either PLL (default) or crystal direct. */
2109:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->BCR.BIT.CCLKS = 0; /* 0 = PLL. */
2110:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2111:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Set TSEG1, TSEG2 and SJW. */
2112:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->BCR.BIT.BRP = p_cfg.BRP - 1;
2113:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2114:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->BCR.BIT.TSEG1 = p_cfg.TSEG1 - 1;
2115:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2116:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->BCR.BIT.TSEG2 = p_cfg.TSEG2 - 1;
2117:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2118:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_block_p->BCR.BIT.SJW = p_cfg.SJW - 1;
2119:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2120:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2121:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function R_CAN_SetBitrate
2122:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end R_CAN_SetBit
2123:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2124:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2125:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  can_module_stop_state_cancel
2126:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    Release CAN peripherals from standby.
2127:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Arguments:      -
2128:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Return value:   -
2129:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ******************************************************************************/
2130:../src/smc_gen/r_can_rx/src/r_can_rx.c **** void can_module_stop_state_cancel(const uint32_t ch_nr)
2131:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2132:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* CAN: Module Stop Control Register B (MSTPCRB) bits 0-2 are for the CAN
2133:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     Peripherals.
2134:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     0: The module stop state is canceled.
2135:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     1: Transition to the module stop state is made. */
2136:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2137:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     bsp_int_ctrl_t int_ctrl;
2138:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2139:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* First unlock the protect register. */
2140:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Enable writing to PRCR bits while simultaneously enabling PRC1. */
2141:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_BSP_RegisterProtectDisable(BSP_REG_PROTECT_LPC_CGC_SWR);
2142:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2143:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
2144:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2145:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (0 == ch_nr)
2146:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2147:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         MSTP(CAN0) = 0;
2148:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2149:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN1
2150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else if (1 == ch_nr)
2151:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2152:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         MSTP(CAN1) = 0;
2153:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2154:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN1 */
2155:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN2
2156:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else if (2 == ch_nr)
2157:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2158:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         MSTP(CAN2) = 0;
2159:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2160:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN2 */
2161:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else
2162:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2163:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Do nothing */
2164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_NOP();
2165:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2166:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2167:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
2168:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2169:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Re-lock the protect register. */
2170:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Enable writing to PRCR bits while simultaneously disabling PRC1. */
2171:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_BSP_RegisterProtectEnable(BSP_REG_PROTECT_LPC_CGC_SWR);
2172:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2173:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2174:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function can_module_stop_state_cancel
2175:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/
2176:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /* end CAN_ModuleStopState_cancel() */
2177:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2178:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /**********************************************************************************
2179:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  config_can_interrupts
2180:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    Configuration of CAN interrupts.    
2181:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Arguments:      Channel nr.
2182:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Return value :  -
2183:../src/smc_gen/r_can_rx/src/r_can_rx.c **** ***********************************************************************************/
2184:../src/smc_gen/r_can_rx/src/r_can_rx.c **** static void config_can_interrupts(const uint32_t ch_nr)
2185:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2186:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (USE_CAN_POLL == 0)
2187:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2188:../src/smc_gen/r_can_rx/src/r_can_rx.c **** bsp_int_ctrl_t int_ctrl;
2189:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2190:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2191:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (0 == ch_nr)
2192:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2193:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (CAN_USE_CAN0 == 1)
2194:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Tx interrupt. */
2195:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN0, TXM0));  /* 1 = interrupt enabled. */
2196:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, TXM0) = CAN0_INT_LVL; /* priority */
2197:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2198:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN FIFO Tx interrupt. */
2199:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN0, TXF0));  /* 1 = interrupt enabled. */
2200:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, TXF0) = CAN0_INT_LVL; /* priority */
2201:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2202:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Rx interrupt. */
2203:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN0, RXM0));
2204:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, RXM0) = CAN0_INT_LVL;
2205:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2206:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN FIFO Rx interrupt. */
2207:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN0, RXF0));
2208:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, RXF0) = CAN0_INT_LVL;
2209:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2210:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Error interrupt. Must enable group that it belongs to */
2211:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* in addition to individual source. */
2212:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(ICU, GROUPBE0));
2213:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2214:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
2215:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2216:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         EN(CAN0, ERS0) = 1; /* resolves to:  ICU.GEN[GEN_CAN0_ERS0].BIT.EN0 = 1; */
2217:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2218:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
2219:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         ICU.IPR[IPR_ICU_GROUPBE0].BIT.IPR = CAN0_INT_LVL;
2221:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptWrite(BSP_INT_SRC_BE0_CAN0_ERS0, (bsp_int_cb_t)can_err_callback[0]);
2222:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2223:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Enable all CAN error interrupts. */
2224:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CAN0.EIER.BYTE = 0xFF;
2225:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2226:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Mailbox interrupt enable registers. Disable interrupts for all slots. 
2227:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         They will be enabled individually by the API. */
2228:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CAN0.MIER.LONG = 0x00000000;
2229:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN0 == 1 */
2230:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2231:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN1
2232:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (CAN_USE_CAN1 == 1)
2233:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else if (1 == ch_nr)
2234:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2235:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Tx interrupt. */
2236:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN1, TXM1)); /* 1 = interrupt enabled. */
2237:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN1, TXM1) = CAN1_INT_LVL; /* priority */
2238:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2239:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN FIFO Tx interrupt. */
2240:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN1, TXF1)); /* 1 = interrupt enabled. */
2241:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN1, TXF1) = CAN1_INT_LVL; /* priority */
2242:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2243:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Rx interrupt. */
2244:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN1, RXM1));
2245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN1, RXM1) = CAN1_INT_LVL;
2246:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2247:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN FIFO Rx interrupt. */
2248:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN1, RXF1));
2249:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN1, RXF1) = CAN1_INT_LVL;
2250:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2251:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Error interrupt. Must enable group that it belongs to */
2252:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* in addition to individual source. */
2253:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(ICU, GROUPBE0));
2254:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2255:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
2256:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2257:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         EN(CAN1, ERS1) = 1;  /* Resolves to:  ICU.GEN[GEN_CAN1_ERS1].BIT.EN1 = 1; */
2258:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2259:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
2260:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2261:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         ICU.IPR[IPR_ICU_GROUPBE0].BIT.IPR = CAN1_INT_LVL; /* EDIT */
2262:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptWrite(BSP_INT_SRC_BE0_CAN1_ERS1, (bsp_int_cb_t) can_err_callback[1]);
2263:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2264:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Enable all CAN error interrupts. */
2265:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CAN1.EIER.BYTE = 0xFF;
2266:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2267:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Mailbox interrupt enable registers. Disable interrupts for all slots. 
2268:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         They will be enabled individually by the API. */
2269:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CAN1.MIER.LONG = 0x00000000;
2270:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2271:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN1 == 1 */
2272:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN1 */
2273:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN2
2274:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (CAN_USE_CAN2 == 1)
2275:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     else if (2 == ch_nr)
2276:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
2277:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Tx interrupt. */
2278:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN2, TXM2)); /* 1 = interrupt enabled. */
2279:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN2, TXM2) = CAN2_INT_LVL; /* priority */
2280:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2281:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN FIFO Tx interrupt. */
2282:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN2, TXF2)); /* 1 = interrupt enabled. */
2283:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN2, TXF2) = CAN2_INT_LVL; /* priority */
2284:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2285:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Rx interrupt. */
2286:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN2, RXM2));
2287:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN2, RXM2) = CAN2_INT_LVL;
2288:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2289:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN FIFO Rx interrupt. */
2290:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(CAN2, RXF2));
2291:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN2, RXF2) = CAN2_INT_LVL;
2292:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2293:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Configure CAN Error interrupt. Must enable group that it belongs to */
2294:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* in addition to individual source. */
2295:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptRequestEnable(VECT(ICU, GROUPBE0)); /* Enable group JWP Edit */
2296:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2297:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
2298:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2299:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         EN(CAN2, ERS2) = 1; /* resolves to:  ICU.GEN[GEN_CAN2_ERS2].BIT.EN2 = 1; */
2300:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
2301:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
2302:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
2303:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         ICU.IPR[IPR_ICU_GROUPBE0].BIT.IPR = CAN2_INT_LVL;
2304:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptWrite(BSP_INT_SRC_BE0_CAN2_ERS2, (bsp_int_cb_t) can_err_callback[2]);
2305:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2306:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Enable all CAN error interrupts. */
2307:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CAN2.EIER.BYTE = 0xFF;
2308:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         /* Mailbox interrupt enable registers. Disable interrupts for all slots.
2310:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         They will be enabled individually by the API. */
2311:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         CAN2.MIER.LONG = 0x00000000;
2312:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
2313:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN2 == 1 */
2314:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN2 */
2315:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #else /* USE_CAN_POLL == 0 */
2316:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_BSP_NOP();
2317:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* USE_CAN_POLL == 0 */
2318:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2319:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2320:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function config_can_interrupts
2321:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end config_can_in
2322:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2323:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if !USE_CAN_POLL
2324:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*********************************************************************************
2325:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2326:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2327:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         C A N   I N T E R R U P T S
2328:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2329:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2330:../src/smc_gen/r_can_rx/src/r_can_rx.c **** **********************************************************************************/
2331:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (CAN_USE_CAN0 == 1)
2332:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2333:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN0_TXM0_ISR
2334:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2335:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2336:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN0 Transmit interrupt (channel 0).
2337:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2338:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT (CAN0_TXM0_ISR, VECT_CAN0_TXM0)    /* See mcu_mapped_interrupts.h. */
2339:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN0_TXM0_ISR(void)
2340:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2341:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_tx_callback[0]();
2342:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2343:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2344:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN0_TXM0_ISR
2345:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN0_TXM0_ISR
2346:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2347:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2348:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN0_TXF0_ISR
2349:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2350:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2351:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN0 fifo Transmit interrupt (channel 0).
2352:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2353:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT (CAN0_TXF0_ISR, VECT_CAN0_TXF0)    /* See mcu_mapped_interrupts.h. */
2354:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN0_TXF0_ISR(void)
2355:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2356:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_txf_callback[0]();
2357:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2358:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2359:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN0_TXF0_ISR
2360:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN0_TXF0_ISR
2361:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2362:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2363:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN0_RXM0_ISR()
2364:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2365:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2366:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN0 Receive interrupt (channel 1).
2367:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2368:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT (CAN0_RXM0_ISR, VECT_CAN0_RXM0)
2369:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN0_RXM0_ISR(void)
2370:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2371:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rx_callback[0]();
2372:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2373:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2374:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN0_RXM0_ISR
2375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN0_RXM0_ISR
2376:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2377:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2378:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN0_RXF0_ISR()
2379:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2380:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2381:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN0 fifo Receive interrupt (channel 1).
2382:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2383:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT (CAN0_RXF0_ISR, VECT_CAN0_RXF0)
2384:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN0_RXF0_ISR(void)
2385:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2386:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rxf_callback[0]();
2387:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2388:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2389:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN0_RXF0_ISR
2390:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN0_RXF0_ISR
2391:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN0 == 1 */
2392:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN1
2393:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (CAN_USE_CAN1 == 1)
2394:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2395:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN1_TXM1_ISR
2396:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2397:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2398:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN1 Transmit interrupt (channel 1).
2399:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2400:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN1_TXM1_ISR, VECT_CAN1_TXM1)
2401:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN1_TXM1_ISR(void)
2402:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2403:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_tx_callback[1]();
2404:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2405:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2406:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN1_TXM1_ISR
2407:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end CAN1_TXM1_IS
2408:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2409:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2410:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN0_TXF1_ISR
2411:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2412:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2413:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN0 fifo Transmit interrupt (channel 1).
2414:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2415:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN1_TXF1_ISR, VECT_CAN1_TXF1)    /* See mcu_mapped_interrupts.h. */
2416:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN1_TXF1_ISR(void)
2417:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2418:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_txf_callback[1]();
2419:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2420:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2421:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN1_TXF1_ISR
2422:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN1_TXF1_ISR
2423:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2424:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2425:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN1_RXM1_ISR()
2426:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2427:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2428:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN1 Receive interrupt (channel 1).
2429:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2430:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN1_RXM1_ISR, VECT_CAN1_RXM1)
2431:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN1_RXM1_ISR(void)
2432:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rx_callback[1]();
2434:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2435:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2436:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN1_RXM1_ISR
2437:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end CAN1_RXM1_IS
2438:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2439:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2440:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  CAN1_RXF1_ISR()
2441:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2442:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2443:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN1 fifo Receive interrupt (channel 1).
2444:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2445:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN1_RXF1_ISR, VECT_CAN1_RXF1)
2446:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN1_RXF1_ISR(void)
2447:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2448:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rxf_callback[1]();
2449:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2450:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2451:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN1_RXF1_ISR
2452:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end CAN1_RXF1_IS
2453:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN1 == 1 */
2454:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN1 */
2455:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2456:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #ifdef CAN2
2457:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (CAN_USE_CAN2 == 1)
2458:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*Function name:  CAN2_TXM2_ISR
2459:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2460:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2461:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN2 Transmit interrupt (channel 2).
2462:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2463:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN2_TXM2_ISR, VECT_CAN2_TXM2)    /* See mcu_mapped_interrupts.h. */
2464:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN2_TXM2_ISR(void)
2465:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2466:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_tx_callback[2]();
2467:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2468:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2469:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN2_TXM2_ISR
2470:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end CAN2_TXM2_IS
2471:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2472:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*Function name:  CAN2_TXF2_ISR
2473:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2474:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2475:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN2 fifo Transmit interrupt (channel 2).
2476:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2477:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN2_TXF2_ISR, VECT_CAN2_TXF2)    /* See mcu_mapped_interrupts.h. */
2478:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN2_TXF2_ISR(void)
2479:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2480:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_txf_callback[2]();
2481:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2482:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2483:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN2_TXF2_ISR
2484:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************/ /* end CAN2_TXF2_IS
2485:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2486:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2487:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Name:           CAN2_RXM2_ISR()
2488:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2489:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2490:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN2 Receive interrupt (channel 2).
2491:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2492:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN2_RXM2_ISR, VECT_CAN2_RXM2)    /* See mcu_mapped_interrupts.h. */
2493:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN2_RXM2_ISR(void)
2494:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2495:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rx_callback[2]();
2496:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2497:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2498:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN2_RXM2_ISR
2499:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN2_RXM2_ISR
2500:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2501:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2502:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Name:           CAN2_RXF2_ISR()
2503:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2504:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2505:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    CAN2 fifo Receive interrupt (channel 2).
2506:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2507:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_PRAGMA_INTERRUPT(CAN2_RXF2_ISR, VECT_CAN2_RXF2)    /* See mcu_mapped_interrupts.h. */
2508:../src/smc_gen/r_can_rx/src/r_can_rx.c **** R_BSP_ATTRIB_INTERRUPT void CAN2_RXF2_ISR(void)
2509:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
2510:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rxf_callback[2]();
2511:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
2512:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
2513:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  End of function CAN2_RXR2_ISR
2514:../src/smc_gen/r_can_rx/src/r_can_rx.c ****  *****************************************************************************//* end CAN2_RXR2_ISR
2515:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN2 == 1 */
2516:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN2 */
2517:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2518:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* !USE_CAN_POLL */
2519:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
2520:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /*****************************************************************************
2521:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Function name:  universal_can_callback
2522:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Parameters:     -
2523:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Returns:        -
2524:../src/smc_gen/r_can_rx/src/r_can_rx.c **** Description:    Callback in case user did not provide one. Will execute for
2525:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 ALL CAN interrupts! Probably not what you want. See CAN API
2526:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 application note.
2527:../src/smc_gen/r_can_rx/src/r_can_rx.c **** *****************************************************************************/
2528:../src/smc_gen/r_can_rx/src/r_can_rx.c **** void universal_can_callback(void)
2529:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
   9                             		.loc 1 2529 1 view -0
2530:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     R_BSP_NOP();
  10                             		.loc 1 2530 5 view .LVU1
  11                             	 ; 2530 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
  12 0000 03                      		nop
  13                             	 ; 0 "" 2
2531:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
  14                             		.loc 1 2531 1 is_stmt 0 view .LVU2
  15 0001 02                      		rts
  16                             	.LFE27:
  18                             		.section	.text.can_module_stop_state_cancel,"ax",@progbits
  20                             	_can_module_stop_state_cancel:
  21                             	.LVL0:
  22                             	.LFB21:
2131:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* CAN: Module Stop Control Register B (MSTPCRB) bits 0-2 are for the CAN
  23                             		.loc 1 2131 1 is_stmt 1 view -0
2131:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* CAN: Module Stop Control Register B (MSTPCRB) bits 0-2 are for the CAN
  24                             		.loc 1 2131 1 is_stmt 0 view .LVU4
  25 0000 7E A7                   		push.l	r7
  26                             	.LCFI0:
  27 0002 60 40                   		sub	#4, r0
  28                             	.LCFI1:
  29 0004 EF 17                   		mov.L	r1, r7
2137:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
  30                             		.loc 1 2137 5 is_stmt 1 view .LVU5
2141:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
  31                             		.loc 1 2141 5 view .LVU6
  32 0006 66 11                   		mov.L	#1, r1
  33                             	.LVL1:
2141:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
  34                             		.loc 1 2141 5 is_stmt 0 view .LVU7
  35 0008 05 00 00 00             		bsr	_R_BSP_RegisterProtectDisable
  36                             	.LVL2:
2143:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
  37                             		.loc 1 2143 5 is_stmt 1 view .LVU8
  38 000c EF 03                   		mov.L	r0, r3
  39 000e 66 62                   		mov.L	#6, r2
  40 0010 75 41 6E                		mov.L	#0x6e, r1
  41 0013 05 00 00 00             		bsr	_R_BSP_InterruptControl
  42                             	.LVL3:
2145:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
  43                             		.loc 1 2145 5 view .LVU9
2145:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
  44                             		.loc 1 2145 8 is_stmt 0 view .LVU10
  45 0017 61 07                   		cmp	#0, r7
  46 0019 21 21                   		bne	.L3
2147:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  47                             		.loc 1 2147 9 is_stmt 1 view .LVU11
2147:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  48                             		.loc 1 2147 20 is_stmt 0 view .LVU12
  49 001b FB 7E 00 00 08          		mov.L	#0x80000, r7
  50                             	.LVL4:
2147:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  51                             		.loc 1 2147 20 view .LVU13
  52 0020 A9 7D                   		mov.L	20[r7], r5
  53 0022 7A 05                   		bclr	#0, r5
  54 0024 A1 7D                   		mov.L	r5, 20[r7]
  55                             		.balign 8,3,1
  56                             	.L4:
2167:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
  57                             		.loc 1 2167 5 is_stmt 1 view .LVU14
  58 0026 EF 03                   		mov.L	r0, r3
  59 0028 66 52                   		mov.L	#5, r2
  60 002a 75 41 6E                		mov.L	#0x6e, r1
  61 002d 05 00 00 00             		bsr	_R_BSP_InterruptControl
  62                             	.LVL5:
2171:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
  63                             		.loc 1 2171 5 view .LVU15
  64 0031 66 11                   		mov.L	#1, r1
  65 0033 05 00 00 00             		bsr	_R_BSP_RegisterProtectEnable
  66                             	.LVL6:
2172:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
  67                             		.loc 1 2172 1 is_stmt 0 view .LVU16
  68 0037 3F 77 02                		rtsd	#8, r7-r7
  69                             	.LVL7:
  70                             	.L3:
2150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
  71                             		.loc 1 2150 10 is_stmt 1 view .LVU17
2150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
  72                             		.loc 1 2150 13 is_stmt 0 view .LVU18
  73 003a 61 17                   		cmp	#1, r7
  74 003c 10                      		beq	.L8
2156:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
  75                             		.loc 1 2156 10 is_stmt 1 view .LVU19
2156:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
  76                             		.loc 1 2156 13 is_stmt 0 view .LVU20
  77 003d 61 27                   		cmp	#2, r7
  78 003f 20 12                   		beq	.L9
2164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  79                             		.loc 1 2164 9 is_stmt 1 view .LVU21
  80                             	 ; 2164 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
  81 0041 03                      		nop
  82                             	 ; 0 "" 2
  83 0042 2E E4                   		bra	.L4
  84                             	.L8:
2152:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  85                             		.loc 1 2152 9 view .LVU22
2152:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  86                             		.loc 1 2152 20 is_stmt 0 view .LVU23
  87 0044 FB 7E 00 00 08          		mov.L	#0x80000, r7
  88                             	.LVL8:
2152:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  89                             		.loc 1 2152 20 view .LVU24
  90 0049 A9 7D                   		mov.L	20[r7], r5
  91 004b 7A 15                   		bclr	#1, r5
  92 004d A1 7D                   		mov.L	r5, 20[r7]
  93 004f 2E D7                   		bra	.L4
  94                             	.LVL9:
  95                             	.L9:
2158:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  96                             		.loc 1 2158 9 is_stmt 1 view .LVU25
2158:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
  97                             		.loc 1 2158 20 is_stmt 0 view .LVU26
  98 0051 FB 7E 00 00 08          		mov.L	#0x80000, r7
  99                             	.LVL10:
2158:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 100                             		.loc 1 2158 20 view .LVU27
 101 0056 A9 7D                   		mov.L	20[r7], r5
 102 0058 7A 25                   		bclr	#2, r5
 103 005a A1 7D                   		mov.L	r5, 20[r7]
 104 005c 2E CA                   		bra	.L4
 105                             	.LFE21:
 107 005e EF 00                   		.section	.text.config_can_interrupts,"ax",@progbits
 109                             	_config_can_interrupts:
 110                             	.LVL11:
 111                             	.LFB22:
2185:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (USE_CAN_POLL == 0)
 112                             		.loc 1 2185 1 is_stmt 1 view -0
2188:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
 113                             		.loc 1 2188 1 view .LVU29
2191:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 114                             		.loc 1 2191 5 view .LVU30
2191:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 115                             		.loc 1 2191 8 is_stmt 0 view .LVU31
 116 0000 61 01                   		cmp	#0, r1
 117 0002 20 03                   		beq	.L16
 118 0004 02                      		rts
 119                             	.L16:
2185:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if (USE_CAN_POLL == 0)
 120                             		.loc 1 2185 1 view .LVU32
 121 0005 7E A7                   		push.l	r7
 122                             	.LCFI2:
 123 0007 60 40                   		sub	#4, r0
 124                             	.LCFI3:
2195:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, TXM0) = CAN0_INT_LVL; /* priority */
 125                             		.loc 1 2195 9 is_stmt 1 view .LVU33
 126 0009 75 41 B4                		mov.L	#0xb4, r1
 127                             	.LVL12:
2195:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, TXM0) = CAN0_INT_LVL; /* priority */
 128                             		.loc 1 2195 9 is_stmt 0 view .LVU34
 129 000c 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 130                             	.LVL13:
2196:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 131                             		.loc 1 2196 9 is_stmt 1 view .LVU35
2196:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 132                             		.loc 1 2196 25 is_stmt 0 view .LVU36
 133 0010 FB 7E 00 70 08          		mov.L	#0x87000, r7
 134 0015 CE 74 B4 03             		mov.B	948[r7], r4
 135 0019 FB 56 F0                		mov.L	#-16, r5
 136 001c 53 45                   		and	r4, r5
 137 001e 78 15                   		bset	#1, r5
 138 0020 CB 75 B4 03             		mov.B	r5, 948[r7]
2199:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, TXF0) = CAN0_INT_LVL; /* priority */
 139                             		.loc 1 2199 9 is_stmt 1 view .LVU37
 140 0024 75 41 B2                		mov.L	#0xb2, r1
 141 0027 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 142                             	.LVL14:
2200:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 143                             		.loc 1 2200 9 view .LVU38
2200:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 144                             		.loc 1 2200 25 is_stmt 0 view .LVU39
 145 002b CE 74 B2 03             		mov.B	946[r7], r4
 146 002f FB 56 F0                		mov.L	#-16, r5
 147 0032 53 45                   		and	r4, r5
 148 0034 78 15                   		bset	#1, r5
 149 0036 CB 75 B2 03             		mov.B	r5, 946[r7]
2203:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, RXM0) = CAN0_INT_LVL;
 150                             		.loc 1 2203 9 is_stmt 1 view .LVU40
 151 003a 75 41 B3                		mov.L	#0xb3, r1
 152 003d 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 153                             	.LVL15:
2204:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 154                             		.loc 1 2204 9 view .LVU41
2204:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 155                             		.loc 1 2204 25 is_stmt 0 view .LVU42
 156 0041 CE 74 B3 03             		mov.B	947[r7], r4
 157 0045 FB 56 F0                		mov.L	#-16, r5
 158 0048 53 45                   		and	r4, r5
 159 004a 78 15                   		bset	#1, r5
 160 004c CB 75 B3 03             		mov.B	r5, 947[r7]
2207:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         IPR(CAN0, RXF0) = CAN0_INT_LVL;
 161                             		.loc 1 2207 9 is_stmt 1 view .LVU43
 162 0050 75 41 B1                		mov.L	#0xb1, r1
 163 0053 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 164                             	.LVL16:
2208:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 165                             		.loc 1 2208 9 view .LVU44
2208:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 166                             		.loc 1 2208 25 is_stmt 0 view .LVU45
 167 0057 CE 74 B1 03             		mov.B	945[r7], r4
 168 005b FB 56 F0                		mov.L	#-16, r5
 169 005e 53 45                   		and	r4, r5
 170 0060 78 15                   		bset	#1, r5
 171 0062 CB 75 B1 03             		mov.B	r5, 945[r7]
2212:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
 172                             		.loc 1 2212 9 is_stmt 1 view .LVU46
 173 0066 75 41 6A                		mov.L	#0x6a, r1
 174 0069 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 175                             	.LVL17:
2214:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
 176                             		.loc 1 2214 9 view .LVU47
 177 006d EF 03                   		mov.L	r0, r3
 178 006f 66 62                   		mov.L	#6, r2
 179 0071 75 41 6E                		mov.L	#0x6e, r1
 180 0074 05 00 00 00             		bsr	_R_BSP_InterruptControl
 181                             	.LVL18:
2216:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
 182                             		.loc 1 2216 9 view .LVU48
2216:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6) 
 183                             		.loc 1 2216 24 is_stmt 0 view .LVU49
 184 0078 EE 75 90 01             		mov.L	1600[r7], r5
 185 007c 78 05                   		bset	#0, r5
 186 007e EB 75 90 01             		mov.L	r5, 1600[r7]
2218:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif
 187                             		.loc 1 2218 9 is_stmt 1 view .LVU50
 188 0082 EF 03                   		mov.L	r0, r3
 189 0084 66 52                   		mov.L	#5, r2
 190 0086 75 41 6E                		mov.L	#0x6e, r1
 191 0089 05 00 00 00             		bsr	_R_BSP_InterruptControl
 192                             	.LVL19:
2220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptWrite(BSP_INT_SRC_BE0_CAN0_ERS0, (bsp_int_cb_t)can_err_callback[0]);
 193                             		.loc 1 2220 9 view .LVU51
2220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         R_BSP_InterruptWrite(BSP_INT_SRC_BE0_CAN0_ERS0, (bsp_int_cb_t)can_err_callback[0]);
 194                             		.loc 1 2220 43 is_stmt 0 view .LVU52
 195 008d CE 74 6A 03             		mov.B	874[r7], r4
 196 0091 FB 56 F0                		mov.L	#-16, r5
 197 0094 53 45                   		and	r4, r5
 198 0096 78 15                   		bset	#1, r5
 199 0098 CB 75 6A 03             		mov.B	r5, 874[r7]
2221:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 200                             		.loc 1 2221 9 is_stmt 1 view .LVU53
 201 009c FB 72 00 00 00 00       		mov.L	#_can_err_callback, r7
 202 00a2 EC 72                   		mov.L	[r7], r2
 203 00a4 75 41 18                		mov.L	#24, r1
 204 00a7 05 00 00 00             		bsr	_R_BSP_InterruptWrite
 205                             	.LVL20:
2224:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 206                             		.loc 1 2224 9 view .LVU54
2224:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 207                             		.loc 1 2224 24 is_stmt 0 view .LVU55
 208 00ab FB 7E 00 02 09          		mov.L	#0x90200, r7
 209 00b0 FA 74 4C 06 FF          		mov.B	#-1, 1612[r7]
2228:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN0 == 1 */
 210                             		.loc 1 2228 9 is_stmt 1 view .LVU56
2228:../src/smc_gen/r_can_rx/src/r_can_rx.c **** #endif /* CAN_USE_CAN0 == 1 */
 211                             		.loc 1 2228 24 is_stmt 0 view .LVU57
 212 00b5 F9 76 8B 00             		mov.L	#0, 556[r7]
2318:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 213                             		.loc 1 2318 1 view .LVU58
 214 00b9 3F 77 02                		rtsd	#8, r7-r7
 215                             	.LFE22:
 217                             		.section	.text.R_CAN_Control,"ax",@progbits
 218                             		.global	_R_CAN_Control
 220                             	_R_CAN_Control:
 221                             	.LVL21:
 222                             	.LFB5:
 652:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 223                             		.loc 1 652 1 is_stmt 1 view -0
 652:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 224                             		.loc 1 652 1 is_stmt 0 view .LVU60
 225 0000 6E 7A                   		pushm	r7-r10
 226                             	.LCFI4:
 653:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 227                             		.loc 1 653 5 is_stmt 1 view .LVU61
 655:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    can_tmo_cnt = MAX_CAN_SW_DELAY;
 228                             		.loc 1 655 5 view .LVU62
 229                             	.LVL22:
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 230                             		.loc 1 656 5 view .LVU63
 658:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 231                             		.loc 1 658 5 view .LVU64
 658:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 232                             		.loc 1 658 8 is_stmt 0 view .LVU65
 233 0002 61 21                   		cmp	#2, r1
 234 0004 25 05 38 2B 01          		bgtu	.L42
 660:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 235                             		.loc 1 660 9 is_stmt 1 view .LVU66
 660:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 236                             		.loc 1 660 21 is_stmt 0 view .LVU67
 237 0009 FB 72 00 00 00 00       		mov.L	#_CAN_CHANNELS, r7
 238 000f FE 61 77                		mov.L	[r1,r7], r7
 239                             	.LVL23:
 667:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 240                             		.loc 1 667 5 is_stmt 1 view .LVU68
 241 0012 61 42                   		cmp	#4, r2
 242 0014 3A A0 00                		beq	.L19
 243 0017 25 24                   		bleu	.L49
 244 0019 61 52                   		cmp	#5, r2
 245 001b 3A C5 00                		beq	.L23
 246 001e 61 62                   		cmp	#6, r2
 247 0020 21 53                   		bne	.L50
 746:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 248                             		.loc 1 746 13 view .LVU69
 249 0022 05 00 00 00             		bsr	_can_module_stop_state_cancel
 250                             	.LVL24:
 749:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 251                             		.loc 1 749 13 view .LVU70
 749:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 252                             		.loc 1 749 40 is_stmt 0 view .LVU71
 253 0026 DE 75 20 03             		mov.W	1600[r7], r5
 254 002a FB AA FF FC             		mov.L	#-769, r10
 255 002e 53 5A                   		and	r5, r10
 256 0030 DB 7A 20 03             		mov.W	r10, 1600[r7]
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 257                             		.loc 1 753 13 is_stmt 1 view .LVU72
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 258                             		.loc 1 656 17 is_stmt 0 view .LVU73
 259 0034 FB 5A 00 20             		mov.L	#0x2000, r5
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 260                             		.loc 1 753 19 view .LVU74
 261 0038 38 DA 00                		bra	.L38
 262                             	.LVL25:
 263                             	.L49:
 667:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 264                             		.loc 1 667 5 view .LVU75
 265 003b 61 22                   		cmp	#2, r2
 266 003d 20 3B                   		beq	.L21
 267 003f 61 32                   		cmp	#3, r2
 268 0041 21 2A                   		bne	.L51
 692:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 269                             		.loc 1 692 13 is_stmt 1 view .LVU76
 692:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 270                             		.loc 1 692 26 is_stmt 0 view .LVU77
 271 0043 66 52                   		mov.L	#5, r2
 272                             	.LVL26:
 692:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 273                             		.loc 1 692 26 view .LVU78
 274 0045 05 00 00 00             		bsr	_R_CAN_Control
 275                             	.LVL27:
 692:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 276                             		.loc 1 692 26 view .LVU79
 277 0049 EF 1A                   		mov.L	r1, r10
 278                             	.LVL28:
 694:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 279                             		.loc 1 694 13 is_stmt 1 view .LVU80
 694:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 280                             		.loc 1 694 40 is_stmt 0 view .LVU81
 281 004b DE 75 20 03             		mov.W	1600[r7], r5
 282 004f 78 A5                   		bset	#10, r5
 283 0051 DB 75 20 03             		mov.W	r5, 1600[r7]
 697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 284                             		.loc 1 697 13 is_stmt 1 view .LVU82
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 285                             		.loc 1 656 17 is_stmt 0 view .LVU83
 286 0055 FB 5A 00 20             		mov.L	#0x2000, r5
 287                             	.LVL29:
 288                             	.L29:
 697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 289                             		.loc 1 697 42 view .LVU84
 290 0059 DE 74 21 03             		mov.W	1602[r7], r4
 697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 291                             		.loc 1 697 19 view .LVU85
 292 005d FD 78 C4 00 04          		tst	#0x400, r4
 293 0062 21 48                   		bne	.L30
 697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 294                             		.loc 1 697 50 discriminator 1 view .LVU86
 295 0064 60 15                   		sub	#1, r5
 296                             	.LVL30:
 697:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 297                             		.loc 1 697 50 discriminator 1 view .LVU87
 298 0066 20 44                   		beq	.L30
 699:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 299                             		.loc 1 699 17 is_stmt 1 view .LVU88
 300                             	 ; 699 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 301 0068 03                      		nop
 302                             	 ; 0 "" 2
 303 0069 2E F0                   		bra	.L29
 304                             	.LVL31:
 305                             	.L51:
 764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 306                             		.loc 1 764 24 is_stmt 0 view .LVU89
 307 006b 75 4A 80                		mov.L	#0x80, r10
 308                             	.LVL32:
 309                             		.balign 8,3,1
 310                             	.L17:
 769:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 311                             		.loc 1 769 1 view .LVU90
 312 006e EF A1                   		mov.L	r10, r1
 313 0070 3F 7A 04                		rtsd	#16, r7-r10
 314                             	.LVL33:
 315                             	.L50:
 764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 316                             		.loc 1 764 24 view .LVU91
 317 0073 75 4A 80                		mov.L	#0x80, r10
 318 0076 2E F8                   		bra	.L17
 319                             	.L21:
 675:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 320                             		.loc 1 675 13 is_stmt 1 view .LVU92
 675:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 321                             		.loc 1 675 40 is_stmt 0 view .LVU93
 322 0078 DE 7A 20 03             		mov.W	1600[r7], r10
 323 007c 7A AA                   		bclr	#10, r10
 324 007e DB 7A 20 03             		mov.W	r10, 1600[r7]
 678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 325                             		.loc 1 678 13 is_stmt 1 view .LVU94
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 326                             		.loc 1 656 17 is_stmt 0 view .LVU95
 327 0082 FB 5A 00 20             		mov.L	#0x2000, r5
 328                             	.LVL34:
 329                             	.L25:
 678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 330                             		.loc 1 678 41 view .LVU96
 331 0086 DE 74 21 03             		mov.W	1602[r7], r4
 678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 332                             		.loc 1 678 19 view .LVU97
 333 008a FD 78 C4 00 04          		tst	#0x400, r4
 334 008f 17                      		beq	.L26
 678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 335                             		.loc 1 678 49 discriminator 1 view .LVU98
 336 0090 60 15                   		sub	#1, r5
 337                             	.LVL35:
 678:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 338                             		.loc 1 678 49 discriminator 1 view .LVU99
 339 0092 14                      		beq	.L26
 680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 340                             		.loc 1 680 17 is_stmt 1 view .LVU100
 341                             	 ; 680 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 342 0093 03                      		nop
 343                             	 ; 0 "" 2
 344 0094 2E F2                   		bra	.L25
 345                             	.L26:
 682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             { 
 346                             		.loc 1 682 13 view .LVU101
 682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             { 
 347                             		.loc 1 682 16 is_stmt 0 view .LVU102
 348 0096 61 05                   		cmp	#0, r5
 349 0098 20 0C                   		beq	.L43
 655:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    can_tmo_cnt = MAX_CAN_SW_DELAY;
 350                             		.loc 1 655 17 view .LVU103
 351 009a 66 0A                   		mov.L	#0, r10
 352                             	.L28:
 353                             	.LVL36:
 686:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 354                             		.loc 1 686 13 is_stmt 1 view .LVU104
 355 009c 66 42                   		mov.L	#4, r2
 356                             	.LVL37:
 686:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 357                             		.loc 1 686 13 is_stmt 0 view .LVU105
 358 009e 05 00 00 00             		bsr	_R_CAN_Control
 359                             	.LVL38:
 687:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         case ENTERSLEEP_CANMODE:
 360                             		.loc 1 687 13 is_stmt 1 view .LVU106
 361 00a2 2E CC                   		bra	.L17
 362                             	.LVL39:
 363                             	.L43:
 684:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 364                             		.loc 1 684 28 is_stmt 0 view .LVU107
 365 00a4 FB AA 00 01             		mov.L	#0x100, r10
 366 00a8 2E F4                   		bra	.L28
 367                             	.LVL40:
 368                             	.L30:
 701:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 369                             		.loc 1 701 13 is_stmt 1 view .LVU108
 701:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 370                             		.loc 1 701 16 is_stmt 0 view .LVU109
 371 00aa 61 05                   		cmp	#0, r5
 372 00ac 21 C2                   		bne	.L17
 703:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 373                             		.loc 1 703 28 view .LVU110
 374 00ae FB AA 00 02             		mov.L	#0x200, r10
 375 00b2 2E BC                   		bra	.L17
 376                             	.LVL41:
 377                             	.L19:
 710:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 378                             		.loc 1 710 13 is_stmt 1 view .LVU111
 710:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 379                             		.loc 1 710 40 is_stmt 0 view .LVU112
 380 00b4 DE 75 20 03             		mov.W	1600[r7], r5
 381 00b8 FB AA FF FC             		mov.L	#-769, r10
 382 00bc 53 5A                   		and	r5, r10
 383 00be 78 8A                   		bset	#8, r10
 384 00c0 DB 7A 20 03             		mov.W	r10, 1600[r7]
 713:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 385                             		.loc 1 713 13 is_stmt 1 view .LVU113
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 386                             		.loc 1 656 17 is_stmt 0 view .LVU114
 387 00c4 FB 5A 00 20             		mov.L	#0x2000, r5
 388                             	.LVL42:
 389                             	.L32:
 713:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 390                             		.loc 1 713 42 view .LVU115
 391 00c8 DE 74 21 03             		mov.W	1602[r7], r4
 713:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 392                             		.loc 1 713 19 view .LVU116
 393 00cc FD 78 C4 00 01          		tst	#0x100, r4
 394 00d1 1F                      		bne	.L33
 713:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 395                             		.loc 1 713 50 discriminator 1 view .LVU117
 396 00d2 60 15                   		sub	#1, r5
 397                             	.LVL43:
 713:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 398                             		.loc 1 713 50 discriminator 1 view .LVU118
 399 00d4 14                      		beq	.L33
 716:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 400                             		.loc 1 716 17 is_stmt 1 view .LVU119
 401                             	 ; 716 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 402 00d5 03                      		nop
 403                             	 ; 0 "" 2
 404 00d6 2E F2                   		bra	.L32
 405                             	.L33:
 718:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 406                             		.loc 1 718 13 view .LVU120
 718:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 407                             		.loc 1 718 16 is_stmt 0 view .LVU121
 408 00d8 61 05                   		cmp	#0, r5
 409 00da 20 5D                   		beq	.L45
 655:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    can_tmo_cnt = MAX_CAN_SW_DELAY;
 410                             		.loc 1 655 17 view .LVU122
 411 00dc 66 0A                   		mov.L	#0, r10
 412 00de 2E 90                   		bra	.L17
 413                             	.LVL44:
 414                             	.L23:
 729:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 415                             		.loc 1 729 13 is_stmt 1 view .LVU123
 729:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 416                             		.loc 1 729 40 is_stmt 0 view .LVU124
 417 00e0 DE 75 20 03             		mov.W	1600[r7], r5
 418 00e4 FB AA FF FC             		mov.L	#-769, r10
 419 00e8 53 5A                   		and	r5, r10
 420 00ea 78 9A                   		bset	#9, r10
 421 00ec DB 7A 20 03             		mov.W	r10, 1600[r7]
 732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 422                             		.loc 1 732 13 is_stmt 1 view .LVU125
 656:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 423                             		.loc 1 656 17 is_stmt 0 view .LVU126
 424 00f0 FB 5A 00 20             		mov.L	#0x2000, r5
 425                             	.LVL45:
 426                             	.L35:
 732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 427                             		.loc 1 732 42 view .LVU127
 428 00f4 DE 74 21 03             		mov.W	1602[r7], r4
 732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 429                             		.loc 1 732 19 view .LVU128
 430 00f8 FD 78 C4 00 02          		tst	#0x200, r4
 431 00fd 1F                      		bne	.L36
 732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 432                             		.loc 1 732 50 discriminator 1 view .LVU129
 433 00fe 60 15                   		sub	#1, r5
 434                             	.LVL46:
 732:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 435                             		.loc 1 732 50 discriminator 1 view .LVU130
 436 0100 14                      		beq	.L36
 735:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 437                             		.loc 1 735 17 is_stmt 1 view .LVU131
 438                             	 ; 735 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 439 0101 03                      		nop
 440                             	 ; 0 "" 2
 441 0102 2E F2                   		bra	.L35
 442                             	.L36:
 737:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 443                             		.loc 1 737 13 view .LVU132
 737:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 444                             		.loc 1 737 16 is_stmt 0 view .LVU133
 445 0104 61 05                   		cmp	#0, r5
 446 0106 20 38                   		beq	.L46
 655:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    can_tmo_cnt = MAX_CAN_SW_DELAY;
 447                             		.loc 1 655 17 view .LVU134
 448 0108 66 0A                   		mov.L	#0, r10
 449 010a 38 64 FF                		bra	.L17
 450                             	.LVL47:
 451                             	.L39:
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 452                             		.loc 1 753 83 discriminator 3 view .LVU135
 453 010d 60 15                   		sub	#1, r5
 454                             	.LVL48:
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 455                             		.loc 1 753 83 discriminator 3 view .LVU136
 456 010f 20 19                   		beq	.L40
 756:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 457                             		.loc 1 756 17 is_stmt 1 view .LVU137
 458                             	 ; 756 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 459 0111 03                      		nop
 460                             	 ; 0 "" 2
 461                             	.LVL49:
 462                             	.L38:
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 463                             		.loc 1 753 42 is_stmt 0 view .LVU138
 464 0112 DE 74 21 03             		mov.W	1602[r7], r4
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 465                             		.loc 1 753 19 view .LVU139
 466 0116 FD 78 C4 00 02          		tst	#0x200, r4
 467 011b 21 F2                   		bne	.L39
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 468                             		.loc 1 753 74 discriminator 2 view .LVU140
 469 011d DE 74 21 03             		mov.W	1602[r7], r4
 753:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 470                             		.loc 1 753 50 discriminator 2 view .LVU141
 471 0121 FD 78 C4 00 01          		tst	#0x100, r4
 472 0126 21 E7                   		bne	.L39
 473                             	.L40:
 758:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 474                             		.loc 1 758 13 is_stmt 1 view .LVU142
 758:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 475                             		.loc 1 758 16 is_stmt 0 view .LVU143
 476 0128 61 05                   		cmp	#0, r5
 477 012a 20 1B                   		beq	.L47
 655:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    can_tmo_cnt = MAX_CAN_SW_DELAY;
 478                             		.loc 1 655 17 view .LVU144
 479 012c 66 0A                   		mov.L	#0, r10
 480 012e 38 40 FF                		bra	.L17
 481                             	.LVL50:
 482                             	.L42:
 664:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 483                             		.loc 1 664 16 view .LVU145
 484 0131 75 4A 20                		mov.L	#32, r10
 485 0134 38 3A FF                		bra	.L17
 486                             	.LVL51:
 487                             	.L45:
 720:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 488                             		.loc 1 720 28 view .LVU146
 489 0137 FB AA 00 08             		mov.L	#0x800, r10
 490 013b 38 33 FF                		bra	.L17
 491                             	.L46:
 739:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 492                             		.loc 1 739 28 view .LVU147
 493 013e FB AA 00 04             		mov.L	#0x400, r10
 494 0142 38 2C FF                		bra	.L17
 495                             	.LVL52:
 496                             	.L47:
 760:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 497                             		.loc 1 760 28 view .LVU148
 498 0145 FB AA 00 08             		mov.L	#0x800, r10
 499 0149 38 25 FF                		bra	.L17
 500                             	.LFE5:
 502 014c 76 10 01 00             		.section	.text.R_CAN_PortSet,"ax",@progbits
 503                             		.global	_R_CAN_PortSet
 505                             	_R_CAN_PortSet:
 506                             	.LVL53:
 507                             	.LFB4:
 460:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 508                             		.loc 1 460 1 is_stmt 1 view -0
 461:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 509                             		.loc 1 461 5 view .LVU150
 463:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 510                             		.loc 1 463 5 view .LVU151
 465:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     { 
 511                             		.loc 1 465 5 view .LVU152
 465:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     { 
 512                             		.loc 1 465 8 is_stmt 0 view .LVU153
 513 0000 61 21                   		cmp	#2, r1
 514 0002 25 05 38 E4 00          		bgtu	.L61
 460:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 515                             		.loc 1 460 1 view .LVU154
 516 0007 6E 6A                   		pushm	r6-r10
 517                             	.LCFI5:
 518 0009 EF 17                   		mov.L	r1, r7
 467:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 519                             		.loc 1 467 9 is_stmt 1 view .LVU155
 467:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 520                             		.loc 1 467 21 is_stmt 0 view .LVU156
 521 000b FB A2 00 00 00 00       		mov.L	#_CAN_CHANNELS, r10
 522 0011 FE 61 A6                		mov.L	[r1,r10], r6
 523                             	.LVL54:
 474:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 524                             		.loc 1 474 5 is_stmt 1 view .LVU157
 525 0014 61 72                   		cmp	#7, r2
 526 0016 20 73                   		beq	.L54
 527 0018 25 33                   		bleu	.L66
 528 001a 61 92                   		cmp	#9, r2
 529 001c 3A B3 00                		beq	.L58
 530 001f 22 05 38 8B 00          		bltu	.L59
 531 0024 61 A2                   		cmp	#10, r2
 532 0026 21 45                   		bne	.L67
 603:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 533                             		.loc 1 603 13 view .LVU158
 603:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 534                             		.loc 1 603 26 is_stmt 0 view .LVU159
 535 0028 66 52                   		mov.L	#5, r2
 536                             	.LVL55:
 603:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 537                             		.loc 1 603 26 view .LVU160
 538 002a 05 00 00 00             		bsr	_R_CAN_Control
 539                             	.LVL56:
 603:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 540                             		.loc 1 603 26 view .LVU161
 541 002e EF 1A                   		mov.L	r1, r10
 542                             	.LVL57:
 605:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 543                             		.loc 1 605 13 is_stmt 1 view .LVU162
 605:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 544                             		.loc 1 605 35 is_stmt 0 view .LVU163
 545 0030 FA 64 58 06 00          		mov.B	#0, 1624[r6]
 607:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 546                             		.loc 1 607 13 is_stmt 1 view .LVU164
 607:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 547                             		.loc 1 607 27 is_stmt 0 view .LVU165
 548 0035 66 62                   		mov.L	#6, r2
 549 0037 EF 71                   		mov.L	r7, r1
 550                             	.LVL58:
 607:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 551                             		.loc 1 607 27 view .LVU166
 552 0039 05 00 00 00             		bsr	_R_CAN_Control
 553                             	.LVL59:
 607:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 554                             		.loc 1 607 24 view .LVU167
 555 003d 57 1A                   		or	r1, r10
 556                             	.LVL60:
 608:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 557                             		.loc 1 608 13 is_stmt 1 view .LVU168
 608:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 558                             		.loc 1 608 27 is_stmt 0 view .LVU169
 559 003f 66 12                   		mov.L	#1, r2
 560 0041 EF 71                   		mov.L	r7, r1
 561 0043 05 00 00 00             		bsr	_R_CAN_PortSet
 562                             	.LVL61:
 608:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 563                             		.loc 1 608 24 view .LVU170
 564 0047 57 A1                   		or	r10, r1
 565                             	.LVL62:
 609:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 566                             		.loc 1 609 13 is_stmt 1 view .LVU171
 567 0049 2E 1F                   		bra	.L52
 568                             	.LVL63:
 569                             	.L66:
 474:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 570                             		.loc 1 474 5 is_stmt 0 view .LVU172
 571 004b 61 02                   		cmp	#0, r2
 572 004d 20 23                   		beq	.L56
 573 004f 61 12                   		cmp	#1, r2
 574 0051 21 14                   		bne	.L68
 479:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x40;    /* PFS register write protect off */
 575                             		.loc 1 479 13 is_stmt 1 view .LVU173
 479:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x40;    /* PFS register write protect off */
 576                             		.loc 1 479 27 is_stmt 0 view .LVU174
 577 0053 FB 7E 00 C1 08          		mov.L	#0x8c100, r7
 578 0058 3C FF 00                		mov.B	#0, 31[r7]
 480:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 579                             		.loc 1 480 13 is_stmt 1 view .LVU175
 480:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 580                             		.loc 1 480 27 is_stmt 0 view .LVU176
 581 005b 3C FF 40                		mov.B	#0x40, 31[r7]
 519:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 582                             		.loc 1 519 13 is_stmt 1 view .LVU177
 519:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 583                             		.loc 1 519 27 is_stmt 0 view .LVU178
 584 005e F9 74 1F 80             		mov.B	#-128, 31[r7]
 520:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 585                             		.loc 1 520 13 is_stmt 1 view .LVU179
 463:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 586                             		.loc 1 463 14 is_stmt 0 view .LVU180
 587 0062 66 01                   		mov.L	#0, r1
 588                             	.LVL64:
 520:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 589                             		.loc 1 520 13 view .LVU181
 590 0064 0C                      		bra	.L52
 591                             	.LVL65:
 592                             	.L68:
 614:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 593                             		.loc 1 614 24 view .LVU182
 594 0065 75 41 80                		mov.L	#0x80, r1
 595                             	.LVL66:
 596                             		.balign 8,3,2
 597                             	.L52:
 618:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 598                             		.loc 1 618 1 view .LVU183
 599 0068 3F 6A 05                		rtsd	#20, r6-r10
 600                             	.LVL67:
 601                             	.L67:
 614:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 602                             		.loc 1 614 24 view .LVU184
 603 006b 75 41 80                		mov.L	#0x80, r1
 604                             	.LVL68:
 614:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 605                             		.loc 1 614 24 view .LVU185
 606 006e 2E FA                   		bra	.L52
 607                             	.LVL69:
 608                             	.L56:
 525:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x40;    /* PFS register write protect off */
 609                             		.loc 1 525 13 is_stmt 1 view .LVU186
 525:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             MPC.PWPR.BYTE = 0x40;    /* PFS register write protect off */
 610                             		.loc 1 525 27 is_stmt 0 view .LVU187
 611 0070 FB AE 00 C1 08          		mov.L	#0x8c100, r10
 612 0075 F9 A4 1F 00             		mov.B	#0, 31[r10]
 526:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 613                             		.loc 1 526 13 is_stmt 1 view .LVU188
 526:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 614                             		.loc 1 526 27 is_stmt 0 view .LVU189
 615 0079 F9 A4 1F 40             		mov.B	#0x40, 31[r10]
 565:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 616                             		.loc 1 565 13 is_stmt 1 view .LVU190
 565:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 617                             		.loc 1 565 27 is_stmt 0 view .LVU191
 618 007d F9 A4 1F 80             		mov.B	#-128, 31[r10]
 568:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 619                             		.loc 1 568 13 is_stmt 1 view .LVU192
 568:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 620                             		.loc 1 568 27 is_stmt 0 view .LVU193
 621 0081 66 62                   		mov.L	#6, r2
 622                             	.LVL70:
 568:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 623                             		.loc 1 568 27 view .LVU194
 624 0083 05 00 00 00             		bsr	_R_CAN_Control
 625                             	.LVL71:
 569:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 626                             		.loc 1 569 13 is_stmt 1 view .LVU195
 627 0087 2E E1                   		bra	.L52
 628                             	.LVL72:
 629                             	.L54:
 573:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 630                             		.loc 1 573 13 view .LVU196
 573:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 631                             		.loc 1 573 26 is_stmt 0 view .LVU197
 632 0089 66 52                   		mov.L	#5, r2
 633                             	.LVL73:
 573:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 634                             		.loc 1 573 26 view .LVU198
 635 008b 05 00 00 00             		bsr	_R_CAN_Control
 636                             	.LVL74:
 573:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 637                             		.loc 1 573 26 view .LVU199
 638 008f EF 1A                   		mov.L	r1, r10
 639                             	.LVL75:
 575:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 640                             		.loc 1 575 13 is_stmt 1 view .LVU200
 575:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 641                             		.loc 1 575 35 is_stmt 0 view .LVU201
 642 0091 FA 64 58 06 03          		mov.B	#3, 1624[r6]
 577:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 643                             		.loc 1 577 13 is_stmt 1 view .LVU202
 577:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 644                             		.loc 1 577 27 is_stmt 0 view .LVU203
 645 0096 66 62                   		mov.L	#6, r2
 646 0098 EF 71                   		mov.L	r7, r1
 647                             	.LVL76:
 577:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 648                             		.loc 1 577 27 view .LVU204
 649 009a 05 00 00 00             		bsr	_R_CAN_Control
 650                             	.LVL77:
 577:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 651                             		.loc 1 577 24 view .LVU205
 652 009e 57 1A                   		or	r1, r10
 653                             	.LVL78:
 578:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 654                             		.loc 1 578 13 is_stmt 1 view .LVU206
 578:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 655                             		.loc 1 578 27 is_stmt 0 view .LVU207
 656 00a0 66 12                   		mov.L	#1, r2
 657 00a2 EF 71                   		mov.L	r7, r1
 658 00a4 05 00 00 00             		bsr	_R_CAN_PortSet
 659                             	.LVL79:
 578:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 660                             		.loc 1 578 24 view .LVU208
 661 00a8 57 A1                   		or	r10, r1
 662                             	.LVL80:
 579:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 663                             		.loc 1 579 13 is_stmt 1 view .LVU209
 664 00aa 2E BE                   		bra	.L52
 665                             	.LVL81:
 666                             	.L59:
 583:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 667                             		.loc 1 583 13 view .LVU210
 583:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 668                             		.loc 1 583 26 is_stmt 0 view .LVU211
 669 00ac 66 52                   		mov.L	#5, r2
 670                             	.LVL82:
 583:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 671                             		.loc 1 583 26 view .LVU212
 672 00ae 05 00 00 00             		bsr	_R_CAN_Control
 673                             	.LVL83:
 583:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 674                             		.loc 1 583 26 view .LVU213
 675 00b2 EF 1A                   		mov.L	r1, r10
 676                             	.LVL84:
 585:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 677                             		.loc 1 585 13 is_stmt 1 view .LVU214
 585:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 678                             		.loc 1 585 35 is_stmt 0 view .LVU215
 679 00b4 FA 64 58 06 05          		mov.B	#5, 1624[r6]
 587:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 680                             		.loc 1 587 13 is_stmt 1 view .LVU216
 587:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 681                             		.loc 1 587 27 is_stmt 0 view .LVU217
 682 00b9 66 62                   		mov.L	#6, r2
 683 00bb EF 71                   		mov.L	r7, r1
 684                             	.LVL85:
 587:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 685                             		.loc 1 587 27 view .LVU218
 686 00bd 05 00 00 00             		bsr	_R_CAN_Control
 687                             	.LVL86:
 587:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             api_status |= R_CAN_PortSet(ch_nr, ENABLE);
 688                             		.loc 1 587 24 view .LVU219
 689 00c1 57 1A                   		or	r1, r10
 690                             	.LVL87:
 588:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 691                             		.loc 1 588 13 is_stmt 1 view .LVU220
 588:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 692                             		.loc 1 588 27 is_stmt 0 view .LVU221
 693 00c3 66 12                   		mov.L	#1, r2
 694 00c5 EF 71                   		mov.L	r7, r1
 695 00c7 05 00 00 00             		bsr	_R_CAN_PortSet
 696                             	.LVL88:
 588:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 697                             		.loc 1 588 24 view .LVU222
 698 00cb 57 A1                   		or	r10, r1
 699                             	.LVL89:
 589:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 700                             		.loc 1 589 13 is_stmt 1 view .LVU223
 701 00cd 2E 9B                   		bra	.L52
 702                             	.LVL90:
 703                             	.L58:
 593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 704                             		.loc 1 593 13 view .LVU224
 593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 705                             		.loc 1 593 26 is_stmt 0 view .LVU225
 706 00cf 66 52                   		mov.L	#5, r2
 707                             	.LVL91:
 593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 708                             		.loc 1 593 26 view .LVU226
 709 00d1 05 00 00 00             		bsr	_R_CAN_Control
 710                             	.LVL92:
 593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 711                             		.loc 1 593 26 view .LVU227
 712 00d5 EF 1A                   		mov.L	r1, r10
 713                             	.LVL93:
 595:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 714                             		.loc 1 595 13 is_stmt 1 view .LVU228
 595:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 715                             		.loc 1 595 35 is_stmt 0 view .LVU229
 716 00d7 FA 64 58 06 07          		mov.B	#7, 1624[r6]
 597:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 717                             		.loc 1 597 13 is_stmt 1 view .LVU230
 597:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 718                             		.loc 1 597 27 is_stmt 0 view .LVU231
 719 00dc 66 62                   		mov.L	#6, r2
 720 00de EF 71                   		mov.L	r7, r1
 721                             	.LVL94:
 597:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 722                             		.loc 1 597 27 view .LVU232
 723 00e0 05 00 00 00             		bsr	_R_CAN_Control
 724                             	.LVL95:
 597:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             break;
 725                             		.loc 1 597 24 view .LVU233
 726 00e4 57 A1                   		or	r10, r1
 727                             	.LVL96:
 598:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 728                             		.loc 1 598 13 is_stmt 1 view .LVU234
 729 00e6 2E 82                   		bra	.L52
 730                             	.LVL97:
 731                             	.L61:
 732                             	.LCFI6:
 471:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 733                             		.loc 1 471 16 is_stmt 0 view .LVU235
 734 00e8 75 41 20                		mov.L	#32, r1
 735                             	.LVL98:
 618:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 736                             		.loc 1 618 1 view .LVU236
 737 00eb 02                      		rts
 738                             	.LFE4:
 740 00ec 76 10 01 00             		.section	.text.R_CAN_Tx,"ax",@progbits
 741                             		.global	_R_CAN_Tx
 743                             	_R_CAN_Tx:
 744                             	.LVL99:
 745                             	.LFB8:
1068:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 746                             		.loc 1 1068 1 is_stmt 1 view -0
1069:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 747                             		.loc 1 1069 5 view .LVU238
1071:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 748                             		.loc 1 1071 5 view .LVU239
1074:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 749                             		.loc 1 1074 5 view .LVU240
 750 0000 61 12                   		cmp	#1, r2
 751 0002 25 05 38 BB 00          		bgtu	.L83
1079:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 752                             		.loc 1 1079 5 view .LVU241
1079:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 753                             		.loc 1 1079 8 is_stmt 0 view .LVU242
 754 0007 20 3D                   		beq	.L93
1086:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 755                             		.loc 1 1086 9 is_stmt 1 view .LVU243
 756 0009 75 53 1F                		cmp	#31, r3
 757 000c 25 05 38 B7 00          		bgtu	.L85
 758                             	.L72:
1089:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 759                             		.loc 1 1089 5 view .LVU244
1089:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 760                             		.loc 1 1089 8 is_stmt 0 view .LVU245
 761 0011 61 21                   		cmp	#2, r1
 762 0013 25 05 38 B4 00          		bgtu	.L86
1091:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 763                             		.loc 1 1091 9 is_stmt 1 view .LVU246
1091:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 764                             		.loc 1 1091 21 is_stmt 0 view .LVU247
 765 0018 FB 52 00 00 00 00       		mov.L	#_CAN_CHANNELS, r5
 766 001e FE 61 54                		mov.L	[r1,r5], r4
 767                             	.LVL100:
1097:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 768                             		.loc 1 1097 5 is_stmt 1 view .LVU248
1097:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 769                             		.loc 1 1097 8 is_stmt 0 view .LVU249
 770 0021 61 12                   		cmp	#1, r2
 771 0023 20 2A                   		beq	.L94
 772                             	.L73:
1105:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 773                             		.loc 1 1105 5 is_stmt 1 view .LVU250
 774                             	.LVL101:
 775                             	.LBB8:
 776                             	.LBI8:
1956:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 777                             		.loc 1 1956 10 view .LVU251
 778                             	.LBB9:
1958:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 779                             		.loc 1 1958 5 view .LVU252
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 780                             		.loc 1 1960 5 view .LVU253
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 781                             		.loc 1 1961 5 view .LVU254
1964:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 782                             		.loc 1 1964 5 view .LVU255
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 783                             		.loc 1 1967 5 view .LVU256
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 784                             		.loc 1 1967 42 is_stmt 0 view .LVU257
 785 0025 FF 25 34                		add	r3, r4, r5
 786 0028 CE 55 20 06             		mov.B	1568[r5], r5
 787 002c 5B 55                   		movu.B	r5, r5
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 788                             		.loc 1 1967 8 view .LVU258
 789 002e 68 75                   		shlr	#7, r5
 790 0030 21 37                   		bne	.L87
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 791                             		.loc 1 1981 10 is_stmt 1 view .LVU259
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 792                             		.loc 1 1981 47 is_stmt 0 view .LVU260
 793 0032 FF 25 34                		add	r3, r4, r5
 794 0035 CE 55 20 06             		mov.B	1568[r5], r5
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 795                             		.loc 1 1981 13 view .LVU261
 796 0039 FD 74 C5 40             		tst	#0x40, r5
 797 003d 21 58                   		bne	.L89
1997:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 798                             		.loc 1 1997 9 is_stmt 1 view .LVU262
 799                             	 ; 1997 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 800 003f 03                      		nop
 801                             	 ; 0 "" 2
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 802                             		.loc 1 1960 14 is_stmt 0 view .LVU263
 803 0040 66 01                   		mov.L	#0, r1
 804                             	.LVL102:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 805                             		.loc 1 1960 14 view .LVU264
 806 0042 2E 41                   		bra	.L78
 807                             	.LVL103:
 808                             	.L93:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 809                             		.loc 1 1960 14 view .LVU265
 810                             	.LBE9:
 811                             	.LBE8:
1082:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 812                             		.loc 1 1082 9 is_stmt 1 view .LVU266
 813 0044 75 53 1B                		cmp	#27, r3
 814 0047 25 CA                   		bleu	.L72
 815 0049 75 41 40                		mov.L	#0x40, r1
 816                             	.LVL104:
1082:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 817                             		.loc 1 1082 9 is_stmt 0 view .LVU267
 818 004c 02                      		rts
 819                             	.LVL105:
 820                             	.L94:
1097:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 821                             		.loc 1 1097 51 discriminator 1 view .LVU268
 822 004d FB 52 00 00 00 00       		mov.L	#_bit_set, r5
 823 0053 FE 63 55                		mov.L	[r3,r5], r5
1097:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 824                             		.loc 1 1097 40 discriminator 1 view .LVU269
 825 0056 FD 70 C5 00 00 00 0F    		tst	#0xf000000, r5
 826 005d 20 C8                   		beq	.L73
1100:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 827                             		.loc 1 1100 9 is_stmt 1 view .LVU270
1100:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 828                             		.loc 1 1100 28 is_stmt 0 view .LVU271
 829 005f FA 44 4B 06 FF          		mov.B	#-1, 1611[r4]
1071:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 830                             		.loc 1 1071 14 view .LVU272
 831 0064 66 01                   		mov.L	#0, r1
 832                             	.LVL106:
1100:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 833                             		.loc 1 1100 28 view .LVU273
 834 0066 02                      		rts
 835                             	.LVL107:
 836                             	.L87:
 837                             	.LBB12:
 838                             	.LBB10:
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 839                             		.loc 1 1961 14 view .LVU274
 840 0067 FB 5A 00 20             		mov.L	#0x2000, r5
 841                             	.LVL108:
 842                             	.L74:
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 843                             		.loc 1 1970 55 view .LVU275
 844 006b FF 22 34                		add	r3, r4, r2
 845 006e CE 22 20 06             		mov.B	1568[r2], r2
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 846                             		.loc 1 1970 15 view .LVU276
 847 0072 FD 74 C2 01             		tst	#1, r2
 848 0076 1F                      		bne	.L76
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 849                             		.loc 1 1970 66 view .LVU277
 850 0077 60 15                   		sub	#1, r5
 851                             	.LVL109:
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 852                             		.loc 1 1970 66 view .LVU278
 853 0079 14                      		beq	.L76
1973:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 854                             		.loc 1 1973 13 is_stmt 1 view .LVU279
 855                             	 ; 1973 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 856 007a 03                      		nop
 857                             	 ; 0 "" 2
 858 007b 2E F0                   		bra	.L74
 859                             	.L76:
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 860                             		.loc 1 1975 9 view .LVU280
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 861                             		.loc 1 1975 12 is_stmt 0 view .LVU281
 862 007d 61 05                   		cmp	#0, r5
 863 007f 20 34                   		beq	.L88
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 864                             		.loc 1 1960 14 view .LVU282
 865 0081 66 01                   		mov.L	#0, r1
 866                             	.LVL110:
 867                             		.balign 8,3,1
 868                             	.L78:
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 869                             		.loc 1 2000 5 is_stmt 1 view .LVU283
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 870                             		.loc 1 2000 5 is_stmt 0 view .LVU284
 871                             	.LBE10:
 872                             	.LBE12:
1110:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 873                             		.loc 1 1110 5 is_stmt 1 view .LVU285
1110:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 874                             		.loc 1 1110 37 is_stmt 0 view .LVU286
 875 0083 4B 34                   		add	r3, r4
 876                             	.LVL111:
1110:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 877                             		.loc 1 1110 37 view .LVU287
 878 0085 FA 44 20 06 00          		mov.B	#0, 1568[r4]
1113:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 879                             		.loc 1 1113 5 is_stmt 1 view .LVU288
1113:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 880                             		.loc 1 1113 46 is_stmt 0 view .LVU289
 881 008a CE 45 20 06             		mov.B	1568[r4], r5
 882 008e 78 75                   		bset	#7, r5
 883 0090 CB 45 20 06             		mov.B	r5, 1568[r4]
 884 0094 02                      		rts
 885                             	.LVL112:
 886                             	.L89:
 887                             	.LBB13:
 888                             	.LBB11:
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 889                             		.loc 1 1961 14 view .LVU290
 890 0095 FB 5A 00 20             		mov.L	#0x2000, r5
 891                             	.LVL113:
 892                             	.L79:
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 893                             		.loc 1 1984 55 view .LVU291
 894 0099 FF 22 34                		add	r3, r4, r2
 895 009c CE 22 20 06             		mov.B	1568[r2], r2
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 896                             		.loc 1 1984 15 view .LVU292
 897 00a0 FD 74 C2 02             		tst	#2, r2
 898 00a4 17                      		beq	.L81
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 899                             		.loc 1 1984 67 view .LVU293
 900 00a5 60 15                   		sub	#1, r5
 901                             	.LVL114:
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 902                             		.loc 1 1984 67 view .LVU294
 903 00a7 14                      		beq	.L81
1987:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 904                             		.loc 1 1987 13 is_stmt 1 view .LVU295
 905                             	 ; 1987 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 906 00a8 03                      		nop
 907                             	 ; 0 "" 2
 908 00a9 2E F0                   		bra	.L79
 909                             	.L81:
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 910                             		.loc 1 1989 9 view .LVU296
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 911                             		.loc 1 1989 12 is_stmt 0 view .LVU297
 912 00ab 61 05                   		cmp	#0, r5
 913 00ad 20 0C                   		beq	.L90
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 914                             		.loc 1 1960 14 view .LVU298
 915 00af 66 01                   		mov.L	#0, r1
 916                             	.LVL115:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 917                             		.loc 1 1960 14 view .LVU299
 918 00b1 2E D2                   		bra	.L78
 919                             	.LVL116:
 920                             	.L88:
1977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 921                             		.loc 1 1977 24 view .LVU300
 922 00b3 FB 1A 00 20             		mov.L	#0x2000, r1
 923                             	.LVL117:
1977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 924                             		.loc 1 1977 24 view .LVU301
 925 00b7 2E CC                   		bra	.L78
 926                             	.LVL118:
 927                             	.L90:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 928                             		.loc 1 1991 24 view .LVU302
 929 00b9 FB 1A 00 40             		mov.L	#0x4000, r1
 930                             	.LVL119:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 931                             		.loc 1 1991 24 view .LVU303
 932 00bd 2E C6                   		bra	.L78
 933                             	.LVL120:
 934                             	.L83:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 935                             		.loc 1 1991 24 view .LVU304
 936                             	.LBE11:
 937                             	.LBE13:
1074:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 938                             		.loc 1 1074 5 view .LVU305
 939 00bf FB 1E 00 00 08          		mov.L	#0x80000, r1
 940                             	.LVL121:
1074:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 941                             		.loc 1 1074 5 view .LVU306
 942 00c4 02                      		rts
 943                             	.LVL122:
 944                             	.L85:
1086:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 945                             		.loc 1 1086 9 view .LVU307
 946 00c5 75 41 40                		mov.L	#0x40, r1
 947                             	.LVL123:
1086:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 948                             		.loc 1 1086 9 view .LVU308
 949 00c8 02                      		rts
 950                             	.LVL124:
 951                             	.L86:
1095:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 952                             		.loc 1 1095 16 view .LVU309
 953 00c9 75 41 20                		mov.L	#32, r1
 954                             	.LVL125:
1116:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 955                             		.loc 1 1116 1 view .LVU310
 956 00cc 02                      		rts
 957                             	.LFE8:
 959 00cd FC 13 00                		.section	.text.R_CAN_TxSet,"ax",@progbits
 960                             		.global	_R_CAN_TxSet
 962                             	_R_CAN_TxSet:
 963                             	.LVL126:
 964                             	.LFB6:
 810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 965                             		.loc 1 810 1 is_stmt 1 view -0
 810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 966                             		.loc 1 810 1 is_stmt 0 view .LVU312
 967 0000 6E 6B                   		pushm	r6-r11
 968                             	.LCFI7:
 810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 969                             		.loc 1 810 1 view .LVU313
 970 0002 60 40                   		sub	#4, r0
 971                             	.LCFI8:
 972 0004 ED 0B 08                		mov.L	32[r0], r11
 811:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 973                             		.loc 1 811 5 is_stmt 1 view .LVU314
 813:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 974                             		.loc 1 813 5 view .LVU315
 975                             	.LVL127:
 815:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 976                             		.loc 1 815 5 view .LVU316
 818:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 977                             		.loc 1 818 5 view .LVU317
 978 0007 61 12                   		cmp	#1, r2
 979 0009 25 05 38 51 02          		bgtu	.L126
 823:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 980                             		.loc 1 823 5 view .LVU318
 823:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 981                             		.loc 1 823 8 is_stmt 0 view .LVU319
 982 000e 20 40                   		beq	.L138
 830:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 983                             		.loc 1 830 9 is_stmt 1 view .LVU320
 984 0010 75 53 1F                		cmp	#31, r3
 985 0013 25 05 38 4E 02          		bgtu	.L128
 986                             	.L98:
 833:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 987                             		.loc 1 833 5 view .LVU321
 833:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 988                             		.loc 1 833 8 is_stmt 0 view .LVU322
 989 0018 61 21                   		cmp	#2, r1
 990 001a 25 05 38 4C 02          		bgtu	.L129
 835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 991                             		.loc 1 835 9 is_stmt 1 view .LVU323
 835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 992                             		.loc 1 835 21 is_stmt 0 view .LVU324
 993 001f FB 72 00 00 00 00       		mov.L	#_CAN_CHANNELS, r7
 994 0025 FE 61 7F                		mov.L	[r1,r7], r15
 995                             	.LVL128:
 842:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             && (bit_set[mbox_nr] & 0x0f000000))    /* check fifo mailbox mode and using FIFO mailbo
 996                             		.loc 1 842 5 is_stmt 1 view .LVU325
 842:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             && (bit_set[mbox_nr] & 0x0f000000))    /* check fifo mailbox mode and using FIFO mailbo
 997                             		.loc 1 842 8 is_stmt 0 view .LVU326
 998 0028 61 12                   		cmp	#1, r2
 999 002a 20 2F                   		beq	.L139
 1000                             	.L99:
 930:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1001                             		.loc 1 930 9 is_stmt 1 view .LVU327
 1002                             	.LVL129:
 1003                             	.LBB14:
 1004                             	.LBI14:
1956:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 1005                             		.loc 1 1956 10 view .LVU328
 1006                             	.LBB15:
1958:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1007                             		.loc 1 1958 5 view .LVU329
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1008                             		.loc 1 1960 5 view .LVU330
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1009                             		.loc 1 1961 5 view .LVU331
1964:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1010                             		.loc 1 1964 5 view .LVU332
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1011                             		.loc 1 1967 5 view .LVU333
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1012                             		.loc 1 1967 42 is_stmt 0 view .LVU334
 1013 002c FF 27 3F                		add	r3, r15, r7
 1014 002f CE 77 20 06             		mov.B	1568[r7], r7
 1015 0033 5B 77                   		movu.B	r7, r7
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1016                             		.loc 1 1967 8 view .LVU335
 1017 0035 68 77                   		shlr	#7, r7
 1018 0037 3B 1F 01                		bne	.L131
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1019                             		.loc 1 1981 10 is_stmt 1 view .LVU336
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1020                             		.loc 1 1981 47 is_stmt 0 view .LVU337
 1021 003a FF 27 3F                		add	r3, r15, r7
 1022 003d CE 75 20 06             		mov.B	1568[r7], r5
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1023                             		.loc 1 1981 13 view .LVU338
 1024 0041 FD 74 C5 40             		tst	#0x40, r5
 1025 0045 3B 79 01                		bne	.L133
1997:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1026                             		.loc 1 1997 9 is_stmt 1 view .LVU339
 1027                             	 ; 1997 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1028 0048 03                      		nop
 1029                             	 ; 0 "" 2
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1030                             		.loc 1 1960 14 is_stmt 0 view .LVU340
 1031 0049 66 07                   		mov.L	#0, r7
 1032 004b 38 27 01                		bra	.L114
 1033                             	.LVL130:
 1034                             	.L138:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1035                             		.loc 1 1960 14 view .LVU341
 1036                             	.LBE15:
 1037                             	.LBE14:
 826:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1038                             		.loc 1 826 9 is_stmt 1 view .LVU342
 1039 004e 75 53 1B                		cmp	#27, r3
 1040 0051 25 C7                   		bleu	.L98
 1041 0053 75 41 40                		mov.L	#0x40, r1
 1042                             	.LVL131:
 826:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1043                             		.loc 1 826 9 is_stmt 0 view .LVU343
 1044 0056 38 03 02                		bra	.L95
 1045                             	.LVL132:
 1046                             	.L139:
 843:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1047                             		.loc 1 843 24 view .LVU344
 1048 0059 FB 72 00 00 00 00       		mov.L	#_bit_set, r7
 1049 005f FE 63 77                		mov.L	[r3,r7], r7
 843:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1050                             		.loc 1 843 13 view .LVU345
 1051 0062 FD 70 C7 00 00 00 0F    		tst	#0xf000000, r7
 1052 0069 20 C3                   		beq	.L99
 847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1053                             		.loc 1 847 9 is_stmt 1 view .LVU346
 847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1054                             		.loc 1 847 40 is_stmt 0 view .LVU347
 1055 006b CE F5 4A 06             		mov.B	1610[r15], r5
 847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1056                             		.loc 1 847 12 view .LVU348
 1057 006f FD 74 C5 01             		tst	#1, r5
 1058 0073 21 0E                   		bne	.L100
 847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1059                             		.loc 1 847 76 discriminator 1 view .LVU349
 1060 0075 CE F7 4A 06             		mov.B	1610[r15], r7
 1061 0079 5B 77                   		movu.B	r7, r7
 847:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1062                             		.loc 1 847 46 discriminator 1 view .LVU350
 1063 007b 68 77                   		shlr	#7, r7
 1064 007d 61 17                   		cmp	#1, r7
 1065 007f 20 11                   		beq	.L140
 1066                             	.L100:
 854:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1067                             		.loc 1 854 9 is_stmt 1 view .LVU351
 854:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1068                             		.loc 1 854 39 is_stmt 0 view .LVU352
 1069 0081 CE F5 4A 06             		mov.B	1610[r15], r5
 854:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1070                             		.loc 1 854 12 view .LVU353
 1071 0085 FD 74 C5 40             		tst	#0x40, r5
 1072 0089 3B E4 01                		bne	.L130
 861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1073                             		.loc 1 861 16 view .LVU354
 1074 008c 66 07                   		mov.L	#0, r7
 1075 008e 2E 1B                   		bra	.L101
 1076                             	.L140:
 850:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1077                             		.loc 1 850 13 is_stmt 1 view .LVU355
 850:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1078                             		.loc 1 850 36 is_stmt 0 view .LVU356
 1079 0090 ED F7 8B                		mov.L	556[r15], r7
 1080 0093 7B 87                   		bclr	#24, r7
 1081 0095 E7 F7 8B                		mov.L	r7, 556[r15]
 1082 0098 2E E9                   		bra	.L100
 1083                             	.LVL133:
 1084                             	.L103:
 863:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1085                             		.loc 1 863 13 is_stmt 1 discriminator 4 view .LVU357
 863:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1086                             		.loc 1 863 56 is_stmt 0 discriminator 4 view .LVU358
 1087 009a FF 2A 74                		add	r7, r4, r10
 1088 009d CD A5 05                		mov.B	5[r10], r5
 863:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1089                             		.loc 1 863 41 discriminator 4 view .LVU359
 1090 00a0 FF 2A 7F                		add	r7, r15, r10
 1091 00a3 CB A5 86 01             		mov.B	r5, 390[r10]
 861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1092                             		.loc 1 861 53 discriminator 4 view .LVU360
 1093 00a7 62 17                   		add	#1, r7
 1094                             	.LVL134:
 1095                             	.L101:
 861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1096                             		.loc 1 861 34 discriminator 1 view .LVU361
 1097 00a9 59 4A 04                		movu.B	4[r4], r10
 861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1098                             		.loc 1 861 9 discriminator 1 view .LVU362
 1099 00ac 47 7A                   		cmp	r7, r10
 1100 00ae 25 06                   		bleu	.L102
 861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1101                             		.loc 1 861 41 discriminator 3 view .LVU363
 1102 00b0 61 77                   		cmp	#7, r7
 1103 00b2 25 E8                   		bleu	.L103
 1104                             	.L102:
 867:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1105                             		.loc 1 867 9 is_stmt 1 view .LVU364
 867:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1106                             		.loc 1 867 12 is_stmt 0 view .LVU365
 1107 00b4 61 1B                   		cmp	#1, r11
 1108 00b6 20 36                   		beq	.L141
 873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1109                             		.loc 1 873 13 is_stmt 1 view .LVU366
 873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1110                             		.loc 1 873 44 is_stmt 0 view .LVU367
 1111 00b8 ED F7 60                		mov.L	384[r15], r7
 1112                             	.LVL135:
 873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1113                             		.loc 1 873 44 view .LVU368
 1114 00bb 7B E7                   		bclr	#30, r7
 1115 00bd E7 F7 60                		mov.L	r7, 384[r15]
 1116                             	.L105:
 877:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1117                             		.loc 1 877 9 is_stmt 1 view .LVU369
 877:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1118                             		.loc 1 877 20 is_stmt 0 view .LVU370
 1119 00c0 EC 47                   		mov.L	[r4], r7
 877:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1120                             		.loc 1 877 12 view .LVU371
 1121 00c2 FD 70 C7 00 00 00 E0    		tst	#-536870912, r7
 1122 00c9 20 2D                   		beq	.L106
 880:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1123                             		.loc 1 880 13 is_stmt 1 view .LVU372
 880:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1124                             		.loc 1 880 56 is_stmt 0 view .LVU373
 1125 00cb 74 27 FF FF FF 1F       		and #0x1fffffff, r7
 880:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1126                             		.loc 1 880 41 view .LVU374
 1127 00d1 E7 F7 60                		mov.L	r7, 384[r15]
 882:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1128                             		.loc 1 882 13 is_stmt 1 view .LVU375
 882:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1129                             		.loc 1 882 55 is_stmt 0 view .LVU376
 1130 00d4 DE F7 20 03             		mov.W	1600[r15], r7
 1131 00d8 5F 77                   		movu.W	r7, r7
 1132 00da 68 17                   		shlr	#1, r7
 882:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1133                             		.loc 1 882 16 view .LVU377
 1134 00dc 64 37                   		and #3, r7
 1135 00de 61 27                   		cmp	#2, r7
 1136 00e0 21 32                   		bne	.L107
 884:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 1137                             		.loc 1 884 17 is_stmt 1 view .LVU378
 884:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 1138                             		.loc 1 884 48 is_stmt 0 view .LVU379
 1139 00e2 ED F7 60                		mov.L	384[r15], r7
 1140 00e5 79 F7                   		bset	#31, r7
 1141 00e7 E7 F7 60                		mov.L	r7, 384[r15]
 1142 00ea 2E 28                   		bra	.L107
 1143                             	.LVL136:
 1144                             	.L141:
 869:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1145                             		.loc 1 869 13 is_stmt 1 view .LVU380
 869:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1146                             		.loc 1 869 44 is_stmt 0 view .LVU381
 1147 00ec ED F7 60                		mov.L	384[r15], r7
 1148                             	.LVL137:
 869:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1149                             		.loc 1 869 44 view .LVU382
 1150 00ef 79 E7                   		bset	#30, r7
 1151 00f1 E7 F7 60                		mov.L	r7, 384[r15]
 1152 00f4 2E CC                   		bra	.L105
 1153                             	.L106:
 891:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1154                             		.loc 1 891 13 is_stmt 1 view .LVU383
 891:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1155                             		.loc 1 891 44 is_stmt 0 view .LVU384
 1156 00f6 ED FA 60                		mov.L	384[r15], r10
 1157 00f9 76 27 FF 07             		and #0x7ff, r7
 1158 00fd 6D 27                   		shll	#18, r7
 1159 00ff 74 2A FF FF 03 E0       		and #-536608769, r10
 1160 0105 57 A7                   		or	r10, r7
 1161 0107 E7 F7 60                		mov.L	r7, 384[r15]
 894:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1162                             		.loc 1 894 13 is_stmt 1 view .LVU385
 894:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1163                             		.loc 1 894 44 is_stmt 0 view .LVU386
 1164 010a ED F7 60                		mov.L	384[r15], r7
 1165 010d 7B F7                   		bclr	#31, r7
 1166 010f E7 F7 60                		mov.L	r7, 384[r15]
 1167                             	.L107:
 898:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1168                             		.loc 1 898 9 is_stmt 1 view .LVU387
 898:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1169                             		.loc 1 898 35 is_stmt 0 view .LVU388
 1170 0112 B1 47                   		movu.B	4[r4], r7
 898:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1171                             		.loc 1 898 33 view .LVU389
 1172 0114 D7 F7 C2                		mov.W	r7, 388[r15]
 903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1173                             		.loc 1 903 13 is_stmt 1 view .LVU390
 903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1174                             		.loc 1 903 44 is_stmt 0 view .LVU391
 1175 0117 CE F5 4A 06             		mov.B	1610[r15], r5
 903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1176                             		.loc 1 903 16 view .LVU392
 1177 011b FD 74 C5 01             		tst	#1, r5
 1178 011f 21 0E                   		bne	.L108
 903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1179                             		.loc 1 903 80 discriminator 1 view .LVU393
 1180 0121 CE F7 4A 06             		mov.B	1610[r15], r7
 1181 0125 5B 77                   		movu.B	r7, r7
 903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1182                             		.loc 1 903 50 discriminator 1 view .LVU394
 1183 0127 68 77                   		shlr	#7, r7
 1184 0129 61 17                   		cmp	#1, r7
 1185 012b 20 15                   		beq	.L142
 1186                             	.L108:
 916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1187                             		.loc 1 916 9 is_stmt 1 view .LVU395
 916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1188                             		.loc 1 916 39 is_stmt 0 view .LVU396
 1189 012d CE F7 4A 06             		mov.B	1610[r15], r7
 1190 0131 5B 77                   		movu.B	r7, r7
 916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1191                             		.loc 1 916 12 view .LVU397
 1192 0133 68 77                   		shlr	#7, r7
 1193 0135 61 17                   		cmp	#1, r7
 1194 0137 20 13                   		beq	.L143
 1195                             	.L109:
 921:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1196                             		.loc 1 921 9 is_stmt 1 view .LVU398
 921:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1197                             		.loc 1 921 23 is_stmt 0 view .LVU399
 1198 0139 05 00 00 00             		bsr	_R_CAN_Tx
 1199                             	.LVL138:
 921:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1200                             		.loc 1 921 9 view .LVU400
 1201 013d 38 1C 01                		bra	.L95
 1202                             	.LVL139:
 1203                             	.L142:
 906:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1204                             		.loc 1 906 17 is_stmt 1 view .LVU401
 906:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1205                             		.loc 1 906 40 is_stmt 0 view .LVU402
 1206 0140 ED F7 8B                		mov.L	556[r15], r7
 1207 0143 79 87                   		bset	#24, r7
 1208 0145 E7 F7 8B                		mov.L	r7, 556[r15]
 909:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                 {
 1209                             		.loc 1 909 17 is_stmt 1 view .LVU403
 1210 0148 2E E5                   		bra	.L108
 1211                             	.L143:
 918:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1212                             		.loc 1 918 13 view .LVU404
 918:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1213                             		.loc 1 918 39 is_stmt 0 view .LVU405
 1214 014a CE F7 4A 06             		mov.B	1610[r15], r7
 1215 014e 78 07                   		bset	#0, r7
 1216 0150 CB F7 4A 06             		mov.B	r7, 1610[r15]
 1217 0154 2E E5                   		bra	.L109
 1218                             	.LVL140:
 1219                             	.L131:
 1220                             	.LBB19:
 1221                             	.LBB16:
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1222                             		.loc 1 1961 14 view .LVU406
 1223 0156 FB 5A 00 20             		mov.L	#0x2000, r5
 1224                             	.LVL141:
 1225                             	.L110:
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1226                             		.loc 1 1970 55 view .LVU407
 1227 015a FF 2E 3F                		add	r3, r15, r14
 1228 015d CE EE 20 06             		mov.B	1568[r14], r14
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1229                             		.loc 1 1970 15 view .LVU408
 1230 0161 FD 74 CE 01             		tst	#1, r14
 1231 0165 1F                      		bne	.L112
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1232                             		.loc 1 1970 66 view .LVU409
 1233 0166 60 15                   		sub	#1, r5
 1234                             	.LVL142:
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1235                             		.loc 1 1970 66 view .LVU410
 1236 0168 14                      		beq	.L112
1973:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1237                             		.loc 1 1973 13 is_stmt 1 view .LVU411
 1238                             	 ; 1973 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1239 0169 03                      		nop
 1240                             	 ; 0 "" 2
 1241 016a 2E F0                   		bra	.L110
 1242                             	.L112:
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1243                             		.loc 1 1975 9 view .LVU412
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1244                             		.loc 1 1975 12 is_stmt 0 view .LVU413
 1245 016c 61 05                   		cmp	#0, r5
 1246 016e 20 6E                   		beq	.L132
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1247                             		.loc 1 1960 14 view .LVU414
 1248 0170 66 07                   		mov.L	#0, r7
 1249                             	.LVL143:
 1250                             		.balign 8,3,2
 1251                             	.L114:
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 1252                             		.loc 1 2000 5 is_stmt 1 view .LVU415
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 1253                             		.loc 1 2000 5 is_stmt 0 view .LVU416
 1254                             	.LBE16:
 1255                             	.LBE19:
 933:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1256                             		.loc 1 933 9 is_stmt 1 view .LVU417
 933:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1257                             		.loc 1 933 32 is_stmt 0 view .LVU418
 1258 0172 ED FA 8B                		mov.L	556[r15], r10
 933:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1259                             		.loc 1 933 46 view .LVU419
 1260 0175 FB 52 00 00 00 00       		mov.L	#_bit_set, r5
 1261 017b FE 63 56                		mov.L	[r3,r5], r6
 933:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1262                             		.loc 1 933 37 view .LVU420
 1263 017e FC 3B 65                		not	r6, r5
 933:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1264                             		.loc 1 933 32 view .LVU421
 1265 0181 53 5A                   		and	r5, r10
 1266 0183 E7 FA 8B                		mov.L	r10, 556[r15]
 937:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1267                             		.loc 1 937 9 is_stmt 1 view .LVU422
 937:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1268                             		.loc 1 937 41 is_stmt 0 view .LVU423
 1269 0186 FF 2A 3F                		add	r3, r15, r10
 1270 0189 FA A4 20 06 00          		mov.B	#0, 1568[r10]
 941:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1271                             		.loc 1 941 9 is_stmt 1 view .LVU424
 941:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1272                             		.loc 1 941 20 is_stmt 0 view .LVU425
 1273 018e EC 4A                   		mov.L	[r4], r10
 941:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1274                             		.loc 1 941 12 view .LVU426
 1275 0190 FD 70 CA 00 00 00 E0    		tst	#-536870912, r10
 1276 0197 20 51                   		beq	.L119
 944:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1277                             		.loc 1 944 13 is_stmt 1 view .LVU427
 944:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1278                             		.loc 1 944 61 is_stmt 0 view .LVU428
 1279 0199 74 2A FF FF FF 1F       		and #0x1fffffff, r10
 944:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1280                             		.loc 1 944 46 view .LVU429
 1281 019f FD C4 35                		shll	#4, r3, r5
 1282 01a2 4B F5                   		add	r15, r5
 1283 01a4 E3 5A                   		mov.L	r10, [r5]
 946:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1284                             		.loc 1 946 13 is_stmt 1 view .LVU430
 946:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1285                             		.loc 1 946 55 is_stmt 0 view .LVU431
 1286 01a6 DE FA 20 03             		mov.W	1600[r15], r10
 1287 01aa 5F AA                   		movu.W	r10, r10
 1288 01ac 68 1A                   		shlr	#1, r10
 946:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 1289                             		.loc 1 946 16 view .LVU432
 1290 01ae 64 3A                   		and #3, r10
 1291 01b0 61 2A                   		cmp	#2, r10
 1292 01b2 21 53                   		bne	.L120
 948:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 1293                             		.loc 1 948 17 is_stmt 1 view .LVU433
 948:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 1294                             		.loc 1 948 53 is_stmt 0 view .LVU434
 1295 01b4 EF 5A                   		mov.L	r5, r10
 1296 01b6 EC 55                   		mov.L	[r5], r5
 1297 01b8 79 F5                   		bset	#31, r5
 1298 01ba E3 A5                   		mov.L	r5, [r10]
 1299 01bc 2E 49                   		bra	.L120
 1300                             	.LVL144:
 1301                             	.L133:
 1302                             	.LBB20:
 1303                             	.LBB17:
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1304                             		.loc 1 1961 14 view .LVU435
 1305 01be FB 7A 00 20             		mov.L	#0x2000, r7
 1306                             	.LVL145:
 1307                             	.L115:
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1308                             		.loc 1 1984 55 view .LVU436
 1309 01c2 FF 2A 3F                		add	r3, r15, r10
 1310 01c5 CE A5 20 06             		mov.B	1568[r10], r5
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1311                             		.loc 1 1984 15 view .LVU437
 1312 01c9 FD 74 C5 02             		tst	#2, r5
 1313 01cd 17                      		beq	.L117
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1314                             		.loc 1 1984 67 view .LVU438
 1315 01ce 60 17                   		sub	#1, r7
 1316                             	.LVL146:
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1317                             		.loc 1 1984 67 view .LVU439
 1318 01d0 14                      		beq	.L117
1987:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1319                             		.loc 1 1987 13 is_stmt 1 view .LVU440
 1320                             	 ; 1987 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1321 01d1 03                      		nop
 1322                             	 ; 0 "" 2
 1323 01d2 2E F0                   		bra	.L115
 1324                             	.L117:
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1325                             		.loc 1 1989 9 view .LVU441
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1326                             		.loc 1 1989 12 is_stmt 0 view .LVU442
 1327 01d4 61 07                   		cmp	#0, r7
 1328 01d6 20 0C                   		beq	.L134
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1329                             		.loc 1 1960 14 view .LVU443
 1330 01d8 66 07                   		mov.L	#0, r7
 1331                             	.LVL147:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1332                             		.loc 1 1960 14 view .LVU444
 1333 01da 2E 98                   		bra	.L114
 1334                             	.LVL148:
 1335                             	.L132:
1977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1336                             		.loc 1 1977 24 view .LVU445
 1337 01dc FB 7A 00 20             		mov.L	#0x2000, r7
 1338 01e0 2E 92                   		bra	.L114
 1339                             	.LVL149:
 1340                             	.L134:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1341                             		.loc 1 1991 24 view .LVU446
 1342 01e2 FB 7A 00 40             		mov.L	#0x4000, r7
 1343                             	.LVL150:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1344                             		.loc 1 1991 24 view .LVU447
 1345 01e6 2E 8C                   		bra	.L114
 1346                             	.LVL151:
 1347                             	.L119:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1348                             		.loc 1 1991 24 view .LVU448
 1349                             	.LBE17:
 1350                             	.LBE20:
 954:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1351                             		.loc 1 954 13 is_stmt 1 view .LVU449
 954:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1352                             		.loc 1 954 49 is_stmt 0 view .LVU450
 1353 01e8 FD C4 35                		shll	#4, r3, r5
 1354 01eb 4B F5                   		add	r15, r5
 1355 01ed EC 5E                   		mov.L	[r5], r14
 1356 01ef 76 2A FF 07             		and #0x7ff, r10
 1357 01f3 6D 2A                   		shll	#18, r10
 1358 01f5 74 2E FF FF 03 E0       		and #-536608769, r14
 1359 01fb 57 EA                   		or	r14, r10
 1360 01fd E3 5A                   		mov.L	r10, [r5]
 957:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1361                             		.loc 1 957 13 is_stmt 1 view .LVU451
 957:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1362                             		.loc 1 957 49 is_stmt 0 view .LVU452
 1363 01ff EC 5A                   		mov.L	[r5], r10
 1364 0201 7B FA                   		bclr	#31, r10
 1365 0203 E3 5A                   		mov.L	r10, [r5]
 1366                             	.L120:
 961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1367                             		.loc 1 961 9 is_stmt 1 view .LVU453
 961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1368                             		.loc 1 961 40 is_stmt 0 view .LVU454
 1369 0205 B1 45                   		movu.B	4[r4], r5
 961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1370                             		.loc 1 961 38 view .LVU455
 1371 0207 FD C4 3A                		shll	#4, r3, r10
 1372 020a 4B FA                   		add	r15, r10
 1373 020c D7 A5 02                		mov.W	r5, 4[r10]
 964:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1374                             		.loc 1 964 9 is_stmt 1 view .LVU456
 964:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1375                             		.loc 1 964 12 is_stmt 0 view .LVU457
 1376 020f 61 1B                   		cmp	#1, r11
 1377 0211 20 11                   		beq	.L144
 970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1378                             		.loc 1 970 13 is_stmt 1 view .LVU458
 970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1379                             		.loc 1 970 49 is_stmt 0 view .LVU459
 1380 0213 FD C4 3A                		shll	#4, r3, r10
 1381 0216 4B FA                   		add	r15, r10
 1382 0218 EC A5                   		mov.L	[r10], r5
 1383 021a 7B E5                   		bclr	#30, r5
 1384 021c E3 A5                   		mov.L	r5, [r10]
 1385                             	.L123:
 1386                             	.LBB21:
 1387                             	.LBB18:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1388                             		.loc 1 1960 14 discriminator 1 view .LVU460
 1389 021e 66 05                   		mov.L	#0, r5
 1390 0220 2E 21                   		bra	.L122
 1391                             	.L144:
 1392                             	.LBE18:
 1393                             	.LBE21:
 966:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1394                             		.loc 1 966 13 is_stmt 1 view .LVU461
 966:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1395                             		.loc 1 966 49 is_stmt 0 view .LVU462
 1396 0222 FD C4 3A                		shll	#4, r3, r10
 1397 0225 4B FA                   		add	r15, r10
 1398 0227 EC A5                   		mov.L	[r10], r5
 1399 0229 79 E5                   		bset	#30, r5
 1400 022b E3 A5                   		mov.L	r5, [r10]
 1401 022d 2E F1                   		bra	.L123
 1402                             	.LVL152:
 1403                             	.L125:
 977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1404                             		.loc 1 977 13 is_stmt 1 discriminator 4 view .LVU463
 977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1405                             		.loc 1 977 61 is_stmt 0 discriminator 4 view .LVU464
 1406 022f FF 2A 54                		add	r5, r4, r10
 1407 0232 CD AA 05                		mov.B	5[r10], r10
 977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1408                             		.loc 1 977 46 discriminator 4 view .LVU465
 1409 0235 FD C4 3E                		shll	#4, r3, r14
 1410 0238 4B FE                   		add	r15, r14
 1411 023a 4B 5E                   		add	r5, r14
 1412 023c C7 EA 06                		mov.B	r10, 6[r14]
 975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1413                             		.loc 1 975 53 discriminator 4 view .LVU466
 1414 023f 62 15                   		add	#1, r5
 1415                             	.LVL153:
 1416                             	.L122:
 975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1417                             		.loc 1 975 34 discriminator 1 view .LVU467
 1418 0241 59 4E 04                		movu.B	4[r4], r14
 975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1419                             		.loc 1 975 9 discriminator 1 view .LVU468
 1420 0244 47 E5                   		cmp	r14, r5
 1421 0246 22 06                   		bgeu	.L124
 975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1422                             		.loc 1 975 41 discriminator 3 view .LVU469
 1423 0248 61 75                   		cmp	#7, r5
 1424 024a 25 E5                   		bleu	.L125
 1425                             	.L124:
 982:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         #endif
 1426                             		.loc 1 982 13 is_stmt 1 view .LVU470
 982:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         #endif
 1427                             		.loc 1 982 36 is_stmt 0 view .LVU471
 1428                             		
 1429 024c 06 95 F6 8B             	   or	556[r15].L, r6
 1430 0250 E7 F6 8B                		mov.L	r6, 556[r15]
 985:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1431                             		.loc 1 985 9 is_stmt 1 view .LVU472
 985:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1432                             		.loc 1 985 23 is_stmt 0 view .LVU473
 1433 0253 05 00 00 00             		bsr	_R_CAN_Tx
 1434                             	.LVL154:
 985:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1435                             		.loc 1 985 20 view .LVU474
 1436 0257 57 71                   		or	r7, r1
 1437                             	.LVL155:
 1438                             		.balign 8,3,2
 1439                             	.L95:
 988:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1440                             		.loc 1 988 1 view .LVU475
 1441 0259 3F 6B 07                		rtsd	#28, r6-r11
 1442                             	.LVL156:
 1443                             	.L126:
 818:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1444                             		.loc 1 818 5 view .LVU476
 1445 025c FB 1E 00 00 08          		mov.L	#0x80000, r1
 1446                             	.LVL157:
 818:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1447                             		.loc 1 818 5 view .LVU477
 1448 0261 2E F8                   		bra	.L95
 1449                             	.LVL158:
 1450                             	.L128:
 830:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1451                             		.loc 1 830 9 view .LVU478
 1452 0263 75 41 40                		mov.L	#0x40, r1
 1453                             	.LVL159:
 830:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1454                             		.loc 1 830 9 view .LVU479
 1455 0266 2E F3                   		bra	.L95
 1456                             	.LVL160:
 1457                             	.L129:
 839:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1458                             		.loc 1 839 16 view .LVU480
 1459 0268 75 41 20                		mov.L	#32, r1
 1460                             	.LVL161:
 839:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1461                             		.loc 1 839 16 view .LVU481
 1462 026b 2E EE                   		bra	.L95
 1463                             	.LVL162:
 1464                             	.L130:
 856:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1465                             		.loc 1 856 20 view .LVU482
 1466 026d FB 1E 00 00 02          		mov.L	#0x20000, r1
 1467                             	.LVL163:
 856:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1468                             		.loc 1 856 20 view .LVU483
 1469 0272 2E E7                   		bra	.L95
 1470                             	.LFE6:
 1472 0274 76 10 01 00             		.section	.text.R_CAN_TxSetXid,"ax",@progbits
 1473                             		.global	_R_CAN_TxSetXid
 1475                             	_R_CAN_TxSetXid:
 1476                             	.LVL164:
 1477                             	.LFB7:
1031:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_frame_t temp_frame;
 1478                             		.loc 1 1031 1 is_stmt 1 view -0
1031:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_frame_t temp_frame;
 1479                             		.loc 1 1031 1 is_stmt 0 view .LVU485
 1480 0000 6E 7A                   		pushm	r7-r10
 1481                             	.LCFI9:
1031:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_frame_t temp_frame;
 1482                             		.loc 1 1031 1 view .LVU486
 1483 0002 71 00 E8                		add	#-24, r0
 1484                             	.LCFI10:
 1485 0005 EF 1E                   		mov.L	r1, r14
 1486 0007 EF 2F                   		mov.L	r2, r15
 1487 0009 EF 37                   		mov.L	r3, r7
 1488 000b ED 0A 0B                		mov.L	44[r0], r10
1032:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t    api_status;
 1489                             		.loc 1 1032 5 is_stmt 1 view .LVU487
1033:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1490                             		.loc 1 1033 5 view .LVU488
1038:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1491                             		.loc 1 1038 5 view .LVU489
 1492 000e 66 41                   		mov.L	#4, r1
 1493                             	.LVL165:
1038:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1494                             		.loc 1 1038 5 is_stmt 0 view .LVU490
 1495 0010 4B 01                   		add	r0, r1
 1496 0012 EF 42                   		mov.L	r4, r2
 1497                             	.LVL166:
1038:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1498                             		.loc 1 1038 5 view .LVU491
 1499 0014 75 43 10                		mov.L	#16, r3
 1500                             	.LVL167:
1038:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1501                             		.loc 1 1038 5 view .LVU492
 1502 0017 7F 8F                   		smovf
1040:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1503                             		.loc 1 1040 5 is_stmt 1 view .LVU493
1040:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1504                             		.loc 1 1040 19 is_stmt 0 view .LVU494
 1505 0019 A8 0D                   		mov.L	4[r0], r5
 1506 001b 74 35 00 00 00 E0       		or	#-536870912, r5
 1507 0021 A0 0D                   		mov.L	r5, 4[r0]
1042:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1508                             		.loc 1 1042 5 is_stmt 1 view .LVU495
1042:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1509                             		.loc 1 1042 18 is_stmt 0 view .LVU496
 1510 0023 E3 0A                   		mov.L	r10, [r0]
 1511 0025 66 44                   		mov.L	#4, r4
 1512                             	.LVL168:
1042:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1513                             		.loc 1 1042 18 view .LVU497
 1514 0027 4B 04                   		add	r0, r4
 1515 0029 EF 73                   		mov.L	r7, r3
 1516 002b EF F2                   		mov.L	r15, r2
 1517 002d EF E1                   		mov.L	r14, r1
 1518 002f 05 00 00 00             		bsr	_R_CAN_TxSet
 1519                             	.LVL169:
1044:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 1520                             		.loc 1 1044 5 is_stmt 1 view .LVU498
1045:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 1521                             		.loc 1 1045 1 is_stmt 0 view .LVU499
 1522 0033 3F 7A 0A                		rtsd	#40, r7-r10
1045:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 1523                             		.loc 1 1045 1 view .LVU500
 1524                             	.LFE7:
 1526                             		.section	.text.R_CAN_TxCheck,"ax",@progbits
 1527                             		.global	_R_CAN_TxCheck
 1529                             	_R_CAN_TxCheck:
 1530                             	.LVL170:
 1531                             	.LFB9:
1138:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 1532                             		.loc 1 1138 1 is_stmt 1 view -0
1139:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1533                             		.loc 1 1139 5 view .LVU502
1141:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1534                             		.loc 1 1141 5 view .LVU503
1143:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1535                             		.loc 1 1143 5 view .LVU504
 1536 0000 75 52 1F                		cmp	#31, r2
 1537 0003 24 2B                   		bgtu	.L149
1144:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1538                             		.loc 1 1144 5 view .LVU505
1144:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1539                             		.loc 1 1144 8 is_stmt 0 view .LVU506
 1540 0005 61 21                   		cmp	#2, r1
 1541 0007 24 2B                   		bgtu	.L150
1146:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1542                             		.loc 1 1146 9 is_stmt 1 view .LVU507
1146:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1543                             		.loc 1 1146 21 is_stmt 0 view .LVU508
 1544 0009 FB 52 00 00 00 00       		mov.L	#_CAN_CHANNELS, r5
 1545 000f FE 61 55                		mov.L	[r1,r5], r5
 1546                             	.LVL171:
1154:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1547                             		.loc 1 1154 5 is_stmt 1 view .LVU509
1154:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1548                             		.loc 1 1154 47 is_stmt 0 view .LVU510
 1549 0012 FF 24 25                		add	r2, r5, r4
 1550 0015 CE 44 20 06             		mov.B	1568[r4], r4
1154:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1551                             		.loc 1 1154 8 view .LVU511
 1552 0019 FD 74 C4 01             		tst	#1, r4
 1553 001d 20 19                   		beq	.L151
1164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
 1554                             		.loc 1 1164 9 is_stmt 1 view .LVU512
1164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
 1555                             		.loc 1 1164 41 is_stmt 0 view .LVU513
 1556 001f 4B 52                   		add	r5, r2
 1557                             	.LVL172:
1164:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
 1558                             		.loc 1 1164 41 view .LVU514
 1559 0021 FA 24 20 06 00          		mov.B	#0, 1568[r2]
1165:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1560                             		.loc 1 1165 9 is_stmt 1 view .LVU515
1165:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1561                             		.loc 1 1165 41 is_stmt 0 view .LVU516
 1562 0026 FA 24 20 06 00          		mov.B	#0, 1568[r2]
1141:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1563                             		.loc 1 1141 14 view .LVU517
 1564 002b 66 01                   		mov.L	#0, r1
 1565                             	.LVL173:
1141:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1566                             		.loc 1 1141 14 view .LVU518
 1567 002d 02                      		rts
 1568                             	.LVL174:
 1569                             	.L149:
1143:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1570                             		.loc 1 1143 5 view .LVU519
 1571 002e 75 41 40                		mov.L	#0x40, r1
 1572                             	.LVL175:
1143:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1573                             		.loc 1 1143 5 view .LVU520
 1574 0031 02                      		rts
 1575                             	.LVL176:
 1576                             	.L150:
1150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1577                             		.loc 1 1150 16 view .LVU521
 1578 0032 75 41 20                		mov.L	#32, r1
 1579                             	.LVL177:
1150:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1580                             		.loc 1 1150 16 view .LVU522
 1581 0035 02                      		rts
 1582                             	.LVL178:
 1583                             	.L151:
1156:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1584                             		.loc 1 1156 20 view .LVU523
 1585 0036 66 81                   		mov.L	#8, r1
 1586                             	.LVL179:
1169:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 1587                             		.loc 1 1169 1 view .LVU524
 1588 0038 02                      		rts
 1589                             	.LFE9:
 1591                             		.section	.text.R_CAN_TxStopMsg,"ax",@progbits
 1592                             		.global	_R_CAN_TxStopMsg
 1594                             	_R_CAN_TxStopMsg:
 1595                             	.LVL180:
 1596                             	.LFB10:
1193:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 1597                             		.loc 1 1193 1 is_stmt 1 view -0
1194:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
 1598                             		.loc 1 1194 5 view .LVU526
1196:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1599                             		.loc 1 1196 5 view .LVU527
1197:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1600                             		.loc 1 1197 5 view .LVU528
1200:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1601                             		.loc 1 1200 5 view .LVU529
 1602 0000 61 12                   		cmp	#1, r2
 1603 0002 25 05 38 90 00          		bgtu	.L162
1202:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1604                             		.loc 1 1202 5 view .LVU530
 1605 0007 75 53 1F                		cmp	#31, r3
 1606 000a 25 05 38 8E 00          		bgtu	.L163
1203:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1607                             		.loc 1 1203 5 view .LVU531
1203:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1608                             		.loc 1 1203 8 is_stmt 0 view .LVU532
 1609 000f 61 21                   		cmp	#2, r1
 1610 0011 25 05 38 8B 00          		bgtu	.L164
1205:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1611                             		.loc 1 1205 9 is_stmt 1 view .LVU533
1205:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1612                             		.loc 1 1205 21 is_stmt 0 view .LVU534
 1613 0016 FB 52 00 00 00 00       		mov.L	#_CAN_CHANNELS, r5
 1614 001c FE 61 5E                		mov.L	[r1,r5], r14
 1615                             	.LVL181:
1212:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             && (bit_set[mbox_nr] & 0x0f000000))   /* check fifo mailbox mode and using FIFO mailbox
 1616                             		.loc 1 1212 5 is_stmt 1 view .LVU535
1212:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             && (bit_set[mbox_nr] & 0x0f000000))   /* check fifo mailbox mode and using FIFO mailbox
 1617                             		.loc 1 1212 8 is_stmt 0 view .LVU536
 1618 001f 61 12                   		cmp	#1, r2
 1619 0021 20 27                   		beq	.L167
 1620                             	.L154:
1240:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
 1621                             		.loc 1 1240 9 is_stmt 1 view .LVU537
1240:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MCTL[mbox_nr].BYTE = 0;
 1622                             		.loc 1 1240 41 is_stmt 0 view .LVU538
 1623 0023 FF 25 3E                		add	r3, r14, r5
 1624 0026 FA 54 20 06 00          		mov.B	#0, 1568[r5]
1241:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1625                             		.loc 1 1241 9 is_stmt 1 view .LVU539
1241:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1626                             		.loc 1 1241 41 is_stmt 0 view .LVU540
 1627 002b FA 54 20 06 00          		mov.B	#0, 1568[r5]
1245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1628                             		.loc 1 1245 9 is_stmt 1 view .LVU541
1197:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1629                             		.loc 1 1197 14 is_stmt 0 view .LVU542
 1630 0030 FB 5A 00 20             		mov.L	#0x2000, r5
 1631                             	.LVL182:
 1632                             	.L158:
1245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1633                             		.loc 1 1245 50 view .LVU543
 1634 0034 FF 24 3E                		add	r3, r14, r4
 1635 0037 CE 44 20 06             		mov.B	1568[r4], r4
1245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1636                             		.loc 1 1245 15 view .LVU544
 1637 003b FD 74 C4 04             		tst	#4, r4
 1638 003f 20 40                   		beq	.L159
1245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1639                             		.loc 1 1245 59 discriminator 1 view .LVU545
 1640 0041 60 15                   		sub	#1, r5
 1641                             	.LVL183:
1245:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1642                             		.loc 1 1245 59 discriminator 1 view .LVU546
 1643 0043 20 3C                   		beq	.L159
1248:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1644                             		.loc 1 1248 13 is_stmt 1 view .LVU547
 1645                             	 ; 1248 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1646 0045 03                      		nop
 1647                             	 ; 0 "" 2
 1648 0046 2E EE                   		bra	.L158
 1649                             	.LVL184:
 1650                             	.L167:
1213:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1651                             		.loc 1 1213 24 is_stmt 0 view .LVU548
 1652 0048 FB 52 00 00 00 00       		mov.L	#_bit_set, r5
 1653 004e FE 63 55                		mov.L	[r3,r5], r5
1213:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1654                             		.loc 1 1213 13 view .LVU549
 1655 0051 FD 70 C5 00 00 00 0F    		tst	#0xf000000, r5
 1656 0058 20 CB                   		beq	.L154
1216:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1657                             		.loc 1 1216 9 is_stmt 1 view .LVU550
1216:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1658                             		.loc 1 1216 35 is_stmt 0 view .LVU551
 1659 005a CE E5 4A 06             		mov.B	1610[r14], r5
 1660 005e 7A 05                   		bclr	#0, r5
 1661 0060 CB E5 4A 06             		mov.B	r5, 1610[r14]
1220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1662                             		.loc 1 1220 9 is_stmt 1 view .LVU552
1197:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1663                             		.loc 1 1197 14 is_stmt 0 view .LVU553
 1664 0064 FB 4A 00 20             		mov.L	#0x2000, r4
 1665                             	.LVL185:
 1666                             	.L155:
1220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1667                             		.loc 1 1220 39 view .LVU554
 1668 0068 CE E5 4A 06             		mov.B	1610[r14], r5
 1669 006c 5B 55                   		movu.B	r5, r5
1220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1670                             		.loc 1 1220 15 view .LVU555
 1671 006e 68 75                   		shlr	#7, r5
 1672 0070 1F                      		bne	.L156
1220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1673                             		.loc 1 1220 47 discriminator 1 view .LVU556
 1674 0071 60 14                   		sub	#1, r4
 1675                             	.LVL186:
1220:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1676                             		.loc 1 1220 47 discriminator 1 view .LVU557
 1677 0073 14                      		beq	.L156
1223:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1678                             		.loc 1 1223 13 is_stmt 1 view .LVU558
 1679                             	 ; 1223 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1680 0074 03                      		nop
 1681                             	 ; 0 "" 2
 1682 0075 2E F3                   		bra	.L155
 1683                             	.L156:
1225:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1684                             		.loc 1 1225 9 view .LVU559
1225:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1685                             		.loc 1 1225 12 is_stmt 0 view .LVU560
 1686 0077 61 04                   		cmp	#0, r4
 1687 0079 20 29                   		beq	.L165
1232:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1688                             		.loc 1 1232 13 is_stmt 1 view .LVU561
 1689                             	 ; 1232 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1690 007b 03                      		nop
 1691                             	 ; 0 "" 2
1196:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1692                             		.loc 1 1196 14 is_stmt 0 view .LVU562
 1693 007c 66 01                   		mov.L	#0, r1
 1694                             	.LVL187:
1196:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1695                             		.loc 1 1196 14 view .LVU563
 1696 007e 02                      		rts
 1697                             	.LVL188:
 1698                             	.L159:
1250:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1699                             		.loc 1 1250 9 is_stmt 1 view .LVU564
1250:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1700                             		.loc 1 1250 12 is_stmt 0 view .LVU565
 1701 007f 61 05                   		cmp	#0, r5
 1702 0081 20 0C                   		beq	.L166
1196:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1703                             		.loc 1 1196 14 view .LVU566
 1704 0083 66 01                   		mov.L	#0, r1
 1705                             	.LVL189:
 1706                             	.L161:
1256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1707                             		.loc 1 1256 9 is_stmt 1 view .LVU567
1256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1708                             		.loc 1 1256 41 is_stmt 0 view .LVU568
 1709 0085 4B 3E                   		add	r3, r14
 1710                             	.LVL190:
1256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1711                             		.loc 1 1256 41 view .LVU569
 1712 0087 FA E4 20 06 00          		mov.B	#0, 1568[r14]
 1713 008c 02                      		rts
 1714                             	.LVL191:
 1715                             	.L166:
1252:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1716                             		.loc 1 1252 24 view .LVU570
 1717 008d FB 1E 00 80 00          		mov.L	#0x8000, r1
 1718                             	.LVL192:
1252:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1719                             		.loc 1 1252 24 view .LVU571
 1720 0092 2E F3                   		bra	.L161
 1721                             	.LVL193:
 1722                             	.L162:
1200:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1723                             		.loc 1 1200 5 view .LVU572
 1724 0094 FB 1E 00 00 08          		mov.L	#0x80000, r1
 1725                             	.LVL194:
1200:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1726                             		.loc 1 1200 5 view .LVU573
 1727 0099 02                      		rts
 1728                             	.LVL195:
 1729                             	.L163:
1202:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1730                             		.loc 1 1202 5 view .LVU574
 1731 009a 75 41 40                		mov.L	#0x40, r1
 1732                             	.LVL196:
1202:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1733                             		.loc 1 1202 5 view .LVU575
 1734 009d 02                      		rts
 1735                             	.LVL197:
 1736                             	.L164:
1209:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1737                             		.loc 1 1209 16 view .LVU576
 1738 009e 75 41 20                		mov.L	#32, r1
 1739                             	.LVL198:
1209:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1740                             		.loc 1 1209 16 view .LVU577
 1741 00a1 02                      		rts
 1742                             	.LVL199:
 1743                             	.L165:
1227:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1744                             		.loc 1 1227 24 view .LVU578
 1745 00a2 FB 1E 00 80 00          		mov.L	#0x8000, r1
 1746                             	.LVL200:
1260:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 1747                             		.loc 1 1260 1 view .LVU579
 1748 00a7 02                      		rts
 1749                             	.LFE10:
 1751                             		.section	.text.R_CAN_RxSet,"ax",@progbits
 1752                             		.global	_R_CAN_RxSet
 1754                             	_R_CAN_RxSet:
 1755                             	.LVL201:
 1756                             	.LFB11:
1290:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 1757                             		.loc 1 1290 1 is_stmt 1 view -0
1291:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1758                             		.loc 1 1291 5 view .LVU581
1293:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1759                             		.loc 1 1293 5 view .LVU582
1295:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 1760                             		.loc 1 1295 5 view .LVU583
 1761 0000 75 52 1F                		cmp	#31, r2
 1762 0003 25 05 38 3F 01          		bgtu	.L186
1296:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1763                             		.loc 1 1296 5 view .LVU584
1296:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1764                             		.loc 1 1296 8 is_stmt 0 view .LVU585
 1765 0008 61 21                   		cmp	#2, r1
 1766 000a 25 05 38 3C 01          		bgtu	.L187
1290:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 1767                             		.loc 1 1290 1 view .LVU586
 1768 000f 7E A7                   		push.l	r7
 1769                             	.LCFI11:
1298:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1770                             		.loc 1 1298 9 is_stmt 1 view .LVU587
1298:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1771                             		.loc 1 1298 21 is_stmt 0 view .LVU588
 1772 0011 FB 72 00 00 00 00       		mov.L	#_CAN_CHANNELS, r7
 1773 0017 FE 61 75                		mov.L	[r1,r7], r5
 1774                             	.LVL202:
1306:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1775                             		.loc 1 1306 5 is_stmt 1 view .LVU589
 1776                             	.LBB22:
 1777                             	.LBI22:
1956:../src/smc_gen/r_can_rx/src/r_can_rx.c **** {
 1778                             		.loc 1 1956 10 view .LVU590
 1779                             	.LBB23:
1958:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1780                             		.loc 1 1958 5 view .LVU591
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1781                             		.loc 1 1960 5 view .LVU592
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1782                             		.loc 1 1961 5 view .LVU593
1964:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1783                             		.loc 1 1964 5 view .LVU594
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1784                             		.loc 1 1967 5 view .LVU595
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1785                             		.loc 1 1967 42 is_stmt 0 view .LVU596
 1786 001a FF 27 25                		add	r2, r5, r7
 1787 001d CE 71 20 06             		mov.B	1568[r7], r1
 1788                             	.LVL203:
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1789                             		.loc 1 1967 42 view .LVU597
 1790 0021 5B 11                   		movu.B	r1, r1
1967:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1791                             		.loc 1 1967 8 view .LVU598
 1792 0023 68 71                   		shlr	#7, r1
 1793 0025 21 15                   		bne	.L188
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1794                             		.loc 1 1981 10 is_stmt 1 view .LVU599
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1795                             		.loc 1 1981 47 is_stmt 0 view .LVU600
 1796 0027 FF 27 25                		add	r2, r5, r7
 1797 002a CE 71 20 06             		mov.B	1568[r7], r1
1981:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1798                             		.loc 1 1981 13 view .LVU601
 1799 002e FD 74 C1 40             		tst	#0x40, r1
 1800 0032 3B 9D 00                		bne	.L190
1997:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1801                             		.loc 1 1997 9 is_stmt 1 view .LVU602
 1802                             	 ; 1997 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1803 0035 03                      		nop
 1804                             	 ; 0 "" 2
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1805                             		.loc 1 1960 14 is_stmt 0 view .LVU603
 1806 0036 66 01                   		mov.L	#0, r1
 1807 0038 2E 20                   		bra	.L174
 1808                             	.L188:
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1809                             		.loc 1 1961 14 view .LVU604
 1810 003a FB 1A 00 20             		mov.L	#0x2000, r1
 1811                             	.LVL204:
 1812                             	.L170:
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1813                             		.loc 1 1970 55 view .LVU605
 1814 003e FF 2E 25                		add	r2, r5, r14
 1815 0041 CE EE 20 06             		mov.B	1568[r14], r14
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1816                             		.loc 1 1970 15 view .LVU606
 1817 0045 FD 74 CE 01             		tst	#1, r14
 1818 0049 1F                      		bne	.L172
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1819                             		.loc 1 1970 66 view .LVU607
 1820 004a 60 11                   		sub	#1, r1
 1821                             	.LVL205:
1970:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1822                             		.loc 1 1970 66 view .LVU608
 1823 004c 14                      		beq	.L172
1973:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1824                             		.loc 1 1973 13 is_stmt 1 view .LVU609
 1825                             	 ; 1973 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1826 004d 03                      		nop
 1827                             	 ; 0 "" 2
 1828 004e 2E F0                   		bra	.L170
 1829                             	.L172:
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1830                             		.loc 1 1975 9 view .LVU610
1975:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1831                             		.loc 1 1975 12 is_stmt 0 view .LVU611
 1832 0050 61 01                   		cmp	#0, r1
 1833 0052 3A 9C 00                		beq	.L189
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1834                             		.loc 1 1960 14 view .LVU612
 1835 0055 66 01                   		mov.L	#0, r1
 1836                             	.LVL206:
 1837 0057 03                      		.balign 8,3,2
 1838                             	.L174:
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 1839                             		.loc 1 2000 5 is_stmt 1 view .LVU613
2000:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 1840                             		.loc 1 2000 5 is_stmt 0 view .LVU614
 1841                             	.LBE23:
 1842                             	.LBE22:
1309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
 1843                             		.loc 1 1309 5 is_stmt 1 view .LVU615
1309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
 1844                             		.loc 1 1309 28 is_stmt 0 view .LVU616
 1845 0058 ED 5E 8B                		mov.L	556[r5], r14
1309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
 1846                             		.loc 1 1309 41 view .LVU617
 1847 005b FB 72 00 00 00 00       		mov.L	#_bit_set, r7
 1848 0061 FE 62 7F                		mov.L	[r2,r7], r15
1309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
 1849                             		.loc 1 1309 32 view .LVU618
 1850 0064 7E 0F                   		not	r15
1309:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     
 1851                             		.loc 1 1309 28 view .LVU619
 1852 0066 53 FE                   		and	r15, r14
 1853 0068 E7 5E 8B                		mov.L	r14, 556[r5]
1313:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1854                             		.loc 1 1313 5 is_stmt 1 view .LVU620
1313:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1855                             		.loc 1 1313 37 is_stmt 0 view .LVU621
 1856 006b FF 27 25                		add	r2, r5, r7
 1857 006e FA 74 20 06 00          		mov.B	#0, 1568[r7]
1317:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1858                             		.loc 1 1317 5 is_stmt 1 view .LVU622
1317:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1859                             		.loc 1 1317 12 is_stmt 0 view .LVU623
 1860 0073 FB F2 00 00 00 E0       		mov.L	#-536870912, r15
 1861 0079 53 3F                   		and	r3, r15
1317:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1862                             		.loc 1 1317 8 view .LVU624
 1863 007b 3A 81 00                		beq	.L179
1320:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1864                             		.loc 1 1320 9 is_stmt 1 view .LVU625
1320:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1865                             		.loc 1 1320 48 is_stmt 0 view .LVU626
 1866 007e 74 23 FF FF FF 1F       		and #0x1fffffff, r3
 1867                             	.LVL207:
1320:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1868                             		.loc 1 1320 42 view .LVU627
 1869 0084 FD C4 27                		shll	#4, r2, r7
 1870 0087 4B 57                   		add	r5, r7
 1871 0089 E3 73                   		mov.L	r3, [r7]
 1872                             	.L180:
1329:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1873                             		.loc 1 1329 5 is_stmt 1 view .LVU628
1329:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1874                             		.loc 1 1329 47 is_stmt 0 view .LVU629
 1875 008b DE 53 20 03             		mov.W	1600[r5], r3
 1876 008f 5F 33                   		movu.W	r3, r3
 1877 0091 68 13                   		shlr	#1, r3
1329:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1878                             		.loc 1 1329 8 view .LVU630
 1879 0093 64 33                   		and #3, r3
 1880 0095 61 23                   		cmp	#2, r3
 1881 0097 20 7F                   		beq	.L198
1343:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1882                             		.loc 1 1343 9 is_stmt 1 view .LVU631
1343:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1883                             		.loc 1 1343 45 is_stmt 0 view .LVU632
 1884 0099 FD C4 23                		shll	#4, r2, r3
 1885 009c 4B 53                   		add	r5, r3
 1886 009e EC 37                   		mov.L	[r3], r7
 1887 00a0 7B F7                   		bclr	#31, r7
 1888 00a2 E3 37                   		mov.L	r7, [r3]
 1889                             	.L183:
1347:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1890                             		.loc 1 1347 5 is_stmt 1 view .LVU633
1347:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 1891                             		.loc 1 1347 8 is_stmt 0 view .LVU634
 1892 00a4 61 14                   		cmp	#1, r4
 1893 00a6 3A 90 00                		beq	.L199
1353:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1894                             		.loc 1 1353 9 is_stmt 1 view .LVU635
1353:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1895                             		.loc 1 1353 45 is_stmt 0 view .LVU636
 1896 00a9 FD C4 24                		shll	#4, r2, r4
 1897                             	.LVL208:
1353:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1898                             		.loc 1 1353 45 view .LVU637
 1899 00ac 4B 54                   		add	r5, r4
 1900 00ae EC 47                   		mov.L	[r4], r7
 1901 00b0 7B E7                   		bclr	#30, r7
 1902 00b2 E3 47                   		mov.L	r7, [r4]
 1903                             	.L185:
1358:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 1904                             		.loc 1 1358 9 is_stmt 1 view .LVU638
1358:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 1905                             		.loc 1 1358 32 is_stmt 0 view .LVU639
 1906 00b4 ED 54 8B                		mov.L	556[r5], r4
1358:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 1907                             		.loc 1 1358 43 view .LVU640
 1908 00b7 FB 72 00 00 00 00       		mov.L	#_bit_set, r7
 1909 00bd FE 62 77                		mov.L	[r2,r7], r7
1358:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     #endif
 1910                             		.loc 1 1358 32 view .LVU641
 1911 00c0 57 74                   		or	r7, r4
 1912 00c2 E7 54 8B                		mov.L	r4, 556[r5]
1362:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1913                             		.loc 1 1362 5 is_stmt 1 view .LVU642
1362:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1914                             		.loc 1 1362 37 is_stmt 0 view .LVU643
 1915 00c5 4B 25                   		add	r2, r5
 1916                             	.LVL209:
1362:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1917                             		.loc 1 1362 37 view .LVU644
 1918 00c7 FA 54 20 06 40          		mov.B	#0x40, 1568[r5]
1364:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 1919                             		.loc 1 1364 5 is_stmt 1 view .LVU645
1365:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 1920                             		.loc 1 1365 1 is_stmt 0 view .LVU646
 1921 00cc 3F 77 01                		rtsd	#4, r7-r7
 1922                             	.LVL210:
 1923                             	.L190:
 1924                             	.LBB25:
 1925                             	.LBB24:
1961:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 1926                             		.loc 1 1961 14 view .LVU647
 1927 00cf FB 1A 00 20             		mov.L	#0x2000, r1
 1928                             	.LVL211:
 1929                             	.L175:
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1930                             		.loc 1 1984 55 view .LVU648
 1931 00d3 FF 2E 25                		add	r2, r5, r14
 1932 00d6 CE EE 20 06             		mov.B	1568[r14], r14
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1933                             		.loc 1 1984 15 view .LVU649
 1934 00da FD 74 CE 02             		tst	#2, r14
 1935 00de 17                      		beq	.L177
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1936                             		.loc 1 1984 67 view .LVU650
 1937 00df 60 11                   		sub	#1, r1
 1938                             	.LVL212:
1984:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1939                             		.loc 1 1984 67 view .LVU651
 1940 00e1 14                      		beq	.L177
1987:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1941                             		.loc 1 1987 13 is_stmt 1 view .LVU652
 1942                             	 ; 1987 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 1943 00e2 03                      		nop
 1944                             	 ; 0 "" 2
 1945 00e3 2E F0                   		bra	.L175
 1946                             	.L177:
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1947                             		.loc 1 1989 9 view .LVU653
1989:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1948                             		.loc 1 1989 12 is_stmt 0 view .LVU654
 1949 00e5 61 01                   		cmp	#0, r1
 1950 00e7 20 0E                   		beq	.L191
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1951                             		.loc 1 1960 14 view .LVU655
 1952 00e9 66 01                   		mov.L	#0, r1
 1953                             	.LVL213:
1960:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t can_tmo_cnt    = MAX_CAN_SW_DELAY;
 1954                             		.loc 1 1960 14 view .LVU656
 1955 00eb 38 6D FF                		bra	.L174
 1956                             	.LVL214:
 1957                             	.L189:
1977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1958                             		.loc 1 1977 24 view .LVU657
 1959 00ee FB 1A 00 20             		mov.L	#0x2000, r1
 1960                             	.LVL215:
1977:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1961                             		.loc 1 1977 24 view .LVU658
 1962 00f2 38 66 FF                		bra	.L174
 1963                             	.LVL216:
 1964                             	.L191:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1965                             		.loc 1 1991 24 view .LVU659
 1966 00f5 FB 1A 00 40             		mov.L	#0x4000, r1
 1967                             	.LVL217:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1968                             		.loc 1 1991 24 view .LVU660
 1969 00f9 38 5F FF                		bra	.L174
 1970                             	.LVL218:
 1971                             	.L179:
1991:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1972                             		.loc 1 1991 24 view .LVU661
 1973                             	.LBE24:
 1974                             	.LBE25:
1325:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1975                             		.loc 1 1325 9 is_stmt 1 view .LVU662
1325:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1976                             		.loc 1 1325 45 is_stmt 0 view .LVU663
 1977 00fc FD C4 2E                		shll	#4, r2, r14
 1978 00ff 4B 5E                   		add	r5, r14
 1979 0101 EC E7                   		mov.L	[r14], r7
 1980 0103 76 23 FF 07             		and #0x7ff, r3
 1981                             	.LVL219:
1325:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 1982                             		.loc 1 1325 45 view .LVU664
 1983 0107 6D 23                   		shll	#18, r3
 1984 0109 74 27 FF FF 03 E0       		and #-536608769, r7
 1985 010f 57 73                   		or	r7, r3
 1986 0111 E3 E3                   		mov.L	r3, [r14]
 1987 0113 38 78 FF                		bra	.L180
 1988                             	.L198:
1331:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1989                             		.loc 1 1331 9 is_stmt 1 view .LVU665
1331:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 1990                             		.loc 1 1331 12 is_stmt 0 view .LVU666
 1991 0116 61 0F                   		cmp	#0, r15
 1992 0118 20 10                   		beq	.L182
1333:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1993                             		.loc 1 1333 13 is_stmt 1 view .LVU667
1333:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 1994                             		.loc 1 1333 49 is_stmt 0 view .LVU668
 1995 011a FD C4 27                		shll	#4, r2, r7
 1996 011d 4B 57                   		add	r5, r7
 1997 011f EC 73                   		mov.L	[r7], r3
 1998 0121 79 F3                   		bset	#31, r3
 1999 0123 E3 73                   		mov.L	r3, [r7]
 2000 0125 38 7F FF                		bra	.L183
 2001                             	.L182:
1337:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2002                             		.loc 1 1337 13 is_stmt 1 view .LVU669
1337:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2003                             		.loc 1 1337 49 is_stmt 0 view .LVU670
 2004 0128 FD C4 27                		shll	#4, r2, r7
 2005 012b 4B 57                   		add	r5, r7
 2006 012d EC 73                   		mov.L	[r7], r3
 2007 012f 7B F3                   		bclr	#31, r3
 2008 0131 E3 73                   		mov.L	r3, [r7]
 2009 0133 38 71 FF                		bra	.L183
 2010                             	.L199:
1349:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2011                             		.loc 1 1349 9 is_stmt 1 view .LVU671
1349:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2012                             		.loc 1 1349 45 is_stmt 0 view .LVU672
 2013 0136 FD C4 27                		shll	#4, r2, r7
 2014 0139 4B 57                   		add	r5, r7
 2015 013b EC 74                   		mov.L	[r7], r4
 2016                             	.LVL220:
1349:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2017                             		.loc 1 1349 45 view .LVU673
 2018 013d 79 E4                   		bset	#30, r4
 2019 013f E3 74                   		mov.L	r4, [r7]
 2020 0141 38 73 FF                		bra	.L185
 2021                             	.LVL221:
 2022                             	.L186:
 2023                             	.LCFI12:
1295:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 2024                             		.loc 1 1295 5 view .LVU674
 2025 0144 75 41 40                		mov.L	#0x40, r1
 2026                             	.LVL222:
1295:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 2027                             		.loc 1 1295 5 view .LVU675
 2028 0147 02                      		rts
 2029                             	.LVL223:
 2030                             	.L187:
1302:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2031                             		.loc 1 1302 16 view .LVU676
 2032 0148 75 41 20                		mov.L	#32, r1
 2033                             	.LVL224:
1365:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2034                             		.loc 1 1365 1 view .LVU677
 2035 014b 02                      		rts
 2036                             	.LFE11:
 2038 014c 76 10 01 00             		.section	.text.R_CAN_RxSetFIFO,"ax",@progbits
 2039                             		.global	_R_CAN_RxSetFIFO
 2041                             	_R_CAN_RxSetFIFO:
 2042                             	.LVL225:
 2043                             	.LFB12:
1403:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2044                             		.loc 1 1403 1 is_stmt 1 view -0
1403:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2045                             		.loc 1 1403 1 is_stmt 0 view .LVU679
 2046 0000 6E 6C                   		pushm	r6-r12
 2047                             	.LCFI13:
1403:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2048                             		.loc 1 1403 1 view .LVU680
 2049 0002 71 00 F0                		add	#-16, r0
 2050                             	.LCFI14:
 2051 0005 75 47 30                		mov.L	#48, r7
 2052 0008 4B 07                   		add	r0, r7
 2053 000a EC 76                   		mov.L	[r7], r6
 2054 000c ED 79 01                		mov.L	4[r7], r9
 2055 000f ED 7B 02                		mov.L	8[r7], r11
 2056 0012 ED 7C 03                		mov.L	12[r7], r12
1404:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2057                             		.loc 1 1404 5 is_stmt 1 view .LVU681
1406:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2058                             		.loc 1 1406 5 view .LVU682
 2059                             	.LVL226:
1409:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2060                             		.loc 1 1409 5 view .LVU683
 2061 0015 61 12                   		cmp	#1, r2
 2062 0017 25 05 38 DF 01          		bgtu	.L220
1412:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2063                             		.loc 1 1412 5 view .LVU684
1412:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2064                             		.loc 1 1412 8 is_stmt 0 view .LVU685
 2065 001c 3B E4 01                		bne	.L221
1418:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2066                             		.loc 1 1418 5 is_stmt 1 view .LVU686
1418:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2067                             		.loc 1 1418 24 is_stmt 0 view .LVU687
 2068 001f 71 33 E4                		add	#-28, r3
 2069                             	.LVL227:
1418:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2070                             		.loc 1 1418 8 view .LVU688
 2071 0022 61 33                   		cmp	#3, r3
 2072 0024 25 05 38 E1 01          		bgtu	.L222
1423:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2073                             		.loc 1 1423 5 is_stmt 1 view .LVU689
1423:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2074                             		.loc 1 1423 8 is_stmt 0 view .LVU690
 2075 0029 61 21                   		cmp	#2, r1
 2076 002b 25 05 38 DF 01          		bgtu	.L223
 2077 0030 EF 4A                   		mov.L	r4, r10
1425:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2078                             		.loc 1 1425 9 is_stmt 1 view .LVU691
1425:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2079                             		.loc 1 1425 21 is_stmt 0 view .LVU692
 2080 0032 FB 72 00 00 00 00       		mov.L	#_CAN_CHANNELS, r7
 2081 0038 FE 61 77                		mov.L	[r1,r7], r7
 2082                             	.LVL228:
1433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2083                             		.loc 1 1433 5 is_stmt 1 view .LVU693
1433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2084                             		.loc 1 1433 44 is_stmt 0 view .LVU694
 2085 003b DE 75 20 03             		mov.W	1600[r7], r5
 2086 003f 5F 55                   		movu.W	r5, r5
 2087 0041 68 85                   		shlr	#8, r5
1433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2088                             		.loc 1 1433 8 view .LVU695
 2089 0043 64 35                   		and #3, r5
 2090 0045 61 15                   		cmp	#1, r5
 2091 0047 20 11                   		beq	.L202
1433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2092                             		.loc 1 1433 88 discriminator 1 view .LVU696
 2093 0049 DE 75 20 03             		mov.W	1600[r7], r5
 2094 004d 5F 55                   		movu.W	r5, r5
 2095 004f 68 85                   		shlr	#8, r5
1433:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2096                             		.loc 1 1433 51 discriminator 1 view .LVU697
 2097 0051 64 35                   		and #3, r5
 2098 0053 61 25                   		cmp	#2, r5
 2099 0055 3B CE 00                		bne	.L225
 2100                             	.LVL229:
 2101                             	.L202:
1441:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2102                             		.loc 1 1441 5 is_stmt 1 view .LVU698
1441:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2103                             		.loc 1 1441 36 is_stmt 0 view .LVU699
 2104 0058 CE 75 48 06             		mov.B	1608[r7], r5
1441:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2105                             		.loc 1 1441 8 view .LVU700
 2106 005c FD 74 C5 01             		tst	#1, r5
 2107 0060 21 0F                   		bne	.L203
1441:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2108                             		.loc 1 1441 72 discriminator 1 view .LVU701
 2109 0062 CE 75 48 06             		mov.B	1608[r7], r5
 2110 0066 5B 55                   		movu.B	r5, r5
1441:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2111                             		.loc 1 1441 42 discriminator 1 view .LVU702
 2112 0068 68 75                   		shlr	#7, r5
 2113 006a 61 15                   		cmp	#1, r5
 2114 006c 3A C0 00                		beq	.L226
 2115                             	.L203:
1448:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2116                             		.loc 1 1448 5 is_stmt 1 view .LVU703
1448:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2117                             		.loc 1 1448 8 is_stmt 0 view .LVU704
 2118 006f 61 19                   		cmp	#1, r9
 2119 0071 3A C6 00                		beq	.L227
1455:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.RTR = 0;
 2120                             		.loc 1 1455 9 is_stmt 1 view .LVU705
1455:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.RTR = 0;
 2121                             		.loc 1 1455 37 is_stmt 0 view .LVU706
 2122 0074 ED 75 88                		mov.L	544[r7], r5
 2123 0077 7B E5                   		bclr	#30, r5
 2124 0079 E7 75 88                		mov.L	r5, 544[r7]
1456:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2125                             		.loc 1 1456 9 is_stmt 1 view .LVU707
1456:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2126                             		.loc 1 1456 37 is_stmt 0 view .LVU708
 2127 007c ED 75 89                		mov.L	548[r7], r5
 2128 007f 7B E5                   		bclr	#30, r5
 2129 0081 E7 75 89                		mov.L	r5, 548[r7]
 2130                             	.L205:
1461:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2131                             		.loc 1 1461 5 is_stmt 1 view .LVU709
1461:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2132                             		.loc 1 1461 22 is_stmt 0 view .LVU710
 2133 0084 FB 32 00 00 00 E0       		mov.L	#-536870912, r3
 2134 008a 53 A3                   		and	r10, r3
1461:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2135                             		.loc 1 1461 8 view .LVU711
 2136 008c 3A BE 00                		beq	.L206
1464:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2137                             		.loc 1 1464 9 is_stmt 1 view .LVU712
1464:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2138                             		.loc 1 1464 50 is_stmt 0 view .LVU713
 2139 008f 74 2A FF FF FF 1F       		and #0x1fffffff, r10
 2140                             	.LVL230:
1464:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2141                             		.loc 1 1464 34 view .LVU714
 2142 0095 E7 7A 88                		mov.L	r10, 544[r7]
 2143                             	.L207:
1473:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2144                             		.loc 1 1473 5 is_stmt 1 view .LVU715
1473:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2145                             		.loc 1 1473 47 is_stmt 0 view .LVU716
 2146 0098 DE 7A 20 03             		mov.W	1600[r7], r10
 2147 009c 5F AA                   		movu.W	r10, r10
 2148 009e 68 1A                   		shlr	#1, r10
1473:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2149                             		.loc 1 1473 8 view .LVU717
 2150 00a0 64 3A                   		and #3, r10
 2151 00a2 61 2A                   		cmp	#2, r10
 2152 00a4 3A BD 00                		beq	.L228
1489:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2153                             		.loc 1 1489 9 is_stmt 1 view .LVU718
1489:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2154                             		.loc 1 1489 37 is_stmt 0 view .LVU719
 2155 00a7 ED 7A 88                		mov.L	544[r7], r10
 2156 00aa 7B FA                   		bclr	#31, r10
 2157 00ac E7 7A 88                		mov.L	r10, 544[r7]
 2158                             	.L210:
1493:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2159                             		.loc 1 1493 5 is_stmt 1 view .LVU720
1493:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2160                             		.loc 1 1493 22 is_stmt 0 view .LVU721
 2161 00af FB 52 00 00 00 E0       		mov.L	#-536870912, r5
 2162 00b5 53 65                   		and	r6, r5
1493:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2163                             		.loc 1 1493 8 view .LVU722
 2164 00b7 3A C4 00                		beq	.L211
1496:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2165                             		.loc 1 1496 9 is_stmt 1 view .LVU723
1496:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2166                             		.loc 1 1496 50 is_stmt 0 view .LVU724
 2167 00ba 74 26 FF FF FF 1F       		and #0x1fffffff, r6
1496:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2168                             		.loc 1 1496 34 view .LVU725
 2169 00c0 E7 76 89                		mov.L	r6, 548[r7]
 2170                             	.L212:
1505:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2171                             		.loc 1 1505 5 is_stmt 1 view .LVU726
1505:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2172                             		.loc 1 1505 47 is_stmt 0 view .LVU727
 2173 00c3 DE 7A 20 03             		mov.W	1600[r7], r10
 2174 00c7 5F AA                   		movu.W	r10, r10
 2175 00c9 68 1A                   		shlr	#1, r10
1505:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2176                             		.loc 1 1505 8 view .LVU728
 2177 00cb 64 3A                   		and #3, r10
 2178 00cd 61 2A                   		cmp	#2, r10
 2179 00cf 3A C3 00                		beq	.L229
1521:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2180                             		.loc 1 1521 9 is_stmt 1 view .LVU729
1521:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2181                             		.loc 1 1521 37 is_stmt 0 view .LVU730
 2182 00d2 ED 7A 89                		mov.L	548[r7], r10
 2183 00d5 7B FA                   		bclr	#31, r10
 2184 00d7 E7 7A 89                		mov.L	r10, 548[r7]
 2185                             	.L215:
1524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2186                             		.loc 1 1524 5 is_stmt 1 view .LVU731
1524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2187                             		.loc 1 1524 46 is_stmt 0 view .LVU732
 2188 00da DE 7A 20 03             		mov.W	1600[r7], r10
 2189 00de 5F AA                   		movu.W	r10, r10
 2190 00e0 68 1A                   		shlr	#1, r10
1524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2191                             		.loc 1 1524 8 view .LVU733
 2192 00e2 64 3A                   		and #3, r10
 2193 00e4 61 1A                   		cmp	#1, r10
 2194 00e6 3A C6 00                		beq	.L216
1524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2195                             		.loc 1 1524 95 discriminator 1 view .LVU734
 2196 00e9 DE 7A 20 03             		mov.W	1600[r7], r10
 2197 00ed 5F AA                   		movu.W	r10, r10
 2198 00ef 68 1A                   		shlr	#1, r10
1524:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2199                             		.loc 1 1524 53 discriminator 1 view .LVU735
 2200 00f1 64 3A                   		and #3, r10
 2201 00f3 61 2A                   		cmp	#2, r10
 2202 00f5 3A B7 00                		beq	.L216
1533:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].BIT.SID = mkr7_value; /* Set SID 11-bit mask value in mask register 7. 
 2203                             		.loc 1 1533 9 is_stmt 1 view .LVU736
1533:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].BIT.SID = mkr7_value; /* Set SID 11-bit mask value in mask register 7. 
 2204                             		.loc 1 1533 37 is_stmt 0 view .LVU737
 2205 00f8 ED 7A 86                		mov.L	536[r7], r10
 2206 00fb 76 2B FF 07             		and #0x7ff, r11
 2207 00ff 6D 2B                   		shll	#18, r11
 2208 0101 74 2A FF FF 03 E0       		and #-536608769, r10
 2209 0107 57 AB                   		or	r10, r11
 2210 0109 E7 7B 86                		mov.L	r11, 536[r7]
1534:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2211                             		.loc 1 1534 9 is_stmt 1 view .LVU738
1534:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2212                             		.loc 1 1534 37 is_stmt 0 view .LVU739
 2213 010c ED 7A 87                		mov.L	540[r7], r10
 2214 010f 76 2C FF 07             		and #0x7ff, r12
 2215 0113 6D 2C                   		shll	#18, r12
 2216 0115 74 2A FF FF 03 E0       		and #-536608769, r10
 2217 011b 57 AC                   		or	r10, r12
 2218 011d E7 7C 87                		mov.L	r12, 540[r7]
 2219 0120 38 9E 00                		bra	.L218
 2220                             	.LVL231:
 2221                             	.L225:
1436:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2222                             		.loc 1 1436 9 is_stmt 1 view .LVU740
 2223 0123 66 52                   		mov.L	#5, r2
 2224                             	.LVL232:
1436:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2225                             		.loc 1 1436 9 is_stmt 0 view .LVU741
 2226 0125 05 00 00 00             		bsr	_R_CAN_Control
 2227                             	.LVL233:
1436:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2228                             		.loc 1 1436 9 view .LVU742
 2229 0129 38 2F FF                		bra	.L202
 2230                             	.L226:
1444:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2231                             		.loc 1 1444 9 is_stmt 1 view .LVU743
1444:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2232                             		.loc 1 1444 32 is_stmt 0 view .LVU744
 2233 012c ED 75 8B                		mov.L	556[r7], r5
 2234 012f 7B C5                   		bclr	#28, r5
 2235 0131 E7 75 8B                		mov.L	r5, 556[r7]
 2236 0134 38 3B FF                		bra	.L203
 2237                             	.L227:
1450:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.RTR = 1;
 2238                             		.loc 1 1450 9 is_stmt 1 view .LVU745
1450:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->FIDCR1.BIT.RTR = 1;
 2239                             		.loc 1 1450 37 is_stmt 0 view .LVU746
 2240 0137 ED 75 88                		mov.L	544[r7], r5
 2241 013a 79 E5                   		bset	#30, r5
 2242 013c E7 75 88                		mov.L	r5, 544[r7]
1451:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2243                             		.loc 1 1451 9 is_stmt 1 view .LVU747
1451:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2244                             		.loc 1 1451 37 is_stmt 0 view .LVU748
 2245 013f ED 75 89                		mov.L	548[r7], r5
 2246 0142 79 E5                   		bset	#30, r5
 2247 0144 E7 75 89                		mov.L	r5, 548[r7]
 2248 0147 38 3D FF                		bra	.L205
 2249                             	.L206:
1469:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2250                             		.loc 1 1469 9 is_stmt 1 view .LVU749
1469:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2251                             		.loc 1 1469 37 is_stmt 0 view .LVU750
 2252 014a ED 75 88                		mov.L	544[r7], r5
 2253 014d 76 2A FF 07             		and #0x7ff, r10
 2254                             	.LVL234:
1469:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2255                             		.loc 1 1469 37 view .LVU751
 2256 0151 6D 2A                   		shll	#18, r10
 2257 0153 74 25 FF FF 03 E0       		and #-536608769, r5
 2258 0159 57 5A                   		or	r5, r10
 2259 015b E7 7A 88                		mov.L	r10, 544[r7]
 2260 015e 38 3A FF                		bra	.L207
 2261                             	.L228:
1475:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2262                             		.loc 1 1475 9 is_stmt 1 view .LVU752
1475:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2263                             		.loc 1 1475 12 is_stmt 0 view .LVU753
 2264 0161 61 03                   		cmp	#0, r3
 2265 0163 20 0D                   		beq	.L209
1478:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2266                             		.loc 1 1478 9 is_stmt 1 view .LVU754
1478:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2267                             		.loc 1 1478 37 is_stmt 0 view .LVU755
 2268 0165 ED 7A 88                		mov.L	544[r7], r10
 2269 0168 79 FA                   		bset	#31, r10
 2270 016a E7 7A 88                		mov.L	r10, 544[r7]
 2271 016d 38 42 FF                		bra	.L210
 2272                             	.L209:
1483:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2273                             		.loc 1 1483 9 is_stmt 1 view .LVU756
1483:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2274                             		.loc 1 1483 37 is_stmt 0 view .LVU757
 2275 0170 ED 7A 88                		mov.L	544[r7], r10
 2276 0173 7B FA                   		bclr	#31, r10
 2277 0175 E7 7A 88                		mov.L	r10, 544[r7]
 2278 0178 38 37 FF                		bra	.L210
 2279                             	.L211:
1501:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2280                             		.loc 1 1501 9 is_stmt 1 view .LVU758
1501:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2281                             		.loc 1 1501 37 is_stmt 0 view .LVU759
 2282 017b ED 7A 89                		mov.L	548[r7], r10
 2283 017e 76 26 FF 07             		and #0x7ff, r6
 2284 0182 6D 26                   		shll	#18, r6
 2285 0184 74 2A FF FF 03 E0       		and #-536608769, r10
 2286 018a 57 A6                   		or	r10, r6
 2287 018c E7 76 89                		mov.L	r6, 548[r7]
 2288 018f 38 34 FF                		bra	.L212
 2289                             	.L229:
1507:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2290                             		.loc 1 1507 9 is_stmt 1 view .LVU760
1507:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2291                             		.loc 1 1507 12 is_stmt 0 view .LVU761
 2292 0192 61 05                   		cmp	#0, r5
 2293 0194 20 0D                   		beq	.L214
1510:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2294                             		.loc 1 1510 9 is_stmt 1 view .LVU762
1510:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2295                             		.loc 1 1510 37 is_stmt 0 view .LVU763
 2296 0196 ED 7A 89                		mov.L	548[r7], r10
 2297 0199 79 FA                   		bset	#31, r10
 2298 019b E7 7A 89                		mov.L	r10, 548[r7]
 2299 019e 38 3C FF                		bra	.L215
 2300                             	.L214:
1515:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2301                             		.loc 1 1515 9 is_stmt 1 view .LVU764
1515:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2302                             		.loc 1 1515 37 is_stmt 0 view .LVU765
 2303 01a1 ED 7A 89                		mov.L	548[r7], r10
 2304 01a4 7B FA                   		bclr	#31, r10
 2305 01a6 E7 7A 89                		mov.L	r10, 548[r7]
 2306 01a9 38 31 FF                		bra	.L215
 2307                             	.L216:
1527:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].LONG = (mkr7_value & (~XID_MASK)); /* Set XID 29-bit mask value in mask
 2308                             		.loc 1 1527 9 is_stmt 1 view .LVU766
1527:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].LONG = (mkr7_value & (~XID_MASK)); /* Set XID 29-bit mask value in mask
 2309                             		.loc 1 1527 48 is_stmt 0 view .LVU767
 2310 01ac 74 2B FF FF FF 1F       		and #0x1fffffff, r11
1527:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         can_block_p->MKR[7].LONG = (mkr7_value & (~XID_MASK)); /* Set XID 29-bit mask value in mask
 2311                             		.loc 1 1527 34 view .LVU768
 2312 01b2 E7 7B 86                		mov.L	r11, 536[r7]
1528:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2313                             		.loc 1 1528 9 is_stmt 1 view .LVU769
1528:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2314                             		.loc 1 1528 48 is_stmt 0 view .LVU770
 2315 01b5 74 2C FF FF FF 1F       		and #0x1fffffff, r12
1528:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2316                             		.loc 1 1528 34 view .LVU771
 2317 01bb E7 7C 87                		mov.L	r12, 540[r7]
 2318                             	.L218:
1539:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2319                             		.loc 1 1539 5 is_stmt 1 view .LVU772
1539:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2320                             		.loc 1 1539 30 is_stmt 0 view .LVU773
 2321 01be ED 7A 8A                		mov.L	552[r7], r10
 2322 01c1 74 2A FF FF FF 00       		and #0xffffff, r10
 2323 01c7 E7 7A 8A                		mov.L	r10, 552[r7]
1544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2324                             		.loc 1 1544 9 is_stmt 1 view .LVU774
1544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2325                             		.loc 1 1544 40 is_stmt 0 view .LVU775
 2326 01ca CE 75 48 06             		mov.B	1608[r7], r5
1544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2327                             		.loc 1 1544 12 view .LVU776
 2328 01ce FD 74 C5 01             		tst	#1, r5
 2329 01d2 21 0E                   		bne	.L219
1544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2330                             		.loc 1 1544 76 discriminator 1 view .LVU777
 2331 01d4 CE 7A 48 06             		mov.B	1608[r7], r10
 2332 01d8 5B AA                   		movu.B	r10, r10
1544:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2333                             		.loc 1 1544 46 discriminator 1 view .LVU778
 2334 01da 68 7A                   		shlr	#7, r10
 2335 01dc 61 1A                   		cmp	#1, r10
 2336 01de 20 10                   		beq	.L230
 2337                             	.L219:
1558:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2338                             		.loc 1 1558 5 is_stmt 1 view .LVU779
1558:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2339                             		.loc 1 1558 31 is_stmt 0 view .LVU780
 2340 01e0 CE 7A 48 06             		mov.B	1608[r7], r10
 2341 01e4 78 0A                   		bset	#0, r10
 2342 01e6 CB 7A 48 06             		mov.B	r10, 1608[r7]
1560:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 2343                             		.loc 1 1560 5 is_stmt 1 view .LVU781
1560:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 2344                             		.loc 1 1560 12 is_stmt 0 view .LVU782
 2345 01ea 66 01                   		mov.L	#0, r1
 2346 01ec 2E 11                   		bra	.L200
 2347                             	.L230:
1547:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2348                             		.loc 1 1547 13 is_stmt 1 view .LVU783
1547:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2349                             		.loc 1 1547 36 is_stmt 0 view .LVU784
 2350 01ee ED 7A 8B                		mov.L	556[r7], r10
 2351 01f1 79 CA                   		bset	#28, r10
 2352 01f3 E7 7A 8B                		mov.L	r10, 556[r7]
1550:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2353                             		.loc 1 1550 13 is_stmt 1 view .LVU785
 2354 01f6 2E EA                   		bra	.L219
 2355                             	.LVL235:
 2356                             	.L220:
1409:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2357                             		.loc 1 1409 5 is_stmt 0 view .LVU786
 2358 01f8 FB 1E 00 00 08          		mov.L	#0x80000, r1
 2359                             	.LVL236:
 2360                             		.balign 8,3,2
 2361                             	.L200:
1561:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2362                             		.loc 1 1561 1 view .LVU787
 2363 01fd 3F 6C 0B                		rtsd	#44, r6-r12
 2364                             	.LVL237:
 2365                             	.L221:
1414:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2366                             		.loc 1 1414 16 view .LVU788
 2367 0200 FB 1E 00 00 01          		mov.L	#0x10000, r1
 2368                             	.LVL238:
1414:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2369                             		.loc 1 1414 16 view .LVU789
 2370 0205 2E F8                   		bra	.L200
 2371                             	.LVL239:
 2372                             	.L222:
1420:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2373                             		.loc 1 1420 16 view .LVU790
 2374 0207 75 41 40                		mov.L	#0x40, r1
 2375                             	.LVL240:
1420:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2376                             		.loc 1 1420 16 view .LVU791
 2377 020a 2E F3                   		bra	.L200
 2378                             	.LVL241:
 2379                             	.L223:
1429:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2380                             		.loc 1 1429 16 view .LVU792
 2381 020c 75 41 20                		mov.L	#32, r1
 2382                             	.LVL242:
1429:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2383                             		.loc 1 1429 16 view .LVU793
 2384 020f 2E EE                   		bra	.L200
 2385                             	.LFE12:
 2387 0211 FD 70 40 00 00 00 80    		.section	.text.R_CAN_RxSetXid,"ax",@progbits
 2388                             		.global	_R_CAN_RxSetXid
 2390                             	_R_CAN_RxSetXid:
 2391                             	.LVL243:
 2392                             	.LFB13:
1591:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Add the Xid bit so that 29-bit ID will be used by R_CAN_RxSet(). */
 2393                             		.loc 1 1591 1 is_stmt 1 view -0
1593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 2394                             		.loc 1 1593 5 view .LVU795
1593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 2395                             		.loc 1 1593 13 is_stmt 0 view .LVU796
 2396 0000 74 33 00 00 00 E0       		or	#-536870912, r3
 2397                             	.LVL244:
1593:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 2398                             		.loc 1 1593 13 view .LVU797
 2399 0006 05 00 00 00             		bsr	_R_CAN_RxSet
 2400                             	.LVL245:
1594:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2401                             		.loc 1 1594 1 view .LVU798
 2402 000a 02                      		rts
 2403                             	.LFE13:
 2405                             		.section	.text.R_CAN_RxSetFIFOXid,"ax",@progbits
 2406                             		.global	_R_CAN_RxSetFIFOXid
 2408                             	_R_CAN_RxSetFIFOXid:
 2409                             	.LVL246:
 2410                             	.LFB14:
1632:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Add the Xid bit so that 29-bit ID will be used by R_CAN_RxSetFIFO(). */
 2411                             		.loc 1 1632 1 is_stmt 1 view -0
1632:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Add the Xid bit so that 29-bit ID will be used by R_CAN_RxSetFIFO(). */
 2412                             		.loc 1 1632 1 is_stmt 0 view .LVU800
 2413 0000 7E A7                   		push.l	r7
 2414                             	.LCFI15:
1632:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     /* Add the Xid bit so that 29-bit ID will be used by R_CAN_RxSetFIFO(). */
 2415                             		.loc 1 1632 1 view .LVU801
 2416 0002 71 00 E0                		add	#-32, r0
 2417                             	.LCFI16:
 2418 0005 75 47 28                		mov.L	#40, r7
 2419 0008 4B 07                   		add	r0, r7
 2420 000a EC 75                   		mov.L	[r7], r5
1634:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             (xfidcr1_value | XID_MASK), frame_type, mkr6_value, mkr7_value));
 2421                             		.loc 1 1634 5 is_stmt 1 view .LVU802
1634:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             (xfidcr1_value | XID_MASK), frame_type, mkr6_value, mkr7_value));
 2422                             		.loc 1 1634 13 is_stmt 0 view .LVU803
 2423 000c E5 70 03 03             		mov.L	12[r7], 12[r0]
 2424 0010 E5 70 02 02             		mov.L	8[r7], 8[r0]
 2425 0014 E5 70 01 01             		mov.L	4[r7], 4[r0]
 2426 0018 74 35 00 00 00 E0       		or	#-536870912, r5
 2427 001e E3 05                   		mov.L	r5, [r0]
 2428 0020 74 34 00 00 00 E0       		or	#-536870912, r4
 2429                             	.LVL247:
1634:../src/smc_gen/r_can_rx/src/r_can_rx.c ****                             (xfidcr1_value | XID_MASK), frame_type, mkr6_value, mkr7_value));
 2430                             		.loc 1 1634 13 view .LVU804
 2431 0026 05 00 00 00             		bsr	_R_CAN_RxSetFIFO
 2432                             	.LVL248:
1636:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2433                             		.loc 1 1636 1 view .LVU805
 2434 002a 3F 77 09                		rtsd	#36, r7-r7
 2435                             	.LFE14:
 2437                             		.section	.text.R_CAN_RxPoll,"ax",@progbits
 2438                             		.global	_R_CAN_RxPoll
 2440                             	_R_CAN_RxPoll:
 2441                             	.LVL249:
 2442                             	.LFB15:
1662:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2443                             		.loc 1 1662 1 is_stmt 1 view -0
1663:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2444                             		.loc 1 1663 5 view .LVU807
1665:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t poll_delay = MAX_CANREG_POLLCYCLES;
 2445                             		.loc 1 1665 5 view .LVU808
1666:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2446                             		.loc 1 1666 5 view .LVU809
1668:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 2447                             		.loc 1 1668 5 view .LVU810
 2448 0000 75 52 1F                		cmp	#31, r2
 2449 0003 24 37                   		bgtu	.L239
1669:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2450                             		.loc 1 1669 5 view .LVU811
1669:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2451                             		.loc 1 1669 8 is_stmt 0 view .LVU812
 2452 0005 61 21                   		cmp	#2, r1
 2453 0007 24 37                   		bgtu	.L240
1671:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2454                             		.loc 1 1671 9 is_stmt 1 view .LVU813
1671:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2455                             		.loc 1 1671 21 is_stmt 0 view .LVU814
 2456 0009 FB 52 00 00 00 00       		mov.L	#_CAN_CHANNELS, r5
 2457 000f FE 61 53                		mov.L	[r1,r5], r3
 2458                             	.LVL250:
1680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2459                             		.loc 1 1680 5 is_stmt 1 view .LVU815
1666:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2460                             		.loc 1 1666 14 is_stmt 0 view .LVU816
 2461 0012 66 55                   		mov.L	#5, r5
 2462                             	.LVL251:
 2463                             	.L236:
1680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2464                             		.loc 1 1680 46 view .LVU817
 2465 0014 FF 24 23                		add	r2, r3, r4
 2466 0017 CE 44 20 06             		mov.B	1568[r4], r4
1680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2467                             		.loc 1 1680 11 view .LVU818
 2468 001b FD 74 C4 02             		tst	#2, r4
 2469 001f 10                      		beq	.L237
1680:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2470                             		.loc 1 1680 58 discriminator 1 view .LVU819
 2471 0020 61 05                   		cmp	#0, r5
 2472 0022 15                      		beq	.L237
1682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2473                             		.loc 1 1682 9 is_stmt 1 view .LVU820
1682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2474                             		.loc 1 1682 19 is_stmt 0 view .LVU821
 2475 0023 60 15                   		sub	#1, r5
 2476                             	.LVL252:
1682:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2477                             		.loc 1 1682 19 view .LVU822
 2478 0025 2E EF                   		bra	.L236
 2479                             	.L237:
1685:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2480                             		.loc 1 1685 5 is_stmt 1 view .LVU823
1685:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2481                             		.loc 1 1685 8 is_stmt 0 view .LVU824
 2482 0027 61 05                   		cmp	#0, r5
 2483 0029 20 19                   		beq	.L241
1692:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2484                             		.loc 1 1692 9 is_stmt 1 view .LVU825
1692:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2485                             		.loc 1 1692 51 is_stmt 0 view .LVU826
 2486 002b 4B 32                   		add	r3, r2
 2487                             	.LVL253:
1692:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2488                             		.loc 1 1692 51 view .LVU827
 2489 002d CE 25 20 06             		mov.B	1568[r2], r5
 2490                             	.LVL254:
1692:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2491                             		.loc 1 1692 12 view .LVU828
 2492 0031 FD 74 C5 01             		tst	#1, r5
 2493 0035 21 11                   		bne	.L242
1665:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t poll_delay = MAX_CANREG_POLLCYCLES;
 2494                             		.loc 1 1665 14 view .LVU829
 2495 0037 66 11                   		mov.L	#1, r1
 2496                             	.LVL255:
1665:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     uint32_t poll_delay = MAX_CANREG_POLLCYCLES;
 2497                             		.loc 1 1665 14 view .LVU830
 2498 0039 02                      		rts
 2499                             	.LVL256:
 2500                             	.L239:
1668:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 2501                             		.loc 1 1668 5 view .LVU831
 2502 003a 75 41 40                		mov.L	#0x40, r1
 2503                             	.LVL257:
1668:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     if (ch_nr < MAX_CHANNELS)
 2504                             		.loc 1 1668 5 view .LVU832
 2505 003d 02                      		rts
 2506                             	.LVL258:
 2507                             	.L240:
1675:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2508                             		.loc 1 1675 16 view .LVU833
 2509 003e 75 41 20                		mov.L	#32, r1
 2510                             	.LVL259:
1675:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2511                             		.loc 1 1675 16 view .LVU834
 2512 0041 02                      		rts
 2513                             	.LVL260:
 2514                             	.L241:
1687:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2515                             		.loc 1 1687 20 view .LVU835
 2516 0042 75 41 10                		mov.L	#16, r1
 2517                             	.LVL261:
1687:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2518                             		.loc 1 1687 20 view .LVU836
 2519 0045 02                      		rts
 2520                             	.LVL262:
 2521                             	.L242:
1694:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2522                             		.loc 1 1694 24 view .LVU837
 2523 0046 66 01                   		mov.L	#0, r1
 2524                             	.LVL263:
1698:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2525                             		.loc 1 1698 1 view .LVU838
 2526 0048 02                      		rts
 2527                             	.LFE15:
 2529                             		.section	.text.R_CAN_RxRead,"ax",@progbits
 2530                             		.global	_R_CAN_RxRead
 2532                             	_R_CAN_RxRead:
 2533                             	.LVL264:
 2534                             	.LFB16:
1731:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2535                             		.loc 1 1731 1 is_stmt 1 view -0
1732:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2536                             		.loc 1 1732 5 view .LVU840
1734:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2537                             		.loc 1 1734 5 view .LVU841
1736:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2538                             		.loc 1 1736 5 view .LVU842
1739:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2539                             		.loc 1 1739 5 view .LVU843
 2540 0000 61 12                   		cmp	#1, r2
 2541 0002 25 05 38 9D 01          		bgtu	.L262
1745:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2542                             		.loc 1 1745 5 view .LVU844
1745:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2543                             		.loc 1 1745 8 is_stmt 0 view .LVU845
 2544 0007 20 78                   		beq	.L270
1752:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2545                             		.loc 1 1752 5 is_stmt 1 view .LVU846
 2546 0009 75 53 1F                		cmp	#31, r3
 2547 000c 25 05 38 9D 01          		bgtu	.L265
 2548                             	.L246:
1755:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2549                             		.loc 1 1755 5 view .LVU847
1755:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2550                             		.loc 1 1755 8 is_stmt 0 view .LVU848
 2551 0011 61 21                   		cmp	#2, r1
 2552 0013 25 05 38 9A 01          		bgtu	.L266
1757:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2553                             		.loc 1 1757 9 is_stmt 1 view .LVU849
1757:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2554                             		.loc 1 1757 21 is_stmt 0 view .LVU850
 2555 0018 FB 52 00 00 00 00       		mov.L	#_CAN_CHANNELS, r5
 2556 001e FE 61 5E                		mov.L	[r1,r5], r14
 2557                             	.LVL265:
1764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2558                             		.loc 1 1764 5 is_stmt 1 view .LVU851
1764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2559                             		.loc 1 1764 8 is_stmt 0 view .LVU852
 2560 0021 61 12                   		cmp	#1, r2
 2561 0023 20 6F                   		beq	.L271
 2562                             	.L247:
1829:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2563                             		.loc 1 1829 9 is_stmt 1 view .LVU853
1829:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2564                             		.loc 1 1829 49 is_stmt 0 view .LVU854
 2565 0025 DE E5 20 03             		mov.W	1600[r14], r5
 2566 0029 5F 55                   		movu.W	r5, r5
 2567 002b 68 15                   		shlr	#1, r5
1829:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2568                             		.loc 1 1829 12 view .LVU855
 2569 002d 64 35                   		and #3, r5
 2570 002f 61 15                   		cmp	#1, r5
 2571 0031 3A 14 01                		beq	.L272
1835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2572                             		.loc 1 1835 14 is_stmt 1 view .LVU856
1835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2573                             		.loc 1 1835 56 is_stmt 0 view .LVU857
 2574 0034 DE E5 20 03             		mov.W	1600[r14], r5
 2575 0038 5F 55                   		movu.W	r5, r5
 2576 003a 68 15                   		shlr	#1, r5
1835:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2577                             		.loc 1 1835 17 view .LVU858
 2578 003c 64 35                   		and #3, r5
 2579 003e 61 25                   		cmp	#2, r5
 2580 0040 3A 17 01                		beq	.L273
1852:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2581                             		.loc 1 1852 13 is_stmt 1 view .LVU859
1852:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2582                             		.loc 1 1852 58 is_stmt 0 view .LVU860
 2583 0043 FD C4 35                		shll	#4, r3, r5
 2584 0046 4B E5                   		add	r14, r5
 2585 0048 EC 55                   		mov.L	[r5], r5
 2586 004a 69 25                   		shlr	#18, r5
 2587 004c 76 25 FF 07             		and #0x7ff, r5
1852:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2588                             		.loc 1 1852 25 view .LVU861
 2589 0050 E3 45                   		mov.L	r5, [r4]
 2590                             		.balign 8,3,2
 2591                             	.L256:
1856:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2592                             		.loc 1 1856 9 is_stmt 1 view .LVU862
1856:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2593                             		.loc 1 1856 57 is_stmt 0 view .LVU863
 2594 0052 FD C4 35                		shll	#4, r3, r5
 2595 0055 4B E5                   		add	r14, r5
 2596 0057 98 D5                   		mov.W	4[r5], r5
1856:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2597                             		.loc 1 1856 22 view .LVU864
 2598 0059 81 45                   		mov.B	r5, 4[r4]
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2599                             		.loc 1 1859 9 is_stmt 1 view .LVU865
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2600                             		.loc 1 1859 16 is_stmt 0 view .LVU866
 2601 005b 66 02                   		mov.L	#0, r2
 2602                             	.LVL266:
 2603                             	.L259:
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2604                             		.loc 1 1859 49 discriminator 1 view .LVU867
 2605 005d FD C4 35                		shll	#4, r3, r5
 2606 0060 4B E5                   		add	r14, r5
 2607 0062 98 D5                   		mov.W	4[r5], r5
 2608 0064 5F 55                   		movu.W	r5, r5
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2609                             		.loc 1 1859 9 discriminator 1 view .LVU868
 2610 0066 47 25                   		cmp	r2, r5
 2611 0068 24 05 38 1C 01          		bleu	.L274
1861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2612                             		.loc 1 1861 13 is_stmt 1 discriminator 3 view .LVU869
1861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2613                             		.loc 1 1861 61 is_stmt 0 discriminator 3 view .LVU870
 2614 006d FD C4 35                		shll	#4, r3, r5
 2615 0070 4B E5                   		add	r14, r5
 2616 0072 4B 25                   		add	r2, r5
 2617 0074 89 D1                   		mov.B	6[r5], r1
1861:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2618                             		.loc 1 1861 30 discriminator 3 view .LVU871
 2619 0076 FF 25 24                		add	r2, r4, r5
 2620 0079 81 59                   		mov.B	r1, 5[r5]
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2621                             		.loc 1 1859 56 discriminator 3 view .LVU872
 2622 007b 62 12                   		add	#1, r2
 2623                             	.LVL267:
1859:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2624                             		.loc 1 1859 56 discriminator 3 view .LVU873
 2625 007d 2E E0                   		bra	.L259
 2626                             	.LVL268:
 2627                             	.L270:
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2628                             		.loc 1 1748 9 is_stmt 1 view .LVU874
 2629 007f 71 35 E8                		add	#-24, r3, r5
 2630 0082 61 35                   		cmp	#3, r5
 2631 0084 24 05 38 21 01          		bleu	.L263
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2632                             		.loc 1 1748 9 is_stmt 0 discriminator 2 view .LVU875
 2633 0089 75 53 1F                		cmp	#31, r3
 2634 008c 25 85                   		bleu	.L246
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2635                             		.loc 1 1748 9 view .LVU876
 2636 008e 75 41 40                		mov.L	#0x40, r1
 2637                             	.LVL269:
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2638                             		.loc 1 1748 9 view .LVU877
 2639 0091 02                      		rts
 2640                             	.LVL270:
 2641                             	.L271:
1764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2642                             		.loc 1 1764 51 discriminator 1 view .LVU878
 2643 0092 FB 52 00 00 00 00       		mov.L	#_bit_set, r5
 2644 0098 FE 63 55                		mov.L	[r3,r5], r5
1764:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2645                             		.loc 1 1764 40 discriminator 1 view .LVU879
 2646 009b FD 70 C5 00 00 00 F0    		tst	#-268435456, r5
 2647 00a2 20 83                   		beq	.L247
1767:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2648                             		.loc 1 1767 9 is_stmt 1 view .LVU880
1767:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2649                             		.loc 1 1767 34 is_stmt 0 view .LVU881
 2650 00a4 CE E5 48 06             		mov.B	1608[r14], r5
 2651 00a8 5B 55                   		movu.B	r5, r5
1767:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2652                             		.loc 1 1767 12 view .LVU882
 2653 00aa 68 75                   		shlr	#7, r5
 2654 00ac 3B 07 01                		bne	.L267
1774:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2655                             		.loc 1 1774 9 is_stmt 1 view .LVU883
1774:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2656                             		.loc 1 1774 49 is_stmt 0 view .LVU884
 2657 00af DE E5 20 03             		mov.W	1600[r14], r5
 2658 00b3 5F 55                   		movu.W	r5, r5
 2659 00b5 68 15                   		shlr	#1, r5
1774:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2660                             		.loc 1 1774 12 view .LVU885
 2661 00b7 64 35                   		and #3, r5
 2662 00b9 61 15                   		cmp	#1, r5
 2663 00bb 20 26                   		beq	.L275
1780:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2664                             		.loc 1 1780 14 is_stmt 1 view .LVU886
1780:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2665                             		.loc 1 1780 56 is_stmt 0 view .LVU887
 2666 00bd DE E5 20 03             		mov.W	1600[r14], r5
 2667 00c1 5F 55                   		movu.W	r5, r5
 2668 00c3 68 15                   		shlr	#1, r5
1780:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2669                             		.loc 1 1780 17 view .LVU888
 2670 00c5 64 35                   		and #3, r5
 2671 00c7 61 25                   		cmp	#2, r5
 2672 00c9 20 25                   		beq	.L276
1797:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2673                             		.loc 1 1797 13 is_stmt 1 view .LVU889
1797:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2674                             		.loc 1 1797 53 is_stmt 0 view .LVU890
 2675 00cb ED E5 70                		mov.L	448[r14], r5
 2676 00ce 69 25                   		shlr	#18, r5
 2677 00d0 76 25 FF 07             		and #0x7ff, r5
1797:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2678                             		.loc 1 1797 25 view .LVU891
 2679 00d4 E3 45                   		mov.L	r5, [r4]
 2680 00d6 EF 00                   		.balign 8,3,5
 2681                             	.L249:
1801:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2682                             		.loc 1 1801 9 is_stmt 1 view .LVU892
1801:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2683                             		.loc 1 1801 52 is_stmt 0 view .LVU893
 2684 00d8 DD E5 E2                		mov.W	452[r14], r5
1801:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2685                             		.loc 1 1801 22 view .LVU894
 2686 00db 81 45                   		mov.B	r5, 4[r4]
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2687                             		.loc 1 1804 9 is_stmt 1 view .LVU895
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2688                             		.loc 1 1804 16 is_stmt 0 view .LVU896
 2689 00dd 66 05                   		mov.L	#0, r5
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2690                             		.loc 1 1804 9 view .LVU897
 2691 00df 2E 3E                   		bra	.L252
 2692                             	.L275:
1777:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2693                             		.loc 1 1777 13 is_stmt 1 view .LVU898
1777:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2694                             		.loc 1 1777 50 is_stmt 0 view .LVU899
 2695 00e1 ED E5 70                		mov.L	448[r14], r5
1777:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2696                             		.loc 1 1777 56 view .LVU900
 2697 00e4 74 25 FF FF FF 1F       		and #0x1fffffff, r5
1777:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2698                             		.loc 1 1777 25 view .LVU901
 2699 00ea E3 45                   		mov.L	r5, [r4]
 2700 00ec 2E EC                   		bra	.L249
 2701                             	.L276:
1782:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2702                             		.loc 1 1782 13 is_stmt 1 view .LVU902
1782:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2703                             		.loc 1 1782 48 is_stmt 0 view .LVU903
 2704 00ee ED E5 70                		mov.L	448[r14], r5
1782:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2705                             		.loc 1 1782 16 view .LVU904
 2706 00f1 61 05                   		cmp	#0, r5
 2707 00f3 29 0F                   		blt	.L277
1790:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2708                             		.loc 1 1790 17 is_stmt 1 view .LVU905
1790:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2709                             		.loc 1 1790 57 is_stmt 0 view .LVU906
 2710 00f5 ED E5 70                		mov.L	448[r14], r5
 2711 00f8 69 25                   		shlr	#18, r5
 2712 00fa 76 25 FF 07             		and #0x7ff, r5
1790:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2713                             		.loc 1 1790 29 view .LVU907
 2714 00fe E3 45                   		mov.L	r5, [r4]
 2715 0100 2E D8                   		bra	.L249
 2716                             	.L277:
1785:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2717                             		.loc 1 1785 17 is_stmt 1 view .LVU908
1785:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2718                             		.loc 1 1785 54 is_stmt 0 view .LVU909
 2719 0102 ED E5 70                		mov.L	448[r14], r5
1785:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2720                             		.loc 1 1785 60 view .LVU910
 2721 0105 74 25 FF FF FF 1F       		and #0x1fffffff, r5
1785:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2722                             		.loc 1 1785 29 view .LVU911
 2723 010b E3 45                   		mov.L	r5, [r4]
 2724 010d 2E CB                   		bra	.L249
 2725                             	.LVL271:
 2726                             	.L253:
1806:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2727                             		.loc 1 1806 13 is_stmt 1 discriminator 3 view .LVU912
1806:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2728                             		.loc 1 1806 56 is_stmt 0 discriminator 3 view .LVU913
 2729 010f FF 22 5E                		add	r5, r14, r2
 2730 0112 CE 21 C6 01             		mov.B	454[r2], r1
1806:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2731                             		.loc 1 1806 30 discriminator 3 view .LVU914
 2732 0116 FF 22 54                		add	r5, r4, r2
 2733 0119 81 29                   		mov.B	r1, 5[r2]
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2734                             		.loc 1 1804 56 discriminator 3 view .LVU915
 2735 011b 62 15                   		add	#1, r5
 2736                             	.LVL272:
 2737                             	.L252:
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2738                             		.loc 1 1804 49 discriminator 1 view .LVU916
 2739 011d FD C4 32                		shll	#4, r3, r2
 2740 0120 4B E2                   		add	r14, r2
 2741 0122 98 A2                   		mov.W	4[r2], r2
 2742 0124 5F 22                   		movu.W	r2, r2
1804:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2743                             		.loc 1 1804 9 discriminator 1 view .LVU917
 2744 0126 47 52                   		cmp	r5, r2
 2745 0128 24 E7                   		bgtu	.L253
1810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2746                             		.loc 1 1810 9 is_stmt 1 view .LVU918
1810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2747                             		.loc 1 1810 34 is_stmt 0 view .LVU919
 2748 012a CE E5 48 06             		mov.B	1608[r14], r5
 2749                             	.LVL273:
1810:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2750                             		.loc 1 1810 12 view .LVU920
 2751 012e FD 74 C5 10             		tst	#16, r5
 2752 0132 20 0F                   		beq	.L268
1813:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2753                             		.loc 1 1813 13 is_stmt 1 view .LVU921
1813:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2754                             		.loc 1 1813 36 is_stmt 0 view .LVU922
 2755 0134 FA E4 48 06 01          		mov.B	#1, 1608[r14]
1815:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2756                             		.loc 1 1815 13 is_stmt 1 view .LVU923
 2757                             	.LVL274:
1815:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2758                             		.loc 1 1815 24 is_stmt 0 view .LVU924
 2759 0139 66 41                   		mov.L	#4, r1
 2760                             	.LVL275:
 2761                             	.L254:
1819:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2762                             		.loc 1 1819 9 is_stmt 1 view .LVU925
1819:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2763                             		.loc 1 1819 28 is_stmt 0 view .LVU926
 2764 013b FA E4 49 06 FF          		mov.B	#-1, 1609[r14]
 2765 0140 02                      		rts
 2766                             	.LVL276:
 2767                             	.L268:
1736:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2768                             		.loc 1 1736 14 view .LVU927
 2769 0141 66 01                   		mov.L	#0, r1
 2770 0143 2E F8                   		bra	.L254
 2771                             	.LVL277:
 2772                             	.L272:
1832:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2773                             		.loc 1 1832 13 is_stmt 1 view .LVU928
1832:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2774                             		.loc 1 1832 55 is_stmt 0 view .LVU929
 2775 0145 FD C4 35                		shll	#4, r3, r5
 2776 0148 4B E5                   		add	r14, r5
 2777 014a EC 55                   		mov.L	[r5], r5
1832:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2778                             		.loc 1 1832 61 view .LVU930
 2779 014c 74 25 FF FF FF 1F       		and #0x1fffffff, r5
1832:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2780                             		.loc 1 1832 25 view .LVU931
 2781 0152 E3 45                   		mov.L	r5, [r4]
 2782 0154 38 FE FE                		bra	.L256
 2783                             	.L273:
1837:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2784                             		.loc 1 1837 13 is_stmt 1 view .LVU932
1837:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2785                             		.loc 1 1837 53 is_stmt 0 view .LVU933
 2786 0157 FD C4 35                		shll	#4, r3, r5
 2787 015a 4B E5                   		add	r14, r5
 2788 015c EC 55                   		mov.L	[r5], r5
1837:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             {
 2789                             		.loc 1 1837 16 view .LVU934
 2790 015e 61 05                   		cmp	#0, r5
 2791 0160 29 14                   		blt	.L278
1845:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2792                             		.loc 1 1845 17 is_stmt 1 view .LVU935
1845:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2793                             		.loc 1 1845 62 is_stmt 0 view .LVU936
 2794 0162 FD C4 35                		shll	#4, r3, r5
 2795 0165 4B E5                   		add	r14, r5
 2796 0167 EC 55                   		mov.L	[r5], r5
 2797 0169 69 25                   		shlr	#18, r5
 2798 016b 76 25 FF 07             		and #0x7ff, r5
1845:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2799                             		.loc 1 1845 29 view .LVU937
 2800 016f E3 45                   		mov.L	r5, [r4]
 2801 0171 38 E1 FE                		bra	.L256
 2802                             	.L278:
1840:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2803                             		.loc 1 1840 17 is_stmt 1 view .LVU938
1840:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2804                             		.loc 1 1840 59 is_stmt 0 view .LVU939
 2805 0174 FD C4 35                		shll	#4, r3, r5
 2806 0177 4B E5                   		add	r14, r5
 2807 0179 EC 55                   		mov.L	[r5], r5
1840:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2808                             		.loc 1 1840 65 view .LVU940
 2809 017b 74 25 FF FF FF 1F       		and #0x1fffffff, r5
1840:../src/smc_gen/r_can_rx/src/r_can_rx.c ****             }
 2810                             		.loc 1 1840 29 view .LVU941
 2811 0181 E3 45                   		mov.L	r5, [r4]
 2812 0183 38 CF FE                		bra	.L256
 2813                             	.LVL278:
 2814                             	.L274:
1865:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2815                             		.loc 1 1865 9 is_stmt 1 view .LVU942
1865:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2816                             		.loc 1 1865 46 is_stmt 0 view .LVU943
 2817 0186 FF 25 3E                		add	r3, r14, r5
 2818 0189 CE 55 20 06             		mov.B	1568[r5], r5
1865:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 2819                             		.loc 1 1865 12 view .LVU944
 2820 018d FD 74 C5 04             		tst	#4, r5
 2821 0191 21 0C                   		bne	.L269
1736:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2822                             		.loc 1 1736 14 view .LVU945
 2823 0193 66 01                   		mov.L	#0, r1
 2824                             	.L261:
 2825                             	.LVL279:
1873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2826                             		.loc 1 1873 9 is_stmt 1 view .LVU946
1873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2827                             		.loc 1 1873 41 is_stmt 0 view .LVU947
 2828 0195 4B 3E                   		add	r3, r14
 2829                             	.LVL280:
1873:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2830                             		.loc 1 1873 41 view .LVU948
 2831 0197 FA E4 20 06 40          		mov.B	#0x40, 1568[r14]
 2832 019c 02                      		rts
 2833                             	.LVL281:
 2834                             	.L269:
1867:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2835                             		.loc 1 1867 24 view .LVU949
 2836 019d 66 41                   		mov.L	#4, r1
 2837 019f 2E F6                   		bra	.L261
 2838                             	.LVL282:
 2839                             	.L262:
1739:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2840                             		.loc 1 1739 5 view .LVU950
 2841 01a1 FB 1E 00 00 08          		mov.L	#0x80000, r1
 2842                             	.LVL283:
1739:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2843                             		.loc 1 1739 5 view .LVU951
 2844 01a6 02                      		rts
 2845                             	.LVL284:
 2846                             	.L263:
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2847                             		.loc 1 1748 9 view .LVU952
 2848 01a7 75 41 40                		mov.L	#0x40, r1
 2849                             	.LVL285:
1748:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2850                             		.loc 1 1748 9 view .LVU953
 2851 01aa 02                      		rts
 2852                             	.LVL286:
 2853                             	.L265:
1752:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2854                             		.loc 1 1752 5 view .LVU954
 2855 01ab 75 41 40                		mov.L	#0x40, r1
 2856                             	.LVL287:
1752:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2857                             		.loc 1 1752 5 view .LVU955
 2858 01ae 02                      		rts
 2859                             	.LVL288:
 2860                             	.L266:
1761:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2861                             		.loc 1 1761 16 view .LVU956
 2862 01af 75 41 20                		mov.L	#32, r1
 2863                             	.LVL289:
1761:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2864                             		.loc 1 1761 16 view .LVU957
 2865 01b2 02                      		rts
 2866                             	.LVL290:
 2867                             	.L267:
1769:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 2868                             		.loc 1 1769 20 view .LVU958
 2869 01b3 FB 1E 00 00 04          		mov.L	#0x40000, r1
 2870                             	.LVL291:
1877:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2871                             		.loc 1 1877 1 view .LVU959
 2872 01b8 02                      		rts
 2873                             	.LFE16:
 2875 01b9 FD 70 40 00 00 00 80    		.section	.text.R_CAN_RxSetMask,"ax",@progbits
 2876                             		.global	_R_CAN_RxSetMask
 2878                             	_R_CAN_RxSetMask:
 2879                             	.LVL292:
 2880                             	.LFB17:
1900:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2881                             		.loc 1 1900 1 is_stmt 1 view -0
1901:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2882                             		.loc 1 1901 5 view .LVU961
1903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2883                             		.loc 1 1903 5 view .LVU962
1903:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2884                             		.loc 1 1903 8 is_stmt 0 view .LVU963
 2885 0000 61 21                   		cmp	#2, r1
 2886 0002 25 05 38 95 00          		bgtu	.L286
1900:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2887                             		.loc 1 1900 1 view .LVU964
 2888 0007 6E 6A                   		pushm	r6-r10
 2889                             	.LCFI17:
 2890 0009 EF 37                   		mov.L	r3, r7
 2891 000b EF 26                   		mov.L	r2, r6
1905:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2892                             		.loc 1 1905 9 is_stmt 1 view .LVU965
1905:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2893                             		.loc 1 1905 21 is_stmt 0 view .LVU966
 2894 000d FB A2 00 00 00 00       		mov.L	#_CAN_CHANNELS, r10
 2895 0013 FE 61 AA                		mov.L	[r1,r10], r10
 2896                             	.LVL293:
1913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2897                             		.loc 1 1913 5 is_stmt 1 view .LVU967
1913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2898                             		.loc 1 1913 44 is_stmt 0 view .LVU968
 2899 0016 DE A5 20 03             		mov.W	1600[r10], r5
 2900 001a 5F 55                   		movu.W	r5, r5
 2901 001c 68 85                   		shlr	#8, r5
1913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2902                             		.loc 1 1913 8 view .LVU969
 2903 001e 64 35                   		and #3, r5
 2904 0020 61 15                   		cmp	#1, r5
 2905 0022 20 10                   		beq	.L281
1913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2906                             		.loc 1 1913 88 discriminator 1 view .LVU970
 2907 0024 DE A5 20 03             		mov.W	1600[r10], r5
 2908 0028 5F 55                   		movu.W	r5, r5
 2909 002a 68 85                   		shlr	#8, r5
1913:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2910                             		.loc 1 1913 51 discriminator 1 view .LVU971
 2911 002c 64 35                   		and #3, r5
 2912 002e 61 25                   		cmp	#2, r5
 2913 0030 21 3B                   		bne	.L289
 2914                             	.LVL294:
 2915                             	.L281:
1920:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2916                             		.loc 1 1920 5 is_stmt 1 view .LVU972
1920:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2917                             		.loc 1 1920 46 is_stmt 0 view .LVU973
 2918 0032 DE A5 20 03             		mov.W	1600[r10], r5
 2919 0036 5F 55                   		movu.W	r5, r5
 2920 0038 68 15                   		shlr	#1, r5
1920:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2921                             		.loc 1 1920 8 view .LVU974
 2922 003a 64 35                   		and #3, r5
 2923 003c 61 15                   		cmp	#1, r5
 2924 003e 20 35                   		beq	.L282
1920:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2925                             		.loc 1 1920 95 discriminator 1 view .LVU975
 2926 0040 DE A5 20 03             		mov.W	1600[r10], r5
 2927 0044 5F 55                   		movu.W	r5, r5
 2928 0046 68 15                   		shlr	#1, r5
1920:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2929                             		.loc 1 1920 53 discriminator 1 view .LVU976
 2930 0048 64 35                   		and #3, r5
 2931 004a 61 25                   		cmp	#2, r5
 2932 004c 20 27                   		beq	.L282
1928:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2933                             		.loc 1 1928 9 is_stmt 1 view .LVU977
1928:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2934                             		.loc 1 1928 33 is_stmt 0 view .LVU978
 2935 004e FD 82 65                		shlr	#2, r6, r5
1928:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2936                             		.loc 1 1928 45 view .LVU979
 2937 0051 72 55 80 00             		add	#0x80, r5
 2938 0055 FE 65 A4                		mov.L	[r5,r10], r4
 2939 0058 76 27 FF 07             		and #0x7ff, r7
 2940                             	.LVL295:
1928:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2941                             		.loc 1 1928 45 view .LVU980
 2942 005c 6D 27                   		shll	#18, r7
 2943 005e 74 24 FF FF 03 E0       		and #-536608769, r4
 2944 0064 57 47                   		or	r4, r7
 2945 0066 FE 25 A7                		mov.L	r7, [r5,r10]
 2946 0069 2E 1A                   		bra	.L284
 2947                             	.LVL296:
 2948                             	.L289:
1916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2949                             		.loc 1 1916 9 is_stmt 1 view .LVU981
 2950 006b 66 52                   		mov.L	#5, r2
 2951                             	.LVL297:
1916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2952                             		.loc 1 1916 9 is_stmt 0 view .LVU982
 2953 006d 05 00 00 00             		bsr	_R_CAN_Control
 2954                             	.LVL298:
1916:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2955                             		.loc 1 1916 9 view .LVU983
 2956 0071 2E C1                   		bra	.L281
 2957                             	.L282:
1923:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2958                             		.loc 1 1923 9 is_stmt 1 view .LVU984
1923:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2959                             		.loc 1 1923 33 is_stmt 0 view .LVU985
 2960 0073 FD 82 65                		shlr	#2, r6, r5
1923:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2961                             		.loc 1 1923 56 view .LVU986
 2962 0076 74 27 FF FF FF 1F       		and #0x1fffffff, r7
 2963                             	.LVL299:
1923:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 2964                             		.loc 1 1923 42 view .LVU987
 2965 007c 72 55 80 00             		add	#0x80, r5
 2966 0080 FE 25 A7                		mov.L	r7, [r5,r10]
 2967                             	.L284:
1932:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2968                             		.loc 1 1932 5 is_stmt 1 view .LVU988
1932:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2969                             		.loc 1 1932 30 is_stmt 0 view .LVU989
 2970 0083 ED A7 8A                		mov.L	552[r10], r7
1932:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2971                             		.loc 1 1932 43 view .LVU990
 2972 0086 FB 52 00 00 00 00       		mov.L	#_bit_set, r5
 2973 008c FE 66 55                		mov.L	[r6,r5], r5
1932:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2974                             		.loc 1 1932 34 view .LVU991
 2975 008f 7E 05                   		not	r5
1932:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2976                             		.loc 1 1932 30 view .LVU992
 2977 0091 53 57                   		and	r5, r7
 2978 0093 E7 A7 8A                		mov.L	r7, 552[r10]
1934:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2979                             		.loc 1 1934 1 view .LVU993
 2980 0096 3F 6A 05                		rtsd	#20, r6-r10
 2981                             	.LVL300:
 2982                             	.L286:
 2983                             	.LCFI18:
1934:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 2984                             		.loc 1 1934 1 view .LVU994
 2985 0099 02                      		rts
 2986                             	.LFE17:
 2988                             		.section	.text.R_CAN_CheckErr,"ax",@progbits
 2989                             		.global	_R_CAN_CheckErr
 2991                             	_R_CAN_CheckErr:
 2992                             	.LVL301:
 2993                             	.LFB19:
2029:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 2994                             		.loc 1 2029 1 is_stmt 1 view -0
2030:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2995                             		.loc 1 2030 5 view .LVU996
2032:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 2996                             		.loc 1 2032 5 view .LVU997
2034:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2997                             		.loc 1 2034 5 view .LVU998
2034:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 2998                             		.loc 1 2034 8 is_stmt 0 view .LVU999
 2999 0000 61 21                   		cmp	#2, r1
 3000 0002 24 30                   		bgtu	.L292
2036:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3001                             		.loc 1 2036 9 is_stmt 1 view .LVU1000
2036:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3002                             		.loc 1 2036 21 is_stmt 0 view .LVU1001
 3003 0004 FB 52 00 00 00 00       		mov.L	#_CAN_CHANNELS, r5
 3004 000a FE 61 55                		mov.L	[r1,r5], r5
 3005                             	.LVL302:
2044:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3006                             		.loc 1 2044 5 is_stmt 1 view .LVU1002
2044:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3007                             		.loc 1 2044 29 is_stmt 0 view .LVU1003
 3008 000d DE 54 21 03             		mov.W	1602[r5], r4
2044:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3009                             		.loc 1 2044 8 view .LVU1004
 3010 0011 FD 78 C4 80 00          		tst	#0x80, r4
 3011 0016 20 20                   		beq	.L293
2047:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3012                             		.loc 1 2047 9 is_stmt 1 view .LVU1005
2047:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3013                             		.loc 1 2047 33 is_stmt 0 view .LVU1006
 3014 0018 DE 54 21 03             		mov.W	1602[r5], r4
2047:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3015                             		.loc 1 2047 12 view .LVU1007
 3016 001c FD 78 C4 00 08          		tst	#0x800, r4
 3017 0021 21 18                   		bne	.L294
2052:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3018                             		.loc 1 2052 14 is_stmt 1 view .LVU1008
2052:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3019                             		.loc 1 2052 38 is_stmt 0 view .LVU1009
 3020 0023 DE 55 21 03             		mov.W	1602[r5], r5
 3021                             	.LVL303:
2052:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3022                             		.loc 1 2052 17 view .LVU1010
 3023 0027 FD 78 C5 00 10          		tst	#0x1000, r5
 3024 002c 21 10                   		bne	.L295
2059:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3025                             		.loc 1 2059 13 is_stmt 1 view .LVU1011
 3026                             	 ; 2059 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 3027 002e 03                      		nop
 3028                             	 ; 0 "" 2
2032:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3029                             		.loc 1 2032 14 is_stmt 0 view .LVU1012
 3030 002f 66 11                   		mov.L	#1, r1
 3031                             	.LVL304:
2032:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3032                             		.loc 1 2032 14 view .LVU1013
 3033 0031 02                      		rts
 3034                             	.LVL305:
 3035                             	.L292:
2040:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3036                             		.loc 1 2040 16 view .LVU1014
 3037 0032 75 41 20                		mov.L	#32, r1
 3038                             	.LVL306:
2040:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3039                             		.loc 1 2040 16 view .LVU1015
 3040 0035 02                      		rts
 3041                             	.LVL307:
 3042                             	.L293:
2032:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3043                             		.loc 1 2032 14 view .LVU1016
 3044 0036 66 11                   		mov.L	#1, r1
 3045                             	.LVL308:
2032:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3046                             		.loc 1 2032 14 view .LVU1017
 3047 0038 02                      		rts
 3048                             	.LVL309:
 3049                             	.L294:
2049:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3050                             		.loc 1 2049 24 view .LVU1018
 3051 0039 66 21                   		mov.L	#2, r1
 3052                             	.LVL310:
2049:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3053                             		.loc 1 2049 24 view .LVU1019
 3054 003b 02                      		rts
 3055                             	.LVL311:
 3056                             	.L295:
2054:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3057                             		.loc 1 2054 24 view .LVU1020
 3058 003c 66 41                   		mov.L	#4, r1
 3059                             	.LVL312:
2064:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3060                             		.loc 1 2064 1 view .LVU1021
 3061 003e 02                      		rts
 3062                             	.LFE19:
 3064                             		.section	.text.R_CAN_SetBitrate,"ax",@progbits
 3065                             		.global	_R_CAN_SetBitrate
 3067                             	_R_CAN_SetBitrate:
 3068                             	.LVL313:
 3069                             	.LFB20:
2089:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 3070                             		.loc 1 2089 1 is_stmt 1 view -0
2090:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3071                             		.loc 1 2090 5 view .LVU1023
2092:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3072                             		.loc 1 2092 5 view .LVU1024
2092:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3073                             		.loc 1 2092 8 is_stmt 0 view .LVU1025
 3074 0000 61 21                   		cmp	#2, r1
 3075 0002 25 05 38 91 00          		bgtu	.L300
2089:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 3076                             		.loc 1 2089 1 view .LVU1026
 3077 0007 6E 7A                   		pushm	r7-r10
 3078                             	.LCFI19:
 3079 0009 EF 27                   		mov.L	r2, r7
2094:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3080                             		.loc 1 2094 9 is_stmt 1 view .LVU1027
2094:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3081                             		.loc 1 2094 21 is_stmt 0 view .LVU1028
 3082 000b FB A2 00 00 00 00       		mov.L	#_CAN_CHANNELS, r10
 3083 0011 FE 61 AA                		mov.L	[r1,r10], r10
 3084                             	.LVL314:
2102:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3085                             		.loc 1 2102 5 is_stmt 1 view .LVU1029
2102:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3086                             		.loc 1 2102 43 is_stmt 0 view .LVU1030
 3087 0014 DE A5 20 03             		mov.W	1600[r10], r5
 3088 0018 5F 55                   		movu.W	r5, r5
 3089 001a 68 85                   		shlr	#8, r5
2102:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3090                             		.loc 1 2102 8 view .LVU1031
 3091 001c 64 35                   		and #3, r5
 3092 001e 61 15                   		cmp	#1, r5
 3093 0020 21 6D                   		bne	.L303
 3094                             	.LVL315:
 3095                             	.L298:
2109:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3096                             		.loc 1 2109 5 is_stmt 1 view .LVU1032
2109:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3097                             		.loc 1 2109 32 is_stmt 0 view .LVU1033
 3098 0022 EE A5 91 01             		mov.L	1604[r10], r5
 3099 0026 7A 05                   		bclr	#0, r5
 3100 0028 EB A5 91 01             		mov.L	r5, 1604[r10]
2112:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3101                             		.loc 1 2112 5 is_stmt 1 view .LVU1034
2112:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3102                             		.loc 1 2112 37 is_stmt 0 view .LVU1035
 3103 002c 5B 75                   		movu.B	r7, r5
 3104                             	.LVL316:
2112:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3105                             		.loc 1 2112 42 view .LVU1036
 3106 002e 60 15                   		sub	#1, r5
 3107                             	.LVL317:
2112:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3108                             		.loc 1 2112 30 view .LVU1037
 3109 0030 EE A4 91 01             		mov.L	1604[r10], r4
 3110 0034 76 25 FF 03             		and #0x3ff, r5
 3111 0038 6D 05                   		shll	#16, r5
 3112 003a 74 24 FF FF 00 FC       		and #-67043329, r4
 3113 0040 57 45                   		or	r4, r5
 3114 0042 EB A5 91 01             		mov.L	r5, 1604[r10]
2114:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3115                             		.loc 1 2114 5 is_stmt 1 view .LVU1038
 3116                             	.LVL318:
2114:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3117                             		.loc 1 2114 39 is_stmt 0 view .LVU1039
 3118 0046 FD 88 75                		shlr	#8, r7, r5
2114:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3119                             		.loc 1 2114 46 view .LVU1040
 3120 0049 60 15                   		sub	#1, r5
2114:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3121                             		.loc 1 2114 32 view .LVU1041
 3122 004b EE A4 91 01             		mov.L	1604[r10], r4
 3123 004f 6D C5                   		shll	#28, r5
 3124 0051 74 24 FF FF FF 0F       		and #0xfffffff, r4
 3125 0057 57 45                   		or	r4, r5
 3126 0059 EB A5 91 01             		mov.L	r5, 1604[r10]
2116:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3127                             		.loc 1 2116 5 is_stmt 1 view .LVU1042
2116:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3128                             		.loc 1 2116 39 is_stmt 0 view .LVU1043
 3129 005d FD 90 75                		shlr	#16, r7, r5
2116:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3130                             		.loc 1 2116 46 view .LVU1044
 3131 0060 60 15                   		sub	#1, r5
2116:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3132                             		.loc 1 2116 32 view .LVU1045
 3133 0062 EE A4 91 01             		mov.L	1604[r10], r4
 3134 0066 64 75                   		and #7, r5
 3135 0068 6C 85                   		shll	#8, r5
 3136 006a 76 24 FF F8             		and #-1793, r4
 3137 006e 57 45                   		or	r4, r5
 3138 0070 EB A5 91 01             		mov.L	r5, 1604[r10]
2118:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3139                             		.loc 1 2118 5 is_stmt 1 view .LVU1046
2118:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3140                             		.loc 1 2118 37 is_stmt 0 view .LVU1047
 3141 0074 69 87                   		shlr	#24, r7
 3142                             	.LVL319:
2118:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3143                             		.loc 1 2118 42 view .LVU1048
 3144 0076 60 17                   		sub	#1, r7
2118:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3145                             		.loc 1 2118 30 view .LVU1049
 3146 0078 EE A5 91 01             		mov.L	1604[r10], r5
 3147 007c 64 37                   		and #3, r7
 3148 007e 6C C7                   		shll	#12, r7
 3149 0080 76 25 FF CF             		and #-12289, r5
 3150 0084 57 57                   		or	r5, r7
 3151 0086 EB A7 91 01             		mov.L	r7, 1604[r10]
2119:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3152                             		.loc 1 2119 1 view .LVU1050
 3153 008a 3F 7A 04                		rtsd	#16, r7-r10
 3154                             	.LVL320:
 3155                             	.L303:
2105:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3156                             		.loc 1 2105 9 is_stmt 1 view .LVU1051
 3157 008d 66 42                   		mov.L	#4, r2
 3158 008f 05 00 00 00             		bsr	_R_CAN_Control
 3159                             	.LVL321:
2105:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3160                             		.loc 1 2105 9 is_stmt 0 view .LVU1052
 3161 0093 2E 8F                   		bra	.L298
 3162                             	.LVL322:
 3163                             	.L300:
 3164                             	.LCFI20:
2105:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3165                             		.loc 1 2105 9 view .LVU1053
 3166 0095 02                      		rts
 3167                             	.LFE20:
 3169                             		.section	.text.R_CAN_Create,"ax",@progbits
 3170                             		.global	_R_CAN_Create
 3172                             	_R_CAN_Create:
 3173                             	.LVL323:
 3174                             	.LFB3:
 230:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 3175                             		.loc 1 230 1 is_stmt 1 view -0
 230:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 3176                             		.loc 1 230 1 is_stmt 0 view .LVU1055
 3177 0000 6E 6C                   		pushm	r6-r12
 3178                             	.LCFI21:
 230:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     volatile struct st_can R_BSP_EVENACCESS_SFR * can_block_p;
 3179                             		.loc 1 230 1 view .LVU1056
 3180 0002 71 00 F0                		add	#-16, r0
 3181                             	.LCFI22:
 3182 0005 75 47 30                		mov.L	#48, r7
 3183 0008 4B 07                   		add	r0, r7
 3184 000a EC 7B                   		mov.L	[r7], r11
 3185 000c A8 7E                   		mov.L	4[r7], r6
 3186 000e A8 F5                   		mov.L	8[r7], r5
 3187 0010 ED 7A 03                		mov.L	12[r7], r10
 231:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3188                             		.loc 1 231 5 is_stmt 1 view .LVU1057
 233:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3189                             		.loc 1 233 5 view .LVU1058
 3190                             	.LVL324:
 235:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3191                             		.loc 1 235 5 view .LVU1059
 237:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3192                             		.loc 1 237 5 view .LVU1060
 242:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3193                             		.loc 1 242 5 view .LVU1061
 245:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3194                             		.loc 1 245 5 view .LVU1062
 3195 0013 61 12                   		cmp	#1, r2
 3196 0015 25 05 38 E6 01          		bgtu	.L331
 247:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3197                             		.loc 1 247 5 view .LVU1063
 247:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3198                             		.loc 1 247 8 is_stmt 0 view .LVU1064
 3199 001a 61 21                   		cmp	#2, r1
 3200 001c 25 05 38 E6 01          		bgtu	.L332
 249:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3201                             		.loc 1 249 9 is_stmt 1 view .LVU1065
 249:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3202                             		.loc 1 249 21 is_stmt 0 view .LVU1066
 3203 0021 FB 72 00 00 00 00       		mov.L	#_CAN_CHANNELS, r7
 3204 0027 FE 61 77                		mov.L	[r1,r7], r7
 3205                             	.LVL325:
 256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3206                             		.loc 1 256 5 is_stmt 1 view .LVU1067
 256:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3207                             		.loc 1 256 8 is_stmt 0 view .LVU1068
 3208 002a 61 04                   		cmp	#0, r4
 3209 002c 3A E0 00                		beq	.L335
 264:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3210                             		.loc 1 264 9 is_stmt 1 view .LVU1069
 264:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3211                             		.loc 1 264 32 is_stmt 0 view .LVU1070
 3212 002f FB C2 00 00 00 00       		mov.L	#_can_tx_callback, r12
 3213 0035 FE 21 C4                		mov.L	r4, [r1,r12]
 3214                             	.LVL326:
 3215                             	.L307:
 267:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3216                             		.loc 1 267 5 is_stmt 1 view .LVU1071
 267:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3217                             		.loc 1 267 8 is_stmt 0 view .LVU1072
 3218 0038 61 0B                   		cmp	#0, r11
 3219 003a 3A E4 00                		beq	.L336
 275:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3220                             		.loc 1 275 9 is_stmt 1 view .LVU1073
 275:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3221                             		.loc 1 275 33 is_stmt 0 view .LVU1074
 3222 003d FB 42 00 00 00 00       		mov.L	#_can_txf_callback, r4
 3223 0043 FE 21 4B                		mov.L	r11, [r1,r4]
 3224                             	.L309:
 278:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3225                             		.loc 1 278 5 is_stmt 1 view .LVU1075
 278:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3226                             		.loc 1 278 8 is_stmt 0 view .LVU1076
 3227 0046 61 06                   		cmp	#0, r6
 3228 0048 3A E8 00                		beq	.L337
 286:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3229                             		.loc 1 286 9 is_stmt 1 view .LVU1077
 286:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3230                             		.loc 1 286 32 is_stmt 0 view .LVU1078
 3231 004b FB 42 00 00 00 00       		mov.L	#_can_rx_callback, r4
 3232 0051 FE 21 46                		mov.L	r6, [r1,r4]
 3233                             	.L311:
 289:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3234                             		.loc 1 289 5 is_stmt 1 view .LVU1079
 289:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3235                             		.loc 1 289 8 is_stmt 0 view .LVU1080
 3236 0054 61 05                   		cmp	#0, r5
 3237 0056 3A EC 00                		beq	.L338
 297:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3238                             		.loc 1 297 9 is_stmt 1 view .LVU1081
 297:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3239                             		.loc 1 297 33 is_stmt 0 view .LVU1082
 3240 0059 FB 42 00 00 00 00       		mov.L	#_can_rxf_callback, r4
 3241 005f FE 21 45                		mov.L	r5, [r1,r4]
 3242                             	.L313:
 300:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3243                             		.loc 1 300 5 is_stmt 1 view .LVU1083
 300:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3244                             		.loc 1 300 8 is_stmt 0 view .LVU1084
 3245 0062 61 0A                   		cmp	#0, r10
 3246 0064 3A F0 00                		beq	.L339
 308:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3247                             		.loc 1 308 9 is_stmt 1 view .LVU1085
 308:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3248                             		.loc 1 308 33 is_stmt 0 view .LVU1086
 3249 0067 FB 52 00 00 00 00       		mov.L	#_can_err_callback, r5
 3250 006d FE 21 5A                		mov.L	r10, [r1,r5]
 3251                             	.L315:
 308:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3252                             		.loc 1 308 33 view .LVU1087
 3253 0070 EF 3C                   		mov.L	r3, r12
 3254 0072 EF 2B                   		mov.L	r2, r11
 3255 0074 EF 16                   		mov.L	r1, r6
 311:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3256                             		.loc 1 311 5 is_stmt 1 view .LVU1088
 3257 0076 05 00 00 00             		bsr	_can_module_stop_state_cancel
 3258                             	.LVL327:
 313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3259                             		.loc 1 313 5 view .LVU1089
 313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3260                             		.loc 1 313 23 is_stmt 0 view .LVU1090
 3261 007a FB AE 00 00 08          		mov.L	#0x80000, r10
 3262 007f ED A5 05                		mov.L	20[r10], r5
 313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3263                             		.loc 1 313 34 view .LVU1091
 3264 0082 66 1A                   		mov.L	#1, r10
 3265 0084 FD 62 6A                		shll	r6, r10
 313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3266                             		.loc 1 313 29 view .LVU1092
 3267 0087 53 5A                   		and	r5, r10
 313:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3268                             		.loc 1 313 8 view .LVU1093
 3269 0089 3B 80 01                		bne	.L333
 320:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3270                             		.loc 1 320 5 is_stmt 1 view .LVU1094
 320:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3271                             		.loc 1 320 19 is_stmt 0 view .LVU1095
 3272 008c 66 22                   		mov.L	#2, r2
 3273 008e EF 61                   		mov.L	r6, r1
 3274 0090 05 00 00 00             		bsr	_R_CAN_Control
 3275                             	.LVL328:
 3276 0094 EF 19                   		mov.L	r1, r9
 3277                             	.LVL329:
 325:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3278                             		.loc 1 325 5 is_stmt 1 view .LVU1096
 325:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3279                             		.loc 1 325 31 is_stmt 0 view .LVU1097
 3280 0096 DE 74 20 03             		mov.W	1600[r7], r4
 3281 009a FB 5A FF E7             		mov.L	#-6145, r5
 3282 009e 53 45                   		and	r4, r5
 3283 00a0 DB 75 20 03             		mov.W	r5, 1600[r7]
 327:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3284                             		.loc 1 327 5 is_stmt 1 view .LVU1098
 327:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3285                             		.loc 1 327 8 is_stmt 0 view .LVU1099
 3286 00a4 61 1B                   		cmp	#1, r11
 3287 00a6 3A C0 00                		beq	.L340
 335:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3288                             		.loc 1 335 9 is_stmt 1 view .LVU1100
 335:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3289                             		.loc 1 335 35 is_stmt 0 view .LVU1101
 3290 00a9 DE 75 20 03             		mov.W	1600[r7], r5
 3291 00ad 7A 05                   		bclr	#0, r5
 3292 00af DB 75 20 03             		mov.W	r5, 1600[r7]
 3293                             	.L317:
 339:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3294                             		.loc 1 339 5 is_stmt 1 view .LVU1102
 339:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3295                             		.loc 1 339 32 is_stmt 0 view .LVU1103
 3296 00b3 DE 74 20 03             		mov.W	1600[r7], r4
 3297 00b7 FB 56 F9                		mov.L	#-7, r5
 3298 00ba 53 45                   		and	r4, r5
 3299 00bc DB 75 20 03             		mov.W	r5, 1600[r7]
 343:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3300                             		.loc 1 343 5 is_stmt 1 view .LVU1104
 343:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3301                             		.loc 1 343 31 is_stmt 0 view .LVU1105
 3302 00c0 DE 75 20 03             		mov.W	1600[r7], r5
 3303 00c4 7A 35                   		bclr	#3, r5
 3304 00c6 DB 75 20 03             		mov.W	r5, 1600[r7]
 346:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3305                             		.loc 1 346 5 is_stmt 1 view .LVU1106
 346:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3306                             		.loc 1 346 31 is_stmt 0 view .LVU1107
 3307 00ca DE 75 20 03             		mov.W	1600[r7], r5
 3308 00ce 7A 45                   		bclr	#4, r5
 3309 00d0 DB 75 20 03             		mov.W	r5, 1600[r7]
 349:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3310                             		.loc 1 349 5 is_stmt 1 view .LVU1108
 349:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3311                             		.loc 1 349 32 is_stmt 0 view .LVU1109
 3312 00d4 DE 75 20 03             		mov.W	1600[r7], r5
 3313 00d8 7A 55                   		bclr	#5, r5
 3314 00da DB 75 20 03             		mov.W	r5, 1600[r7]
 352:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3315                             		.loc 1 352 5 is_stmt 1 view .LVU1110
 352:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3316                             		.loc 1 352 32 is_stmt 0 view .LVU1111
 3317 00de DE 74 20 03             		mov.W	1600[r7], r4
 3318 00e2 75 45 C0                		mov.L	#0xc0, r5
 3319 00e5 57 45                   		or	r4, r5
 3320 00e7 DB 75 20 03             		mov.W	r5, 1600[r7]
 355:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3321                             		.loc 1 355 5 is_stmt 1 view .LVU1112
 3322 00eb EF C2                   		mov.L	r12, r2
 3323 00ed EF 61                   		mov.L	r6, r1
 3324                             	.LVL330:
 355:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3325                             		.loc 1 355 5 is_stmt 0 view .LVU1113
 3326 00ef 05 00 00 00             		bsr	_R_CAN_SetBitrate
 3327                             	.LVL331:
 358:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3328                             		.loc 1 358 5 is_stmt 1 view .LVU1114
 358:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3329                             		.loc 1 358 30 is_stmt 0 view .LVU1115
 3330 00f3 F9 76 8A FF             		mov.L	#-1, 552[r7]
 361:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3331                             		.loc 1 361 5 is_stmt 1 view .LVU1116
 3332 00f7 EF 61                   		mov.L	r6, r1
 3333 00f9 05 00 00 00             		bsr	_config_can_interrupts
 3334                             	.LVL332:
 364:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3335                             		.loc 1 364 5 view .LVU1117
 364:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3336                             		.loc 1 364 19 is_stmt 0 view .LVU1118
 3337 00fd 66 52                   		mov.L	#5, r2
 3338 00ff EF 61                   		mov.L	r6, r1
 3339 0101 05 00 00 00             		bsr	_R_CAN_Control
 3340                             	.LVL333:
 364:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3341                             		.loc 1 364 16 view .LVU1119
 3342 0105 57 91                   		or	r9, r1
 3343                             	.LVL334:
 368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3344                             		.loc 1 368 5 is_stmt 1 view .LVU1120
 368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3345                             		.loc 1 368 12 is_stmt 0 view .LVU1121
 3346 0107 EF A3                   		mov.L	r10, r3
 368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3347                             		.loc 1 368 5 view .LVU1122
 3348 0109 38 8E 00                		bra	.L318
 3349                             	.LVL335:
 3350                             	.L335:
 259:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3351                             		.loc 1 259 9 is_stmt 1 view .LVU1123
 259:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3352                             		.loc 1 259 32 is_stmt 0 view .LVU1124
 3353 010c FB 42 00 00 00 00       		mov.L	#_can_tx_callback, r4
 3354                             	.LVL336:
 259:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3355                             		.loc 1 259 32 view .LVU1125
 3356 0112 FB C2 00 00 00 00       		mov.L	#_universal_can_callback, r12
 3357 0118 FE 21 4C                		mov.L	r12, [r1,r4]
 3358 011b 38 1D FF                		bra	.L307
 3359                             	.L336:
 270:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3360                             		.loc 1 270 9 is_stmt 1 view .LVU1126
 270:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3361                             		.loc 1 270 33 is_stmt 0 view .LVU1127
 3362 011e FB 42 00 00 00 00       		mov.L	#_can_txf_callback, r4
 3363 0124 FB B2 00 00 00 00       		mov.L	#_universal_can_callback, r11
 3364 012a FE 21 4B                		mov.L	r11, [r1,r4]
 3365 012d 38 19 FF                		bra	.L309
 3366                             	.L337:
 281:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3367                             		.loc 1 281 9 is_stmt 1 view .LVU1128
 281:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3368                             		.loc 1 281 32 is_stmt 0 view .LVU1129
 3369 0130 FB 42 00 00 00 00       		mov.L	#_can_rx_callback, r4
 3370 0136 FB C2 00 00 00 00       		mov.L	#_universal_can_callback, r12
 3371 013c FE 21 4C                		mov.L	r12, [r1,r4]
 3372 013f 38 15 FF                		bra	.L311
 3373                             	.L338:
 292:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3374                             		.loc 1 292 9 is_stmt 1 view .LVU1130
 292:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3375                             		.loc 1 292 33 is_stmt 0 view .LVU1131
 3376 0142 FB 52 00 00 00 00       		mov.L	#_can_rxf_callback, r5
 3377 0148 FB 42 00 00 00 00       		mov.L	#_universal_can_callback, r4
 3378 014e FE 21 54                		mov.L	r4, [r1,r5]
 3379 0151 38 11 FF                		bra	.L313
 3380                             	.L339:
 303:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3381                             		.loc 1 303 9 is_stmt 1 view .LVU1132
 303:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3382                             		.loc 1 303 33 is_stmt 0 view .LVU1133
 3383 0154 FB A2 00 00 00 00       		mov.L	#_can_err_callback, r10
 3384 015a FB 52 00 00 00 00       		mov.L	#_universal_can_callback, r5
 3385 0160 FE 21 A5                		mov.L	r5, [r1,r10]
 3386 0163 38 0D FF                		bra	.L315
 3387                             	.LVL337:
 3388                             	.L340:
 330:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3389                             		.loc 1 330 9 is_stmt 1 view .LVU1134
 330:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3390                             		.loc 1 330 35 is_stmt 0 view .LVU1135
 3391 0166 DE 75 20 03             		mov.W	1600[r7], r5
 3392 016a 78 05                   		bset	#0, r5
 3393 016c DB 75 20 03             		mov.W	r5, 1600[r7]
 3394 0170 38 43 FF                		bra	.L317
 3395                             	.LVL338:
 3396                             	.L320:
 377:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3397                             		.loc 1 377 13 is_stmt 1 discriminator 3 view .LVU1136
 377:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3398                             		.loc 1 377 40 is_stmt 0 discriminator 3 view .LVU1137
 3399 0173 FD C4 35                		shll	#4, r3, r5
 3400 0176 4B 75                   		add	r7, r5
 3401 0178 4B 45                   		add	r4, r5
 3402 017a 3C 56 00                		mov.B	#0, 6[r5]
 375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3403                             		.loc 1 375 29 discriminator 3 view .LVU1138
 3404 017d 62 14                   		add	#1, r4
 3405                             	.LVL339:
 3406                             	.L319:
 375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3407                             		.loc 1 375 9 discriminator 1 view .LVU1139
 3408 017f 61 74                   		cmp	#7, r4
 3409 0181 25 F2                   		bleu	.L320
 381:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3410                             		.loc 1 381 16 view .LVU1140
 3411 0183 EF A5                   		mov.L	r10, r5
 3412 0185 2E 0C                   		bra	.L321
 3413                             	.LVL340:
 3414                             	.L322:
 383:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3415                             		.loc 1 383 13 is_stmt 1 discriminator 3 view .LVU1141
 383:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         }
 3416                             		.loc 1 383 35 is_stmt 0 discriminator 3 view .LVU1142
 3417 0187 FD C4 34                		shll	#4, r3, r4
 3418 018a 4B 74                   		add	r7, r4
 3419 018c 3D 47 00                		mov.W	#0, 14[r4]
 381:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3420                             		.loc 1 381 29 discriminator 3 view .LVU1143
 3421 018f 62 15                   		add	#1, r5
 3422                             	.LVL341:
 3423                             	.L321:
 381:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3424                             		.loc 1 381 9 discriminator 1 view .LVU1144
 3425 0191 61 15                   		cmp	#1, r5
 3426 0193 25 F4                   		bleu	.L322
 368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3427                             		.loc 1 368 26 discriminator 2 view .LVU1145
 3428 0195 62 13                   		add	#1, r3
 3429                             	.LVL342:
 3430                             	.L318:
 368:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3431                             		.loc 1 368 5 discriminator 1 view .LVU1146
 3432 0197 75 53 1F                		cmp	#31, r3
 3433 019a 24 11                   		bgtu	.L341
 370:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3434                             		.loc 1 370 9 is_stmt 1 view .LVU1147
 370:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3435                             		.loc 1 370 36 is_stmt 0 view .LVU1148
 3436 019c FD C4 35                		shll	#4, r3, r5
 3437 019f 4B 75                   		add	r7, r5
 3438 01a1 F8 56 00                		mov.L	#0, [r5]
 372:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3439                             		.loc 1 372 9 is_stmt 1 view .LVU1149
 372:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3440                             		.loc 1 372 32 is_stmt 0 view .LVU1150
 3441 01a4 3D 52 00                		mov.W	#0, 4[r5]
 375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3442                             		.loc 1 375 9 is_stmt 1 view .LVU1151
 3443                             	.LVL343:
 375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3444                             		.loc 1 375 16 is_stmt 0 view .LVU1152
 3445 01a7 EF A4                   		mov.L	r10, r4
 375:../src/smc_gen/r_can_rx/src/r_can_rx.c ****         {
 3446                             		.loc 1 375 9 view .LVU1153
 3447 01a9 2E D6                   		bra	.L319
 3448                             	.LVL344:
 3449                             	.L341:
 388:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3450                             		.loc 1 388 5 is_stmt 1 view .LVU1154
 388:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3451                             		.loc 1 388 32 is_stmt 0 view .LVU1155
 3452 01ab DE 7A 20 03             		mov.W	1600[r7], r10
 3453 01af 78 5A                   		bset	#5, r10
 3454 01b1 DB 7A 20 03             		mov.W	r10, 1600[r7]
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3455                             		.loc 1 391 5 is_stmt 1 view .LVU1156
 242:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3456                             		.loc 1 242 14 is_stmt 0 view .LVU1157
 3457 01b5 FB AA 00 20             		mov.L	#0x2000, r10
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3458                             		.loc 1 391 11 view .LVU1158
 3459 01b9 2E 03                   		bra	.L324
 3460                             	.LVL345:
 3461                             	.L326:
 394:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3462                             		.loc 1 394 9 is_stmt 1 view .LVU1159
 3463                             	 ; 394 "../src/smc_gen/r_can_rx/src/r_can_rx.c" 1
 3464 01bb 03                      		nop
 3465                             	 ; 0 "" 2
 3466                             	.LVL346:
 3467                             	.L324:
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3468                             		.loc 1 391 34 is_stmt 0 view .LVU1160
 3469 01bc DE 75 20 03             		mov.W	1600[r7], r5
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3470                             		.loc 1 391 11 view .LVU1161
 3471 01c0 FD 74 C5 20             		tst	#32, r5
 3472 01c4 15                      		beq	.L325
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3473                             		.loc 1 391 41 discriminator 1 view .LVU1162
 3474 01c5 60 1A                   		sub	#1, r10
 3475                             	.LVL347:
 391:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3476                             		.loc 1 391 41 discriminator 1 view .LVU1163
 3477 01c7 21 F4                   		bne	.L326
 3478                             	.L325:
 396:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3479                             		.loc 1 396 5 is_stmt 1 view .LVU1164
 396:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3480                             		.loc 1 396 8 is_stmt 0 view .LVU1165
 3481 01c9 61 0A                   		cmp	#0, r10
 3482 01cb 1B                      		bne	.L327
 398:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3483                             		.loc 1 398 9 is_stmt 1 view .LVU1166
 398:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3484                             		.loc 1 398 20 is_stmt 0 view .LVU1167
 3485 01cc 78 C1                   		bset	#12, r1
 3486                             	.LVL348:
 3487                             	.L327:
 402:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3488                             		.loc 1 402 5 is_stmt 1 view .LVU1168
 402:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3489                             		.loc 1 402 29 is_stmt 0 view .LVU1169
 3490 01ce DE 75 21 03             		mov.W	1602[r7], r5
 402:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3491                             		.loc 1 402 8 view .LVU1170
 3492 01d2 FD 78 C5 80 00          		tst	#0x80, r5
 3493 01d7 13                      		beq	.L328
 404:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3494                             		.loc 1 404 9 is_stmt 1 view .LVU1171
 404:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3495                             		.loc 1 404 20 is_stmt 0 view .LVU1172
 3496 01d8 78 B1                   		bset	#11, r1
 3497                             	.LVL349:
 3498                             	.L328:
 408:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3499                             		.loc 1 408 5 is_stmt 1 view .LVU1173
 408:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3500                             		.loc 1 408 26 is_stmt 0 view .LVU1174
 3501 01da CE 7A 4D 06             		mov.B	1613[r7], r10
 3502                             	.LVL350:
 408:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3503                             		.loc 1 408 8 view .LVU1175
 3504 01de 5B AA                   		movu.B	r10, r10
 3505 01e0 61 0A                   		cmp	#0, r10
 3506 01e2 13                      		beq	.L329
 410:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3507                             		.loc 1 410 9 is_stmt 1 view .LVU1176
 410:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3508                             		.loc 1 410 20 is_stmt 0 view .LVU1177
 3509 01e3 78 B1                   		bset	#11, r1
 3510                             	.LVL351:
 3511                             	.L329:
 412:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3512                             		.loc 1 412 5 is_stmt 1 view .LVU1178
 412:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3513                             		.loc 1 412 28 is_stmt 0 view .LVU1179
 3514 01e5 FA 74 4D 06 00          		mov.B	#0, 1613[r7]
 415:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3515                             		.loc 1 415 5 is_stmt 1 view .LVU1180
 415:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3516                             		.loc 1 415 26 is_stmt 0 view .LVU1181
 3517 01ea CE 7A 50 06             		mov.B	1616[r7], r10
 415:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     {
 3518                             		.loc 1 415 8 view .LVU1182
 3519 01ee 5B AA                   		movu.B	r10, r10
 3520 01f0 61 0A                   		cmp	#0, r10
 3521 01f2 13                      		beq	.L330
 417:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3522                             		.loc 1 417 9 is_stmt 1 view .LVU1183
 417:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3523                             		.loc 1 417 20 is_stmt 0 view .LVU1184
 3524 01f3 78 B1                   		bset	#11, r1
 3525                             	.LVL352:
 3526                             	.L330:
 419:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3527                             		.loc 1 419 5 is_stmt 1 view .LVU1185
 419:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3528                             		.loc 1 419 28 is_stmt 0 view .LVU1186
 3529 01f5 FA 74 50 06 00          		mov.B	#0, 1616[r7]
 421:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3530                             		.loc 1 421 5 is_stmt 1 view .LVU1187
 3531                             	.LVL353:
 3532                             		.balign 8,3,2
 3533                             	.L304:
 422:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3534                             		.loc 1 422 1 is_stmt 0 view .LVU1188
 3535 01fa 3F 6C 0B                		rtsd	#44, r6-r12
 3536                             	.LVL354:
 3537                             	.L331:
 245:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3538                             		.loc 1 245 5 view .LVU1189
 3539 01fd FB 1E 00 00 08          		mov.L	#0x80000, r1
 3540                             	.LVL355:
 245:../src/smc_gen/r_can_rx/src/r_can_rx.c **** 
 3541                             		.loc 1 245 5 view .LVU1190
 3542 0202 2E F8                   		bra	.L304
 3543                             	.LVL356:
 3544                             	.L332:
 253:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3545                             		.loc 1 253 16 view .LVU1191
 3546 0204 75 41 20                		mov.L	#32, r1
 3547                             	.LVL357:
 253:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3548                             		.loc 1 253 16 view .LVU1192
 3549 0207 2E F3                   		bra	.L304
 3550                             	.LVL358:
 3551                             	.L333:
 316:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     }
 3552                             		.loc 1 316 16 view .LVU1193
 3553 0209 66 21                   		mov.L	#2, r1
 3554 020b 2E EF                   		bra	.L304
 3555                             	.LFE3:
 3557 020d FC 13 00                		.section	.text.CAN0_TXM0_ISR,"ax",@progbits
 3558                             		.global	_CAN0_TXM0_ISR
 3560                             	_CAN0_TXM0_ISR:
 3561                             	.LFB23:
2340:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_tx_callback[0]();
 3562                             		.loc 1 2340 1 is_stmt 1 view -0
 3563                             		.global	$tableentry$180$.rvectors
 3564                             	$tableentry$180$.rvectors:
 3565                             		; Note: Interrupt Handler
 3566 0000 6E EF                   		pushm	r14-r15
 3567                             	.LCFI23:
 3568 0002 6E 15                   		pushm	r1-r5
 3569                             	.LCFI24:
 3570 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 3571 0009 A8 1B                   		mov.L	4[r1], r3
 3572 000b EC 12                   		mov.L	[r1], r2
 3573 000d 7E A2                   		push.l	r2
 3574                             	.LCFI25:
 3575 000f 7E A3                   		push.l	r3
 3576                             	.LCFI26:
2341:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3577                             		.loc 1 2341 5 view .LVU1195
2341:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3578                             		.loc 1 2341 20 is_stmt 0 view .LVU1196
 3579 0011 FB 52 00 00 00 00       		mov.L	#_can_tx_callback, r5
 3580 0017 EC 55                   		mov.L	[r5], r5
2341:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3581                             		.loc 1 2341 5 view .LVU1197
 3582 0019 7F 15                   		jsr	r5
 3583                             	.LVL359:
2342:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3584                             		.loc 1 2342 1 view .LVU1198
 3585 001b 7E B3                   		pop	r3
 3586 001d 7E B2                   		pop	r2
 3587 001f FB 1E 30 14 08          		mov.L	#0x81430, r1
 3588 0024 E3 12                   		mov.L	r2, [r1]
 3589 0026 A0 1B                   		mov.L	r3, 4[r1]
 3590 0028 6F 15                   		popm	r1-r5
 3591 002a 6F EF                   		popm	r14-r15
 3592 002c 7F 95                   		rte
 3593                             	.LFE23:
 3595                             		.section	.text.CAN0_TXF0_ISR,"ax",@progbits
 3596                             		.global	_CAN0_TXF0_ISR
 3598                             	_CAN0_TXF0_ISR:
 3599                             	.LFB24:
2355:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_txf_callback[0]();
 3600                             		.loc 1 2355 1 is_stmt 1 view -0
 3601                             		.global	$tableentry$178$.rvectors
 3602                             	$tableentry$178$.rvectors:
 3603                             		; Note: Interrupt Handler
 3604 0000 6E EF                   		pushm	r14-r15
 3605                             	.LCFI27:
 3606 0002 6E 15                   		pushm	r1-r5
 3607                             	.LCFI28:
 3608 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 3609 0009 A8 1B                   		mov.L	4[r1], r3
 3610 000b EC 12                   		mov.L	[r1], r2
 3611 000d 7E A2                   		push.l	r2
 3612                             	.LCFI29:
 3613 000f 7E A3                   		push.l	r3
 3614                             	.LCFI30:
2356:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3615                             		.loc 1 2356 5 view .LVU1200
2356:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3616                             		.loc 1 2356 21 is_stmt 0 view .LVU1201
 3617 0011 FB 52 00 00 00 00       		mov.L	#_can_txf_callback, r5
 3618 0017 EC 55                   		mov.L	[r5], r5
2356:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3619                             		.loc 1 2356 5 view .LVU1202
 3620 0019 7F 15                   		jsr	r5
 3621                             	.LVL360:
2357:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3622                             		.loc 1 2357 1 view .LVU1203
 3623 001b 7E B3                   		pop	r3
 3624 001d 7E B2                   		pop	r2
 3625 001f FB 1E 30 14 08          		mov.L	#0x81430, r1
 3626 0024 E3 12                   		mov.L	r2, [r1]
 3627 0026 A0 1B                   		mov.L	r3, 4[r1]
 3628 0028 6F 15                   		popm	r1-r5
 3629 002a 6F EF                   		popm	r14-r15
 3630 002c 7F 95                   		rte
 3631                             	.LFE24:
 3633                             		.section	.text.CAN0_RXM0_ISR,"ax",@progbits
 3634                             		.global	_CAN0_RXM0_ISR
 3636                             	_CAN0_RXM0_ISR:
 3637                             	.LFB25:
2370:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rx_callback[0]();
 3638                             		.loc 1 2370 1 is_stmt 1 view -0
 3639                             		.global	$tableentry$179$.rvectors
 3640                             	$tableentry$179$.rvectors:
 3641                             		; Note: Interrupt Handler
 3642 0000 6E EF                   		pushm	r14-r15
 3643                             	.LCFI31:
 3644 0002 6E 15                   		pushm	r1-r5
 3645                             	.LCFI32:
 3646 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 3647 0009 A8 1B                   		mov.L	4[r1], r3
 3648 000b EC 12                   		mov.L	[r1], r2
 3649 000d 7E A2                   		push.l	r2
 3650                             	.LCFI33:
 3651 000f 7E A3                   		push.l	r3
 3652                             	.LCFI34:
2371:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3653                             		.loc 1 2371 5 view .LVU1205
2371:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3654                             		.loc 1 2371 20 is_stmt 0 view .LVU1206
 3655 0011 FB 52 00 00 00 00       		mov.L	#_can_rx_callback, r5
 3656 0017 EC 55                   		mov.L	[r5], r5
2371:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3657                             		.loc 1 2371 5 view .LVU1207
 3658 0019 7F 15                   		jsr	r5
 3659                             	.LVL361:
2372:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3660                             		.loc 1 2372 1 view .LVU1208
 3661 001b 7E B3                   		pop	r3
 3662 001d 7E B2                   		pop	r2
 3663 001f FB 1E 30 14 08          		mov.L	#0x81430, r1
 3664 0024 E3 12                   		mov.L	r2, [r1]
 3665 0026 A0 1B                   		mov.L	r3, 4[r1]
 3666 0028 6F 15                   		popm	r1-r5
 3667 002a 6F EF                   		popm	r14-r15
 3668 002c 7F 95                   		rte
 3669                             	.LFE25:
 3671                             		.section	.text.CAN0_RXF0_ISR,"ax",@progbits
 3672                             		.global	_CAN0_RXF0_ISR
 3674                             	_CAN0_RXF0_ISR:
 3675                             	.LFB26:
2385:../src/smc_gen/r_can_rx/src/r_can_rx.c ****     can_rxf_callback[0]();
 3676                             		.loc 1 2385 1 is_stmt 1 view -0
 3677                             		.global	$tableentry$177$.rvectors
 3678                             	$tableentry$177$.rvectors:
 3679                             		; Note: Interrupt Handler
 3680 0000 6E EF                   		pushm	r14-r15
 3681                             	.LCFI35:
 3682 0002 6E 15                   		pushm	r1-r5
 3683                             	.LCFI36:
 3684 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 3685 0009 A8 1B                   		mov.L	4[r1], r3
 3686 000b EC 12                   		mov.L	[r1], r2
 3687 000d 7E A2                   		push.l	r2
 3688                             	.LCFI37:
 3689 000f 7E A3                   		push.l	r3
 3690                             	.LCFI38:
2386:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3691                             		.loc 1 2386 5 view .LVU1210
2386:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3692                             		.loc 1 2386 21 is_stmt 0 view .LVU1211
 3693 0011 FB 52 00 00 00 00       		mov.L	#_can_rxf_callback, r5
 3694 0017 EC 55                   		mov.L	[r5], r5
2386:../src/smc_gen/r_can_rx/src/r_can_rx.c **** }
 3695                             		.loc 1 2386 5 view .LVU1212
 3696 0019 7F 15                   		jsr	r5
 3697                             	.LVL362:
2387:../src/smc_gen/r_can_rx/src/r_can_rx.c **** /******************************************************************************
 3698                             		.loc 1 2387 1 view .LVU1213
 3699 001b 7E B3                   		pop	r3
 3700 001d 7E B2                   		pop	r2
 3701 001f FB 1E 30 14 08          		mov.L	#0x81430, r1
 3702 0024 E3 12                   		mov.L	r2, [r1]
 3703 0026 A0 1B                   		mov.L	r3, 4[r1]
 3704 0028 6F 15                   		popm	r1-r5
 3705 002a 6F EF                   		popm	r14-r15
 3706 002c 7F 95                   		rte
 3707                             	.LFE26:
 3709                             		.global	_can_err_callback
 3710                             		.section	.bss.can_err_callback,"aw",@nobits
 3711                             		.balign 4
 3714                             	_can_err_callback:
 3715 0000 00 00 00 00 00 00 00 00 		.zero	12
 3715      00 00 00 00 
 3716                             		.global	_can_rxf_callback
 3717                             		.section	.bss.can_rxf_callback,"aw",@nobits
 3718                             		.balign 4
 3721                             	_can_rxf_callback:
 3722 0000 00 00 00 00 00 00 00 00 		.zero	12
 3722      00 00 00 00 
 3723                             		.global	_can_rx_callback
 3724                             		.section	.bss.can_rx_callback,"aw",@nobits
 3725                             		.balign 4
 3728                             	_can_rx_callback:
 3729 0000 00 00 00 00 00 00 00 00 		.zero	12
 3729      00 00 00 00 
 3730                             		.global	_can_txf_callback
 3731                             		.section	.bss.can_txf_callback,"aw",@nobits
 3732                             		.balign 4
 3735                             	_can_txf_callback:
 3736 0000 00 00 00 00 00 00 00 00 		.zero	12
 3736      00 00 00 00 
 3737                             		.global	_can_tx_callback
 3738                             		.section	.bss.can_tx_callback,"aw",@nobits
 3739                             		.balign 4
 3742                             	_can_tx_callback:
 3743 0000 00 00 00 00 00 00 00 00 		.zero	12
 3743      00 00 00 00 
 3744                             		.section	.rodata.CAN_CHANNELS,"a"
 3745                             		.balign 4
 3748                             	_CAN_CHANNELS:
 3749 0000 00 02 09 00             		.long	0x90200
 3750 0004 00 12 09 00             		.long	0x91200
 3751 0008 00 22 09 00             		.long	0x92200
 3752                             		.section	.rodata.bit_set,"a"
 3753                             		.balign 4
 3756                             	_bit_set:
 3757 0000 01 00 00 00             		.long	1
 3758 0004 02 00 00 00             		.long	2
 3759 0008 04 00 00 00             		.long	4
 3760 000c 08 00 00 00             		.long	8
 3761 0010 10 00 00 00             		.long	16
 3762 0014 20 00 00 00             		.long	32
 3763 0018 40 00 00 00             		.long	0x40
 3764 001c 80 00 00 00             		.long	0x80
 3765 0020 00 01 00 00             		.long	0x100
 3766 0024 00 02 00 00             		.long	0x200
 3767 0028 00 04 00 00             		.long	0x400
 3768 002c 00 08 00 00             		.long	0x800
 3769 0030 00 10 00 00             		.long	0x1000
 3770 0034 00 20 00 00             		.long	0x2000
 3771 0038 00 40 00 00             		.long	0x4000
 3772 003c 00 80 00 00             		.long	0x8000
 3773 0040 00 00 01 00             		.long	0x10000
 3774 0044 00 00 02 00             		.long	0x20000
 3775 0048 00 00 04 00             		.long	0x40000
 3776 004c 00 00 08 00             		.long	0x80000
 3777 0050 00 00 10 00             		.long	0x100000
 3778 0054 00 00 20 00             		.long	0x200000
 3779 0058 00 00 40 00             		.long	0x400000
 3780 005c 00 00 80 00             		.long	0x800000
 3781 0060 00 00 00 01             		.long	0x1000000
 3782 0064 00 00 00 02             		.long	0x2000000
 3783 0068 00 00 00 04             		.long	0x4000000
 3784 006c 00 00 00 08             		.long	0x8000000
 3785 0070 00 00 00 10             		.long	0x10000000
 3786 0074 00 00 00 20             		.long	0x20000000
 3787 0078 00 00 00 40             		.long	0x40000000
 3788 007c 00 00 00 80             		.long	-2147483648
 4334                             	.Letext0:
 4335                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 4336                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 4337                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 4338                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 4339                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 4340                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 4341                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 4342                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 4343                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 4344                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/r_bsp_c
 4345                             		.file 12 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_int
 4346                             		.file 13 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_can_rx/r_can_rx_if.h"
 4347                             		.file 14 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_bsp_int
