#[doc = "Register `cgen_m` reader"]
pub type R = crate::R<CGEN_M_SPEC>;
#[doc = "Register `cgen_m` writer"]
pub type W = crate::W<CGEN_M_SPEC>;
#[doc = "Field `cgen_m_cpu` reader - "]
pub type CGEN_M_CPU_R = crate::BitReader;
#[doc = "Field `cgen_m_cpu` writer - "]
pub type CGEN_M_CPU_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd0` reader - "]
pub type CGEN_S1_RSVD0_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd0` writer - "]
pub type CGEN_S1_RSVD0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s0` reader - "]
pub type CGEN_S0_R = crate::BitReader;
#[doc = "Field `cgen_s0` writer - "]
pub type CGEN_S0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_m_sdu` reader - "]
pub type CGEN_M_SDU_R = crate::BitReader;
#[doc = "Field `cgen_m_sdu` writer - "]
pub type CGEN_M_SDU_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_m_sec` reader - "]
pub type CGEN_M_SEC_R = crate::BitReader;
#[doc = "Field `cgen_m_sec` writer - "]
pub type CGEN_M_SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_gpip` reader - "]
pub type CGEN_S1_GPIP_R = crate::BitReader;
#[doc = "Field `cgen_s1_gpip` writer - "]
pub type CGEN_S1_GPIP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_m_dma` reader - "]
pub type CGEN_M_DMA_R = crate::BitReader;
#[doc = "Field `cgen_m_dma` writer - "]
pub type CGEN_M_DMA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_sec_dbg` reader - "]
pub type CGEN_S1_SEC_DBG_R = crate::BitReader;
#[doc = "Field `cgen_s1_sec_dbg` writer - "]
pub type CGEN_S1_SEC_DBG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_m_cci` reader - "]
pub type CGEN_M_CCI_R = crate::BitReader;
#[doc = "Field `cgen_m_cci` writer - "]
pub type CGEN_M_CCI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_sec_eng` reader - "]
pub type CGEN_S1_SEC_ENG_R = crate::BitReader;
#[doc = "Field `cgen_s1_sec_eng` writer - "]
pub type CGEN_S1_SEC_ENG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s2_wifi` reader - "]
pub type CGEN_S2_WIFI_R = crate::BitReader;
#[doc = "Field `cgen_s2_wifi` writer - "]
pub type CGEN_S2_WIFI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_tz` reader - "]
pub type CGEN_S1_TZ_R = crate::BitReader;
#[doc = "Field `cgen_s1_tz` writer - "]
pub type CGEN_S1_TZ_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd6` reader - "]
pub type CGEN_S1_RSVD6_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd6` writer - "]
pub type CGEN_S1_RSVD6_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ef_ctrl` reader - "]
pub type CGEN_S1_EF_CTRL_R = crate::BitReader;
#[doc = "Field `cgen_s1_ef_ctrl` writer - "]
pub type CGEN_S1_EF_CTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd8` reader - "]
pub type CGEN_S1_RSVD8_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd8` writer - "]
pub type CGEN_S1_RSVD8_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd9` reader - "]
pub type CGEN_S1_RSVD9_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd9` writer - "]
pub type CGEN_S1_RSVD9_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd10` reader - "]
pub type CGEN_S1_RSVD10_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd10` writer - "]
pub type CGEN_S1_RSVD10_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s3_bt_ble2` reader - "]
pub type CGEN_S3_BT_BLE2_R = crate::BitReader;
#[doc = "Field `cgen_s3_bt_ble2` writer - "]
pub type CGEN_S3_BT_BLE2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_sf_ctrl` reader - "]
pub type CGEN_S1_SF_CTRL_R = crate::BitReader;
#[doc = "Field `cgen_s1_sf_ctrl` writer - "]
pub type CGEN_S1_SF_CTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s3_m1542` reader - "]
pub type CGEN_S3_M1542_R = crate::BitReader;
#[doc = "Field `cgen_s3_m1542` writer - "]
pub type CGEN_S3_M1542_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_dma` reader - "]
pub type CGEN_S1_DMA_R = crate::BitReader;
#[doc = "Field `cgen_s1_dma` writer - "]
pub type CGEN_S1_DMA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd13` reader - "]
pub type CGEN_S1_RSVD13_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd13` writer - "]
pub type CGEN_S1_RSVD13_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd14` reader - "]
pub type CGEN_S1_RSVD14_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd14` writer - "]
pub type CGEN_S1_RSVD14_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_rsvd15` reader - "]
pub type CGEN_S1_RSVD15_R = crate::BitReader;
#[doc = "Field `cgen_s1_rsvd15` writer - "]
pub type CGEN_S1_RSVD15_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_uart0` reader - "]
pub type CGEN_S1A_UART0_R = crate::BitReader;
#[doc = "Field `cgen_s1a_uart0` writer - "]
pub type CGEN_S1A_UART0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_emi_misc` reader - "]
pub type CGEN_S1_EXT_EMI_MISC_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_emi_misc` writer - "]
pub type CGEN_S1_EXT_EMI_MISC_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_uart1` reader - "]
pub type CGEN_S1A_UART1_R = crate::BitReader;
#[doc = "Field `cgen_s1a_uart1` writer - "]
pub type CGEN_S1A_UART1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_psram0_ctrl` reader - "]
pub type CGEN_S1_EXT_PSRAM0_CTRL_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_psram0_ctrl` writer - "]
pub type CGEN_S1_EXT_PSRAM0_CTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_spi` reader - "]
pub type CGEN_S1A_SPI_R = crate::BitReader;
#[doc = "Field `cgen_s1a_spi` writer - "]
pub type CGEN_S1A_SPI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_psram_ctrl` reader - "]
pub type CGEN_S1_EXT_PSRAM_CTRL_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_psram_ctrl` writer - "]
pub type CGEN_S1_EXT_PSRAM_CTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_i2c` reader - "]
pub type CGEN_S1A_I2C_R = crate::BitReader;
#[doc = "Field `cgen_s1a_i2c` writer - "]
pub type CGEN_S1A_I2C_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_usb` reader - "]
pub type CGEN_S1_EXT_USB_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_usb` writer - "]
pub type CGEN_S1_EXT_USB_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_pwm` reader - "]
pub type CGEN_S1A_PWM_R = crate::BitReader;
#[doc = "Field `cgen_s1a_pwm` writer - "]
pub type CGEN_S1A_PWM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_mix2` reader - "]
pub type CGEN_S1_EXT_MIX2_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_mix2` writer - "]
pub type CGEN_S1_EXT_MIX2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_timer` reader - "]
pub type CGEN_S1A_TIMER_R = crate::BitReader;
#[doc = "Field `cgen_s1a_timer` writer - "]
pub type CGEN_S1A_TIMER_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_audio` reader - "]
pub type CGEN_S1_EXT_AUDIO_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_audio` writer - "]
pub type CGEN_S1_EXT_AUDIO_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_ir` reader - "]
pub type CGEN_S1A_IR_R = crate::BitReader;
#[doc = "Field `cgen_s1a_ir` writer - "]
pub type CGEN_S1A_IR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_sdh` reader - "]
pub type CGEN_S1_EXT_SDH_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_sdh` writer - "]
pub type CGEN_S1_EXT_SDH_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_cks` reader - "]
pub type CGEN_S1A_CKS_R = crate::BitReader;
#[doc = "Field `cgen_s1a_cks` writer - "]
pub type CGEN_S1A_CKS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_emac` reader - "]
pub type CGEN_S1_EXT_EMAC_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_emac` writer - "]
pub type CGEN_S1_EXT_EMAC_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_dbi` reader - "]
pub type CGEN_S1A_DBI_R = crate::BitReader;
#[doc = "Field `cgen_s1a_dbi` writer - "]
pub type CGEN_S1A_DBI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_dma2` reader - "]
pub type CGEN_S1_EXT_DMA2_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_dma2` writer - "]
pub type CGEN_S1_EXT_DMA2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_i2c1` reader - "]
pub type CGEN_S1A_I2C1_R = crate::BitReader;
#[doc = "Field `cgen_s1a_i2c1` writer - "]
pub type CGEN_S1A_I2C1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_pio` reader - "]
pub type CGEN_S1_EXT_PIO_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_pio` writer - "]
pub type CGEN_S1_EXT_PIO_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_uart2` reader - "]
pub type CGEN_S1A_UART2_R = crate::BitReader;
#[doc = "Field `cgen_s1a_uart2` writer - "]
pub type CGEN_S1A_UART2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_rsvd10` reader - "]
pub type CGEN_S1_EXT_RSVD10_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_rsvd10` writer - "]
pub type CGEN_S1_EXT_RSVD10_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_rsvd11` reader - "]
pub type CGEN_S1A_RSVD11_R = crate::BitReader;
#[doc = "Field `cgen_s1a_rsvd11` writer - "]
pub type CGEN_S1A_RSVD11_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1_ext_rsvd11` reader - "]
pub type CGEN_S1_EXT_RSVD11_R = crate::BitReader;
#[doc = "Field `cgen_s1_ext_rsvd11` writer - "]
pub type CGEN_S1_EXT_RSVD11_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_rsvd12` reader - "]
pub type CGEN_S1A_RSVD12_R = crate::BitReader;
#[doc = "Field `cgen_s1a_rsvd12` writer - "]
pub type CGEN_S1A_RSVD12_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_rsvd13` reader - "]
pub type CGEN_S1A_RSVD13_R = crate::BitReader;
#[doc = "Field `cgen_s1a_rsvd13` writer - "]
pub type CGEN_S1A_RSVD13_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_rsvd14` reader - "]
pub type CGEN_S1A_RSVD14_R = crate::BitReader;
#[doc = "Field `cgen_s1a_rsvd14` writer - "]
pub type CGEN_S1A_RSVD14_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `cgen_s1a_rsvd15` reader - "]
pub type CGEN_S1A_RSVD15_R = crate::BitReader;
#[doc = "Field `cgen_s1a_rsvd15` writer - "]
pub type CGEN_S1A_RSVD15_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn cgen_m_cpu(&self) -> CGEN_M_CPU_R {
        CGEN_M_CPU_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn cgen_s1_rsvd0(&self) -> CGEN_S1_RSVD0_R {
        CGEN_S1_RSVD0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn cgen_s0(&self) -> CGEN_S0_R {
        CGEN_S0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn cgen_m_sdu(&self) -> CGEN_M_SDU_R {
        CGEN_M_SDU_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn cgen_m_sec(&self) -> CGEN_M_SEC_R {
        CGEN_M_SEC_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn cgen_s1_gpip(&self) -> CGEN_S1_GPIP_R {
        CGEN_S1_GPIP_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn cgen_m_dma(&self) -> CGEN_M_DMA_R {
        CGEN_M_DMA_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn cgen_s1_sec_dbg(&self) -> CGEN_S1_SEC_DBG_R {
        CGEN_S1_SEC_DBG_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn cgen_m_cci(&self) -> CGEN_M_CCI_R {
        CGEN_M_CCI_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn cgen_s1_sec_eng(&self) -> CGEN_S1_SEC_ENG_R {
        CGEN_S1_SEC_ENG_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn cgen_s2_wifi(&self) -> CGEN_S2_WIFI_R {
        CGEN_S2_WIFI_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn cgen_s1_tz(&self) -> CGEN_S1_TZ_R {
        CGEN_S1_TZ_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn cgen_s1_rsvd6(&self) -> CGEN_S1_RSVD6_R {
        CGEN_S1_RSVD6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn cgen_s1_ef_ctrl(&self) -> CGEN_S1_EF_CTRL_R {
        CGEN_S1_EF_CTRL_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn cgen_s1_rsvd8(&self) -> CGEN_S1_RSVD8_R {
        CGEN_S1_RSVD8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn cgen_s1_rsvd9(&self) -> CGEN_S1_RSVD9_R {
        CGEN_S1_RSVD9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn cgen_s1_rsvd10(&self) -> CGEN_S1_RSVD10_R {
        CGEN_S1_RSVD10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn cgen_s3_bt_ble2(&self) -> CGEN_S3_BT_BLE2_R {
        CGEN_S3_BT_BLE2_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn cgen_s1_sf_ctrl(&self) -> CGEN_S1_SF_CTRL_R {
        CGEN_S1_SF_CTRL_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn cgen_s3_m1542(&self) -> CGEN_S3_M1542_R {
        CGEN_S3_M1542_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn cgen_s1_dma(&self) -> CGEN_S1_DMA_R {
        CGEN_S1_DMA_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn cgen_s1_rsvd13(&self) -> CGEN_S1_RSVD13_R {
        CGEN_S1_RSVD13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn cgen_s1_rsvd14(&self) -> CGEN_S1_RSVD14_R {
        CGEN_S1_RSVD14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn cgen_s1_rsvd15(&self) -> CGEN_S1_RSVD15_R {
        CGEN_S1_RSVD15_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn cgen_s1a_uart0(&self) -> CGEN_S1A_UART0_R {
        CGEN_S1A_UART0_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn cgen_s1_ext_emi_misc(&self) -> CGEN_S1_EXT_EMI_MISC_R {
        CGEN_S1_EXT_EMI_MISC_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn cgen_s1a_uart1(&self) -> CGEN_S1A_UART1_R {
        CGEN_S1A_UART1_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn cgen_s1_ext_psram0_ctrl(&self) -> CGEN_S1_EXT_PSRAM0_CTRL_R {
        CGEN_S1_EXT_PSRAM0_CTRL_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn cgen_s1a_spi(&self) -> CGEN_S1A_SPI_R {
        CGEN_S1A_SPI_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn cgen_s1_ext_psram_ctrl(&self) -> CGEN_S1_EXT_PSRAM_CTRL_R {
        CGEN_S1_EXT_PSRAM_CTRL_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn cgen_s1a_i2c(&self) -> CGEN_S1A_I2C_R {
        CGEN_S1A_I2C_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn cgen_s1_ext_usb(&self) -> CGEN_S1_EXT_USB_R {
        CGEN_S1_EXT_USB_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn cgen_s1a_pwm(&self) -> CGEN_S1A_PWM_R {
        CGEN_S1A_PWM_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn cgen_s1_ext_mix2(&self) -> CGEN_S1_EXT_MIX2_R {
        CGEN_S1_EXT_MIX2_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn cgen_s1a_timer(&self) -> CGEN_S1A_TIMER_R {
        CGEN_S1A_TIMER_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn cgen_s1_ext_audio(&self) -> CGEN_S1_EXT_AUDIO_R {
        CGEN_S1_EXT_AUDIO_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn cgen_s1a_ir(&self) -> CGEN_S1A_IR_R {
        CGEN_S1A_IR_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn cgen_s1_ext_sdh(&self) -> CGEN_S1_EXT_SDH_R {
        CGEN_S1_EXT_SDH_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn cgen_s1a_cks(&self) -> CGEN_S1A_CKS_R {
        CGEN_S1A_CKS_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn cgen_s1_ext_emac(&self) -> CGEN_S1_EXT_EMAC_R {
        CGEN_S1_EXT_EMAC_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn cgen_s1a_dbi(&self) -> CGEN_S1A_DBI_R {
        CGEN_S1A_DBI_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn cgen_s1_ext_dma2(&self) -> CGEN_S1_EXT_DMA2_R {
        CGEN_S1_EXT_DMA2_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    pub fn cgen_s1a_i2c1(&self) -> CGEN_S1A_I2C1_R {
        CGEN_S1A_I2C1_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    pub fn cgen_s1_ext_pio(&self) -> CGEN_S1_EXT_PIO_R {
        CGEN_S1_EXT_PIO_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn cgen_s1a_uart2(&self) -> CGEN_S1A_UART2_R {
        CGEN_S1A_UART2_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn cgen_s1_ext_rsvd10(&self) -> CGEN_S1_EXT_RSVD10_R {
        CGEN_S1_EXT_RSVD10_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    pub fn cgen_s1a_rsvd11(&self) -> CGEN_S1A_RSVD11_R {
        CGEN_S1A_RSVD11_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    pub fn cgen_s1_ext_rsvd11(&self) -> CGEN_S1_EXT_RSVD11_R {
        CGEN_S1_EXT_RSVD11_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    pub fn cgen_s1a_rsvd12(&self) -> CGEN_S1A_RSVD12_R {
        CGEN_S1A_RSVD12_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn cgen_s1a_rsvd13(&self) -> CGEN_S1A_RSVD13_R {
        CGEN_S1A_RSVD13_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn cgen_s1a_rsvd14(&self) -> CGEN_S1A_RSVD14_R {
        CGEN_S1A_RSVD14_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    pub fn cgen_s1a_rsvd15(&self) -> CGEN_S1A_RSVD15_R {
        CGEN_S1A_RSVD15_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_m_cpu(&mut self) -> CGEN_M_CPU_W<CGEN_M_SPEC> {
        CGEN_M_CPU_W::new(self, 0)
    }
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd0(&mut self) -> CGEN_S1_RSVD0_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD0_W::new(self, 0)
    }
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s0(&mut self) -> CGEN_S0_W<CGEN_M_SPEC> {
        CGEN_S0_W::new(self, 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_m_sdu(&mut self) -> CGEN_M_SDU_W<CGEN_M_SPEC> {
        CGEN_M_SDU_W::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_m_sec(&mut self) -> CGEN_M_SEC_W<CGEN_M_SPEC> {
        CGEN_M_SEC_W::new(self, 2)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_gpip(&mut self) -> CGEN_S1_GPIP_W<CGEN_M_SPEC> {
        CGEN_S1_GPIP_W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_m_dma(&mut self) -> CGEN_M_DMA_W<CGEN_M_SPEC> {
        CGEN_M_DMA_W::new(self, 3)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_sec_dbg(&mut self) -> CGEN_S1_SEC_DBG_W<CGEN_M_SPEC> {
        CGEN_S1_SEC_DBG_W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_m_cci(&mut self) -> CGEN_M_CCI_W<CGEN_M_SPEC> {
        CGEN_M_CCI_W::new(self, 4)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_sec_eng(&mut self) -> CGEN_S1_SEC_ENG_W<CGEN_M_SPEC> {
        CGEN_S1_SEC_ENG_W::new(self, 4)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s2_wifi(&mut self) -> CGEN_S2_WIFI_W<CGEN_M_SPEC> {
        CGEN_S2_WIFI_W::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_tz(&mut self) -> CGEN_S1_TZ_W<CGEN_M_SPEC> {
        CGEN_S1_TZ_W::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd6(&mut self) -> CGEN_S1_RSVD6_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD6_W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ef_ctrl(&mut self) -> CGEN_S1_EF_CTRL_W<CGEN_M_SPEC> {
        CGEN_S1_EF_CTRL_W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd8(&mut self) -> CGEN_S1_RSVD8_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD8_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd9(&mut self) -> CGEN_S1_RSVD9_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD9_W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd10(&mut self) -> CGEN_S1_RSVD10_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD10_W::new(self, 10)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s3_bt_ble2(&mut self) -> CGEN_S3_BT_BLE2_W<CGEN_M_SPEC> {
        CGEN_S3_BT_BLE2_W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_sf_ctrl(&mut self) -> CGEN_S1_SF_CTRL_W<CGEN_M_SPEC> {
        CGEN_S1_SF_CTRL_W::new(self, 11)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s3_m1542(&mut self) -> CGEN_S3_M1542_W<CGEN_M_SPEC> {
        CGEN_S3_M1542_W::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_dma(&mut self) -> CGEN_S1_DMA_W<CGEN_M_SPEC> {
        CGEN_S1_DMA_W::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd13(&mut self) -> CGEN_S1_RSVD13_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD13_W::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd14(&mut self) -> CGEN_S1_RSVD14_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD14_W::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_rsvd15(&mut self) -> CGEN_S1_RSVD15_W<CGEN_M_SPEC> {
        CGEN_S1_RSVD15_W::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_uart0(&mut self) -> CGEN_S1A_UART0_W<CGEN_M_SPEC> {
        CGEN_S1A_UART0_W::new(self, 16)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_emi_misc(&mut self) -> CGEN_S1_EXT_EMI_MISC_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_EMI_MISC_W::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_uart1(&mut self) -> CGEN_S1A_UART1_W<CGEN_M_SPEC> {
        CGEN_S1A_UART1_W::new(self, 17)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_psram0_ctrl(&mut self) -> CGEN_S1_EXT_PSRAM0_CTRL_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_PSRAM0_CTRL_W::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_spi(&mut self) -> CGEN_S1A_SPI_W<CGEN_M_SPEC> {
        CGEN_S1A_SPI_W::new(self, 18)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_psram_ctrl(&mut self) -> CGEN_S1_EXT_PSRAM_CTRL_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_PSRAM_CTRL_W::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_i2c(&mut self) -> CGEN_S1A_I2C_W<CGEN_M_SPEC> {
        CGEN_S1A_I2C_W::new(self, 19)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_usb(&mut self) -> CGEN_S1_EXT_USB_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_USB_W::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_pwm(&mut self) -> CGEN_S1A_PWM_W<CGEN_M_SPEC> {
        CGEN_S1A_PWM_W::new(self, 20)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_mix2(&mut self) -> CGEN_S1_EXT_MIX2_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_MIX2_W::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_timer(&mut self) -> CGEN_S1A_TIMER_W<CGEN_M_SPEC> {
        CGEN_S1A_TIMER_W::new(self, 21)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_audio(&mut self) -> CGEN_S1_EXT_AUDIO_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_AUDIO_W::new(self, 21)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_ir(&mut self) -> CGEN_S1A_IR_W<CGEN_M_SPEC> {
        CGEN_S1A_IR_W::new(self, 22)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_sdh(&mut self) -> CGEN_S1_EXT_SDH_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_SDH_W::new(self, 22)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_cks(&mut self) -> CGEN_S1A_CKS_W<CGEN_M_SPEC> {
        CGEN_S1A_CKS_W::new(self, 23)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_emac(&mut self) -> CGEN_S1_EXT_EMAC_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_EMAC_W::new(self, 23)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_dbi(&mut self) -> CGEN_S1A_DBI_W<CGEN_M_SPEC> {
        CGEN_S1A_DBI_W::new(self, 24)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_dma2(&mut self) -> CGEN_S1_EXT_DMA2_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_DMA2_W::new(self, 24)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_i2c1(&mut self) -> CGEN_S1A_I2C1_W<CGEN_M_SPEC> {
        CGEN_S1A_I2C1_W::new(self, 25)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_pio(&mut self) -> CGEN_S1_EXT_PIO_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_PIO_W::new(self, 25)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_uart2(&mut self) -> CGEN_S1A_UART2_W<CGEN_M_SPEC> {
        CGEN_S1A_UART2_W::new(self, 26)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_rsvd10(&mut self) -> CGEN_S1_EXT_RSVD10_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_RSVD10_W::new(self, 26)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_rsvd11(&mut self) -> CGEN_S1A_RSVD11_W<CGEN_M_SPEC> {
        CGEN_S1A_RSVD11_W::new(self, 27)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1_ext_rsvd11(&mut self) -> CGEN_S1_EXT_RSVD11_W<CGEN_M_SPEC> {
        CGEN_S1_EXT_RSVD11_W::new(self, 27)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_rsvd12(&mut self) -> CGEN_S1A_RSVD12_W<CGEN_M_SPEC> {
        CGEN_S1A_RSVD12_W::new(self, 28)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_rsvd13(&mut self) -> CGEN_S1A_RSVD13_W<CGEN_M_SPEC> {
        CGEN_S1A_RSVD13_W::new(self, 29)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_rsvd14(&mut self) -> CGEN_S1A_RSVD14_W<CGEN_M_SPEC> {
        CGEN_S1A_RSVD14_W::new(self, 30)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    #[must_use]
    pub fn cgen_s1a_rsvd15(&mut self) -> CGEN_S1A_RSVD15_W<CGEN_M_SPEC> {
        CGEN_S1A_RSVD15_W::new(self, 31)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "cgen_m.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cgen_m::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cgen_m::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CGEN_M_SPEC;
impl crate::RegisterSpec for CGEN_M_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cgen_m::R`](R) reader structure"]
impl crate::Readable for CGEN_M_SPEC {}
#[doc = "`write(|w| ..)` method takes [`cgen_m::W`](W) writer structure"]
impl crate::Writable for CGEN_M_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets cgen_m to value 0"]
impl crate::Resettable for CGEN_M_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
