{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09254,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09653,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0074622,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0125974,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0053488,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0125974,
	"finish__design__instance__count__class:fill_cell": 273,
	"finish__design__instance__area__class:fill_cell": 318.402,
	"finish__design__instance__count__class:tap_cell": 48,
	"finish__design__instance__area__class:tap_cell": 12.768,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 23.674,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 89,
	"finish__design__instance__area__class:timing_repair_buffer": 85.652,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 59.85,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.596,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 159.334,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 480.396,
	"finish__design__instance__count": 920,
	"finish__design__instance__area": 1149.12,
	"finish__timing__setup__tns": -0.497738,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.0557608,
	"finish__timing__hold__ws": 0.0551904,
	"finish__clock__skew__setup": 0.00236133,
	"finish__clock__skew__hold": 0.00236133,
	"finish__timing__drv__max_slew_limit": 0.762972,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.787296,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 14,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00169131,
	"finish__power__switching__total": 0.00144451,
	"finish__power__leakage__total": 2.18049e-05,
	"finish__power__total": 0.00315762,
	"finish__design__io": 54,
	"finish__design__die__area": 1323.5,
	"finish__design__core__area": 1149.12,
	"finish__design__instance__count": 647,
	"finish__design__instance__area": 830.718,
	"finish__design__instance__count__stdcell": 647,
	"finish__design__instance__area__stdcell": 830.718,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.722917,
	"finish__design__instance__utilization__stdcell": 0.722917,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4320,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4320,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}