
*** Running vivado
    with args -log system_MIPI_D_PHY_RX_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_MIPI_D_PHY_RX_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_MIPI_D_PHY_RX_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.121 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Project_NR/again/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top system_MIPI_D_PHY_RX_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1061.121 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port areset is neither a static name nor a globally static expression [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:266]
INFO: [Synth 8-638] synthesizing module 'system_MIPI_D_PHY_RX_0_0' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:138]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter kNoOfDataLanes bound to: 2 - type: integer 
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kAddDelayClk_ps bound to: 0 - type: integer 
	Parameter kAddDelayData0_ps bound to: 0 - type: integer 
	Parameter kAddDelayData1_ps bound to: 0 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kDebug bound to: 0 - type: bool 
	Parameter C_S_AXI_LITE_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter kLPFromLane0 bound to: 0 - type: bool 
	Parameter kSharedLogic bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'MIPI_DPHY_Receiver' declared at 'd:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:53' bound to instance 'U0' of component 'MIPI_DPHY_Receiver' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:322]
INFO: [Synth 8-638] synthesizing module 'MIPI_DPHY_Receiver' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:183]
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter kNoOfDataLanes bound to: 2 - type: integer 
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kAddDelayClk_ps bound to: 0 - type: integer 
	Parameter kAddDelayData0_ps bound to: 0 - type: integer 
	Parameter kAddDelayData1_ps bound to: 0 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kDebug bound to: 0 - type: bool 
	Parameter kLPFromLane0 bound to: 0 - type: bool 
	Parameter kSharedLogic bound to: 1 - type: bool 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_LITE_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MIPI_DPHY_Receiver_S_AXI_Lite' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/S_AXI_Lite.vhd:120]
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MIPI_DPHY_Receiver_S_AXI_Lite' (1#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/S_AXI_Lite.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsyncReset.vhd:65]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (2#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (3#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsyncReset.vhd:65]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (3#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:412]
INFO: [Synth 8-638] synthesizing module 'InputBuffer' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
	Parameter kNoLP bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneHighSpeed' to cell 'IBUFDS' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:71]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower0' to cell 'IBUF' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:83]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower1' to cell 'IBUF' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'InputBuffer' (4#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DPHY_LaneSCNN' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSCNN.vhd:84]
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/GlitchFilter.vhd:62]
	Parameter kNoOfPeriodsToFilter bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (5#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/GlitchFilter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'HS_Clocking' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:75]
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kCtlClkFreqHz bound to: 200000000 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:117]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:267]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'DivClkBuffer' to cell 'BUFR' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'HS_Clocking' (6#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'DPHY_LaneSCNN' (7#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSCNN.vhd:84]
INFO: [Synth 8-638] synthesizing module 'InputBuffer__parameterized0' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
	Parameter kNoLP bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneHighSpeed' to cell 'IBUFDS' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:71]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower0' to cell 'IBUF' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:83]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower1' to cell 'IBUF' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'InputBuffer__parameterized0' (7#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DPHY_LaneSFEN' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSFEN.vhd:114]
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
	Parameter kNoLP bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'HS_Deserializer' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:93]
	Parameter kIs8b9b bound to: 0 - type: bool 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
	Parameter kNoLP bound to: 0 - type: bool 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 12 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:166]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Deserializer' to cell 'ISERDESE2' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 1 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (7#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b1 
	Parameter SRVAL_Q2 bound to: 1'b1 
	Parameter SRVAL_Q3 bound to: 1'b1 
	Parameter SRVAL_Q4 bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'LP_DeserializerX' to cell 'ISERDESE2' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:276]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b1 
	Parameter SRVAL_Q2 bound to: 1'b1 
	Parameter SRVAL_Q3 bound to: 1'b1 
	Parameter SRVAL_Q4 bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'LP_DeserializerX' to cell 'ISERDESE2' [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'HS_Deserializer' (8#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'DPHY_LaneSFEN' (9#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSFEN.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'MIPI_DPHY_Receiver' (10#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'system_MIPI_D_PHY_RX_0_0' (11#1) [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:138]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1331.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_ooc.xdc] for cell 'U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_scnn_refclk'. The XDC file d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_refclk'. The XDC file d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_rxclk'. The XDC file d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'U0'
Parsing XDC File [D:/Xilinx/Project_NR/again/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/Project_NR/again/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Project_NR/again/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_D_PHY_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_D_PHY_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Xilinx/Project_NR/again/hw.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1331.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1331.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Xilinx/Project_NR/again/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc, line 33).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DPHY_LaneSCNN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stinit |                        000000001 |                             0000
                  ststop |                        000000010 |                             0001
               sths_prpr |                        000000100 |                             0010
               sths_term |                        000001000 |                             0011
                sths_clk |                        000010000 |                             0100
                sths_end |                        000100000 |                             0101
             stulps_rqst |                        001000000 |                             1000
                  stulps |                        010000000 |                             0110
             stulps_exit |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DPHY_LaneSCNN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:35 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:54 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:54 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:55 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFIO      |     1|
|2     |BUFR       |     1|
|3     |CARRY4     |    12|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |     3|
|7     |ISERDESE2  |     6|
|9     |LUT1       |    14|
|10    |LUT2       |    45|
|11    |LUT3       |    91|
|12    |LUT4       |    63|
|13    |LUT5       |    51|
|14    |LUT6       |   103|
|15    |FDCE       |    16|
|16    |FDPE       |    18|
|17    |FDRE       |   286|
|18    |FDSE       |     9|
|19    |IBUF       |     6|
|20    |IBUFDS     |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 1331.176 ; gain = 270.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1331.176 ; gain = 270.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1331.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1331.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:28 . Memory (MB): peak = 1331.176 ; gain = 270.055
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Project_NR/again/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Project_NR/again/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_MIPI_D_PHY_RX_0_0_utilization_synth.rpt -pb system_MIPI_D_PHY_RX_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 12:14:11 2025...
