---
title: "System Verolog Day-5"
date: "2025-08-12"
thumbnail: "../../../assets/img/SystemVerilog/image.png"
---

# 0~10까지 전부 더하기
```
i = 0;
sum = 0;
while(i<=10) {
    sum = sum + i;
    i = i + 1;
    outport = sum;
}
halt;
```
![alt text](<../../../assets/img/CPU/day_5/스크린샷 2025-08-12 101431.png>)

![alt text](<../../../assets/img/CPU/day_5/스크린샷 2025-08-12 103030.png>)
