17:58:08 INFO  : Registering command handlers for Vitis TCF services
17:58:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\oled\vitis\temp_xsdb_launch_script.tcl
17:58:11 INFO  : Platform repository initialization has completed.
17:58:11 INFO  : XSCT server has started successfully.
17:58:11 INFO  : plnx-install-location is set to ''
17:58:14 INFO  : Successfully done setting XSCT server connection channel  
17:58:14 INFO  : Successfully done query RDI_DATADIR 
17:58:14 INFO  : Successfully done setting workspace for the tool. 
17:59:12 INFO  : Result from executing command 'getProjects': oled
17:59:12 INFO  : Result from executing command 'getPlatforms': 
18:06:57 INFO  : Result from executing command 'getProjects': oled
18:06:57 INFO  : Result from executing command 'getPlatforms': oled|E:/fpga_proj/ps/oled/vitis/oled/export/oled/oled.xpfm
18:06:57 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:13:02 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:23 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:13:23 INFO  : 'jtag frequency' command is executed.
18:13:23 INFO  : Context for 'APU' is selected.
18:13:23 INFO  : System reset is completed.
18:13:26 INFO  : 'after 3000' command is executed.
18:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:13:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:13:29 INFO  : Context for 'APU' is selected.
18:13:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:29 INFO  : Context for 'APU' is selected.
18:13:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:13:29 INFO  : 'ps7_init' command is executed.
18:13:29 INFO  : 'ps7_post_config' command is executed.
18:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:29 INFO  : 'con' command is executed.
18:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:26:40 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:26:52 INFO  : Disconnected from the channel tcfchan#2.
21:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:53 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:26:53 INFO  : 'jtag frequency' command is executed.
21:26:53 INFO  : Context for 'APU' is selected.
21:26:53 INFO  : System reset is completed.
21:26:56 INFO  : 'after 3000' command is executed.
21:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:26:58 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:26:58 INFO  : Context for 'APU' is selected.
21:26:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
21:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:58 INFO  : Context for 'APU' is selected.
21:26:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:26:59 INFO  : 'ps7_init' command is executed.
21:26:59 INFO  : 'ps7_post_config' command is executed.
21:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:59 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:59 INFO  : 'con' command is executed.
21:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:28:33 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:28:38 INFO  : Disconnected from the channel tcfchan#3.
21:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:28:38 INFO  : 'jtag frequency' command is executed.
21:28:38 INFO  : Context for 'APU' is selected.
21:28:38 INFO  : System reset is completed.
21:28:41 INFO  : 'after 3000' command is executed.
21:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:28:44 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:28:44 INFO  : Context for 'APU' is selected.
21:28:44 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
21:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:44 INFO  : Context for 'APU' is selected.
21:28:44 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:28:44 INFO  : 'ps7_init' command is executed.
21:28:44 INFO  : 'ps7_post_config' command is executed.
21:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:44 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:44 INFO  : 'con' command is executed.
21:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:28:59 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:29:02 INFO  : Disconnected from the channel tcfchan#4.
21:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:02 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:29:02 INFO  : 'jtag frequency' command is executed.
21:29:02 INFO  : Context for 'APU' is selected.
21:29:02 INFO  : System reset is completed.
21:29:05 INFO  : 'after 3000' command is executed.
21:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:29:07 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:29:07 INFO  : Context for 'APU' is selected.
21:29:07 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
21:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:08 INFO  : Context for 'APU' is selected.
21:29:08 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:29:08 INFO  : 'ps7_init' command is executed.
21:29:08 INFO  : 'ps7_post_config' command is executed.
21:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:08 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:08 INFO  : 'con' command is executed.
21:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:08 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:31:10 INFO  : Disconnected from the channel tcfchan#5.
09:26:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\oled\vitis\temp_xsdb_launch_script.tcl
09:26:57 INFO  : XSCT server has started successfully.
09:26:57 INFO  : Successfully done setting XSCT server connection channel  
09:26:57 INFO  : plnx-install-location is set to ''
09:26:57 INFO  : Successfully done setting workspace for the tool. 
09:27:00 INFO  : Platform repository initialization has completed.
09:27:00 INFO  : Successfully done query RDI_DATADIR 
09:27:00 INFO  : Registering command handlers for Vitis TCF services
09:28:08 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
09:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:28 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
09:28:28 INFO  : 'jtag frequency' command is executed.
09:28:28 INFO  : Context for 'APU' is selected.
09:28:28 INFO  : System reset is completed.
09:28:31 INFO  : 'after 3000' command is executed.
09:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
09:28:34 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
09:28:34 INFO  : Context for 'APU' is selected.
09:28:34 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
09:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:34 INFO  : Context for 'APU' is selected.
09:28:34 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
09:28:34 INFO  : 'ps7_init' command is executed.
09:28:34 INFO  : 'ps7_post_config' command is executed.
09:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:34 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:34 INFO  : 'con' command is executed.
09:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:34 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
09:35:13 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
09:35:17 INFO  : Disconnected from the channel tcfchan#1.
09:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:17 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
09:35:17 INFO  : 'jtag frequency' command is executed.
09:35:17 INFO  : Context for 'APU' is selected.
09:35:18 INFO  : System reset is completed.
09:35:21 INFO  : 'after 3000' command is executed.
09:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
09:35:23 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
09:35:23 INFO  : Context for 'APU' is selected.
09:35:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
09:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:25 INFO  : Context for 'APU' is selected.
09:35:25 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
09:35:26 INFO  : 'ps7_init' command is executed.
09:35:26 INFO  : 'ps7_post_config' command is executed.
09:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:26 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:26 INFO  : 'con' command is executed.
09:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:26 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
09:35:49 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
09:35:52 INFO  : Disconnected from the channel tcfchan#2.
09:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:52 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
09:35:52 INFO  : 'jtag frequency' command is executed.
09:35:52 INFO  : Context for 'APU' is selected.
09:35:52 INFO  : System reset is completed.
09:35:55 INFO  : 'after 3000' command is executed.
09:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
09:35:58 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
09:35:58 INFO  : Context for 'APU' is selected.
09:36:00 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
09:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:00 INFO  : Context for 'APU' is selected.
09:36:00 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
09:36:00 INFO  : 'ps7_init' command is executed.
09:36:00 INFO  : 'ps7_post_config' command is executed.
09:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:00 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:00 INFO  : 'con' command is executed.
09:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:00 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
09:36:18 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
09:36:21 INFO  : Disconnected from the channel tcfchan#3.
09:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
09:36:21 INFO  : 'jtag frequency' command is executed.
09:36:21 INFO  : Context for 'APU' is selected.
09:36:21 INFO  : System reset is completed.
09:36:24 INFO  : 'after 3000' command is executed.
09:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
09:36:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
09:36:27 INFO  : Context for 'APU' is selected.
09:36:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
09:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:29 INFO  : Context for 'APU' is selected.
09:36:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
09:36:29 INFO  : 'ps7_init' command is executed.
09:36:29 INFO  : 'ps7_post_config' command is executed.
09:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:30 INFO  : 'con' command is executed.
09:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
10:01:35 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:02:12 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:02:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:02:22 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
10:02:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:02:55 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:02:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:03:00 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
10:03:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:03:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:03:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:04:06 INFO  : Disconnected from the channel tcfchan#4.
10:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:04:06 INFO  : 'jtag frequency' command is executed.
10:04:06 INFO  : Context for 'APU' is selected.
10:04:06 INFO  : System reset is completed.
10:04:09 INFO  : 'after 3000' command is executed.
10:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:04:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
10:04:12 INFO  : Context for 'APU' is selected.
10:04:14 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
10:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:14 INFO  : Context for 'APU' is selected.
10:04:14 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
10:04:14 INFO  : 'ps7_init' command is executed.
10:04:14 INFO  : 'ps7_post_config' command is executed.
10:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:14 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:15 INFO  : 'con' command is executed.
10:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:04:15 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
10:24:33 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
10:24:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:25:16 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
10:35:03 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:35:08 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:35:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:35:21 INFO  : Disconnected from the channel tcfchan#10.
10:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:35:21 INFO  : 'jtag frequency' command is executed.
10:35:21 INFO  : Context for 'APU' is selected.
10:35:21 INFO  : System reset is completed.
10:35:24 INFO  : 'after 3000' command is executed.
10:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:35:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
10:35:27 INFO  : Context for 'APU' is selected.
10:35:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
10:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:29 INFO  : Context for 'APU' is selected.
10:35:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
10:35:29 INFO  : 'ps7_init' command is executed.
10:35:29 INFO  : 'ps7_post_config' command is executed.
10:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:29 INFO  : 'con' command is executed.
10:35:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
10:36:01 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:36:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

10:36:17 INFO  : Disconnected from the channel tcfchan#13.
10:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:18 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:36:18 INFO  : 'jtag frequency' command is executed.
10:36:18 INFO  : Context for 'APU' is selected.
10:36:18 INFO  : System reset is completed.
10:36:21 INFO  : 'after 3000' command is executed.
10:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:36:23 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
10:36:23 INFO  : Context for 'APU' is selected.
10:36:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
10:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:25 INFO  : Context for 'APU' is selected.
10:36:25 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
10:36:26 INFO  : 'ps7_init' command is executed.
10:36:26 INFO  : 'ps7_post_config' command is executed.
10:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:26 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:26 INFO  : 'con' command is executed.
10:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:26 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
11:44:07 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
11:44:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

11:44:19 INFO  : Disconnected from the channel tcfchan#15.
11:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:19 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
11:44:19 INFO  : 'jtag frequency' command is executed.
11:44:19 INFO  : Context for 'APU' is selected.
11:44:19 INFO  : System reset is completed.
11:44:22 INFO  : 'after 3000' command is executed.
11:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
11:44:25 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
11:44:25 INFO  : Context for 'APU' is selected.
11:44:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
11:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:27 INFO  : Context for 'APU' is selected.
11:44:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
11:44:27 INFO  : 'ps7_init' command is executed.
11:44:27 INFO  : 'ps7_post_config' command is executed.
11:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:28 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:28 INFO  : 'con' command is executed.
11:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:28 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:11:17 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:11:27 INFO  : Disconnected from the channel tcfchan#17.
13:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:11:27 INFO  : 'jtag frequency' command is executed.
13:11:27 INFO  : Context for 'APU' is selected.
13:11:27 INFO  : System reset is completed.
13:11:30 INFO  : 'after 3000' command is executed.
13:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:11:33 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:11:33 INFO  : Context for 'APU' is selected.
13:11:35 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:35 INFO  : Context for 'APU' is selected.
13:11:35 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:11:35 INFO  : 'ps7_init' command is executed.
13:11:35 INFO  : 'ps7_post_config' command is executed.
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:36 INFO  : 'con' command is executed.
13:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:36 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:12:25 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:12:29 INFO  : Disconnected from the channel tcfchan#18.
13:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:29 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:12:29 INFO  : 'jtag frequency' command is executed.
13:12:29 INFO  : Context for 'APU' is selected.
13:12:29 INFO  : System reset is completed.
13:12:32 INFO  : 'after 3000' command is executed.
13:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:12:35 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:12:35 INFO  : Context for 'APU' is selected.
13:12:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:37 INFO  : Context for 'APU' is selected.
13:12:37 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:12:37 INFO  : 'ps7_init' command is executed.
13:12:37 INFO  : 'ps7_post_config' command is executed.
13:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:37 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:37 INFO  : 'con' command is executed.
13:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:37 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:13:11 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:13:14 INFO  : Disconnected from the channel tcfchan#19.
13:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:14 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:13:14 INFO  : 'jtag frequency' command is executed.
13:13:14 INFO  : Context for 'APU' is selected.
13:13:14 INFO  : System reset is completed.
13:13:17 INFO  : 'after 3000' command is executed.
13:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:13:20 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:13:20 INFO  : Context for 'APU' is selected.
13:13:22 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:22 INFO  : Context for 'APU' is selected.
13:13:22 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:13:22 INFO  : 'ps7_init' command is executed.
13:13:22 INFO  : 'ps7_post_config' command is executed.
13:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:22 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:22 INFO  : 'con' command is executed.
13:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:22 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:25:50 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:25:55 INFO  : Disconnected from the channel tcfchan#20.
13:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:55 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:25:55 INFO  : 'jtag frequency' command is executed.
13:25:55 INFO  : Context for 'APU' is selected.
13:25:56 INFO  : System reset is completed.
13:25:59 INFO  : 'after 3000' command is executed.
13:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:26:01 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:26:01 INFO  : Context for 'APU' is selected.
13:26:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:03 INFO  : Context for 'APU' is selected.
13:26:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:26:04 INFO  : 'ps7_init' command is executed.
13:26:04 INFO  : 'ps7_post_config' command is executed.
13:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:04 INFO  : 'con' command is executed.
13:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:27:38 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:27:41 INFO  : Disconnected from the channel tcfchan#21.
13:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:41 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:27:41 INFO  : 'jtag frequency' command is executed.
13:27:41 INFO  : Context for 'APU' is selected.
13:27:42 INFO  : System reset is completed.
13:27:45 INFO  : 'after 3000' command is executed.
13:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:27:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:27:47 INFO  : Context for 'APU' is selected.
13:27:49 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:49 INFO  : Context for 'APU' is selected.
13:27:49 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:27:50 INFO  : 'ps7_init' command is executed.
13:27:50 INFO  : 'ps7_post_config' command is executed.
13:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:50 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:50 INFO  : 'con' command is executed.
13:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:27:50 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:28:42 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:28:46 INFO  : Disconnected from the channel tcfchan#22.
13:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:46 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:28:46 INFO  : 'jtag frequency' command is executed.
13:28:46 INFO  : Context for 'APU' is selected.
13:28:46 INFO  : System reset is completed.
13:28:49 INFO  : 'after 3000' command is executed.
13:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:28:52 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:28:52 INFO  : Context for 'APU' is selected.
13:28:54 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:54 INFO  : Context for 'APU' is selected.
13:28:54 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:28:54 INFO  : 'ps7_init' command is executed.
13:28:54 INFO  : 'ps7_post_config' command is executed.
13:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:54 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:55 INFO  : 'con' command is executed.
13:28:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:55 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:31:18 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:31:21 INFO  : Disconnected from the channel tcfchan#23.
13:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:31:21 INFO  : 'jtag frequency' command is executed.
13:31:21 INFO  : Context for 'APU' is selected.
13:31:21 INFO  : System reset is completed.
13:31:24 INFO  : 'after 3000' command is executed.
13:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:31:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:31:27 INFO  : Context for 'APU' is selected.
13:31:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:29 INFO  : Context for 'APU' is selected.
13:31:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:31:29 INFO  : 'ps7_init' command is executed.
13:31:29 INFO  : 'ps7_post_config' command is executed.
13:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : 'con' command is executed.
13:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:43:46 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:43:49 INFO  : Disconnected from the channel tcfchan#24.
13:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:50 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:43:50 INFO  : 'jtag frequency' command is executed.
13:43:50 INFO  : Context for 'APU' is selected.
13:43:50 INFO  : System reset is completed.
13:43:53 INFO  : 'after 3000' command is executed.
13:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:43:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:43:55 INFO  : Context for 'APU' is selected.
13:43:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:58 INFO  : Context for 'APU' is selected.
13:43:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:43:58 INFO  : 'ps7_init' command is executed.
13:43:58 INFO  : 'ps7_post_config' command is executed.
13:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:58 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:58 INFO  : 'con' command is executed.
13:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:58 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:45:38 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:45:41 INFO  : Disconnected from the channel tcfchan#25.
13:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:41 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:45:41 INFO  : 'jtag frequency' command is executed.
13:45:42 INFO  : Context for 'APU' is selected.
13:45:42 INFO  : System reset is completed.
13:45:45 INFO  : 'after 3000' command is executed.
13:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:45:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:45:47 INFO  : Context for 'APU' is selected.
13:45:49 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:49 INFO  : Context for 'APU' is selected.
13:45:49 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:45:49 INFO  : 'ps7_init' command is executed.
13:45:49 INFO  : 'ps7_post_config' command is executed.
13:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:50 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:50 INFO  : 'con' command is executed.
13:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:45:50 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:46:54 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:46:56 INFO  : Disconnected from the channel tcfchan#26.
13:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:46:57 INFO  : 'jtag frequency' command is executed.
13:46:57 INFO  : Context for 'APU' is selected.
13:46:57 INFO  : System reset is completed.
13:47:00 INFO  : 'after 3000' command is executed.
13:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:47:02 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:47:02 INFO  : Context for 'APU' is selected.
13:47:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:04 INFO  : Context for 'APU' is selected.
13:47:04 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:47:05 INFO  : 'ps7_init' command is executed.
13:47:05 INFO  : 'ps7_post_config' command is executed.
13:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:05 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:05 INFO  : 'con' command is executed.
13:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:05 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:48:01 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:48:04 INFO  : Disconnected from the channel tcfchan#27.
13:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:04 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:48:04 INFO  : 'jtag frequency' command is executed.
13:48:04 INFO  : Context for 'APU' is selected.
13:48:04 INFO  : System reset is completed.
13:48:07 INFO  : 'after 3000' command is executed.
13:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:48:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:48:10 INFO  : Context for 'APU' is selected.
13:48:12 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:12 INFO  : Context for 'APU' is selected.
13:48:12 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:48:12 INFO  : 'ps7_init' command is executed.
13:48:12 INFO  : 'ps7_post_config' command is executed.
13:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:12 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:12 INFO  : 'con' command is executed.
13:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:12 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:51:47 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:51:50 INFO  : Disconnected from the channel tcfchan#28.
13:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:51:51 INFO  : 'jtag frequency' command is executed.
13:51:51 INFO  : Context for 'APU' is selected.
13:51:51 INFO  : System reset is completed.
13:51:54 INFO  : 'after 3000' command is executed.
13:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:51:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:51:56 INFO  : Context for 'APU' is selected.
13:51:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:58 INFO  : Context for 'APU' is selected.
13:51:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:51:58 INFO  : 'ps7_init' command is executed.
13:51:58 INFO  : 'ps7_post_config' command is executed.
13:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:59 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:59 INFO  : 'con' command is executed.
13:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:51:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:52:30 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:52:33 INFO  : Disconnected from the channel tcfchan#29.
13:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:33 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:52:33 INFO  : 'jtag frequency' command is executed.
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : System reset is completed.
13:52:36 INFO  : 'after 3000' command is executed.
13:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:52:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:52:39 INFO  : Context for 'APU' is selected.
13:52:41 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:41 INFO  : Context for 'APU' is selected.
13:52:41 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:52:41 INFO  : 'ps7_init' command is executed.
13:52:41 INFO  : 'ps7_post_config' command is executed.
13:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:42 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:42 INFO  : 'con' command is executed.
13:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:42 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:53:38 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:53:41 INFO  : Disconnected from the channel tcfchan#30.
13:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:41 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:53:41 INFO  : 'jtag frequency' command is executed.
13:53:41 INFO  : Context for 'APU' is selected.
13:53:41 INFO  : System reset is completed.
13:53:44 INFO  : 'after 3000' command is executed.
13:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:53:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:53:47 INFO  : Context for 'APU' is selected.
13:53:49 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:49 INFO  : Context for 'APU' is selected.
13:53:49 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:53:49 INFO  : 'ps7_init' command is executed.
13:53:49 INFO  : 'ps7_post_config' command is executed.
13:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:49 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:50 INFO  : 'con' command is executed.
13:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:50 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:54:13 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:54:16 INFO  : Disconnected from the channel tcfchan#31.
13:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:54:16 INFO  : 'jtag frequency' command is executed.
13:54:16 INFO  : Context for 'APU' is selected.
13:54:16 INFO  : System reset is completed.
13:54:19 INFO  : 'after 3000' command is executed.
13:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:54:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:54:22 INFO  : Context for 'APU' is selected.
13:54:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:24 INFO  : Context for 'APU' is selected.
13:54:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:54:24 INFO  : 'ps7_init' command is executed.
13:54:24 INFO  : 'ps7_post_config' command is executed.
13:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:25 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:25 INFO  : 'con' command is executed.
13:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:25 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:54:51 INFO  : Disconnected from the channel tcfchan#32.
13:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:54:51 INFO  : 'jtag frequency' command is executed.
13:54:51 INFO  : Context for 'APU' is selected.
13:54:52 INFO  : System reset is completed.
13:54:55 INFO  : 'after 3000' command is executed.
13:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:54:57 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:54:57 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:59 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:55:00 INFO  : 'ps7_init' command is executed.
13:55:00 INFO  : 'ps7_post_config' command is executed.
13:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:00 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:00 INFO  : 'con' command is executed.
13:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:00 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:55:09 INFO  : Disconnected from the channel tcfchan#33.
13:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:09 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:55:09 INFO  : 'jtag frequency' command is executed.
13:55:09 INFO  : Context for 'APU' is selected.
13:55:10 INFO  : System reset is completed.
13:55:13 INFO  : 'after 3000' command is executed.
13:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:55:15 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:55:15 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:17 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:55:18 INFO  : 'ps7_init' command is executed.
13:55:18 INFO  : 'ps7_post_config' command is executed.
13:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:18 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:18 INFO  : 'con' command is executed.
13:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:18 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
13:55:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
13:55:56 INFO  : Disconnected from the channel tcfchan#34.
13:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
13:55:56 INFO  : 'jtag frequency' command is executed.
13:55:56 INFO  : Context for 'APU' is selected.
13:55:56 INFO  : System reset is completed.
13:55:59 INFO  : 'after 3000' command is executed.
13:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
13:56:01 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
13:56:01 INFO  : Context for 'APU' is selected.
13:56:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
13:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:04 INFO  : Context for 'APU' is selected.
13:56:04 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
13:56:04 INFO  : 'ps7_init' command is executed.
13:56:04 INFO  : 'ps7_post_config' command is executed.
13:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:04 INFO  : 'con' command is executed.
13:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:00:19 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:00:22 INFO  : Disconnected from the channel tcfchan#35.
14:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:00:22 INFO  : 'jtag frequency' command is executed.
14:00:22 INFO  : Context for 'APU' is selected.
14:00:22 INFO  : System reset is completed.
14:00:25 INFO  : 'after 3000' command is executed.
14:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:00:28 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:00:28 INFO  : Context for 'APU' is selected.
14:00:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:30 INFO  : Context for 'APU' is selected.
14:00:30 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:00:30 INFO  : 'ps7_init' command is executed.
14:00:30 INFO  : 'ps7_post_config' command is executed.
14:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:30 INFO  : 'con' command is executed.
14:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:00:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:01:02 INFO  : Disconnected from the channel tcfchan#36.
14:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:02 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:01:02 INFO  : 'jtag frequency' command is executed.
14:01:02 INFO  : Context for 'APU' is selected.
14:01:02 INFO  : System reset is completed.
14:01:04 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:01:05 INFO  : 'after 3000' command is executed.
14:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:01:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:01:10 INFO  : Context for 'APU' is selected.
14:01:10 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:10 INFO  : Context for 'APU' is selected.
14:01:10 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:01:10 INFO  : 'ps7_init' command is executed.
14:01:10 INFO  : 'ps7_post_config' command is executed.
14:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:10 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:10 INFO  : 'con' command is executed.
14:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:10 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:03:36 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:03:42 INFO  : Disconnected from the channel tcfchan#37.
14:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:03:43 INFO  : 'jtag frequency' command is executed.
14:03:43 INFO  : Context for 'APU' is selected.
14:03:43 INFO  : System reset is completed.
14:03:46 INFO  : 'after 3000' command is executed.
14:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:03:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:03:48 INFO  : Context for 'APU' is selected.
14:03:51 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:51 INFO  : Context for 'APU' is selected.
14:03:51 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:03:51 INFO  : 'ps7_init' command is executed.
14:03:51 INFO  : 'ps7_post_config' command is executed.
14:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:51 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:51 INFO  : 'con' command is executed.
14:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:06:46 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:06:56 INFO  : Disconnected from the channel tcfchan#38.
14:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:06:56 INFO  : 'jtag frequency' command is executed.
14:06:56 INFO  : Context for 'APU' is selected.
14:06:56 INFO  : System reset is completed.
14:06:59 INFO  : 'after 3000' command is executed.
14:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:07:02 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:07:02 INFO  : Context for 'APU' is selected.
14:07:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:07:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:04 INFO  : Context for 'APU' is selected.
14:07:04 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:07:04 INFO  : 'ps7_init' command is executed.
14:07:04 INFO  : 'ps7_post_config' command is executed.
14:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:05 INFO  : 'con' command is executed.
14:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:05 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:07:36 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:07:39 INFO  : Disconnected from the channel tcfchan#39.
14:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:07:39 INFO  : 'jtag frequency' command is executed.
14:07:40 INFO  : Context for 'APU' is selected.
14:07:40 INFO  : System reset is completed.
14:07:43 INFO  : 'after 3000' command is executed.
14:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:07:45 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:07:45 INFO  : Context for 'APU' is selected.
14:07:47 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:47 INFO  : Context for 'APU' is selected.
14:07:47 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:07:48 INFO  : 'ps7_init' command is executed.
14:07:48 INFO  : 'ps7_post_config' command is executed.
14:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:48 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:48 INFO  : 'con' command is executed.
14:07:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:48 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:08:25 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:08:30 INFO  : Disconnected from the channel tcfchan#40.
14:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:08:31 INFO  : 'jtag frequency' command is executed.
14:08:31 INFO  : Context for 'APU' is selected.
14:08:31 INFO  : System reset is completed.
14:08:34 INFO  : 'after 3000' command is executed.
14:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:08:36 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:08:36 INFO  : Context for 'APU' is selected.
14:08:38 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:38 INFO  : Context for 'APU' is selected.
14:08:38 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:08:38 INFO  : 'ps7_init' command is executed.
14:08:38 INFO  : 'ps7_post_config' command is executed.
14:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:39 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:39 INFO  : 'con' command is executed.
14:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:39 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:09:14 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:09:16 INFO  : Disconnected from the channel tcfchan#41.
14:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:17 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:09:17 INFO  : 'jtag frequency' command is executed.
14:09:17 INFO  : Context for 'APU' is selected.
14:09:17 INFO  : System reset is completed.
14:09:20 INFO  : 'after 3000' command is executed.
14:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:09:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:09:22 INFO  : Context for 'APU' is selected.
14:09:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:24 INFO  : Context for 'APU' is selected.
14:09:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:09:25 INFO  : 'ps7_init' command is executed.
14:09:25 INFO  : 'ps7_post_config' command is executed.
14:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:25 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:25 INFO  : 'con' command is executed.
14:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:25 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:09:44 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:09:47 INFO  : Disconnected from the channel tcfchan#42.
14:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:47 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:09:47 INFO  : 'jtag frequency' command is executed.
14:09:47 INFO  : Context for 'APU' is selected.
14:09:47 INFO  : System reset is completed.
14:09:50 INFO  : 'after 3000' command is executed.
14:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:09:52 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:09:52 INFO  : Context for 'APU' is selected.
14:09:55 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:55 INFO  : Context for 'APU' is selected.
14:09:55 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:09:55 INFO  : 'ps7_init' command is executed.
14:09:55 INFO  : 'ps7_post_config' command is executed.
14:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:55 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:55 INFO  : 'con' command is executed.
14:09:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:55 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:11:33 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:11:36 INFO  : Disconnected from the channel tcfchan#43.
14:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:11:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:02 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:12:02 INFO  : 'jtag frequency' command is executed.
14:12:02 INFO  : Context for 'APU' is selected.
14:12:02 INFO  : System reset is completed.
14:12:05 INFO  : 'after 3000' command is executed.
14:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:12:07 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:12:07 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:12:10 INFO  : 'ps7_init' command is executed.
14:12:10 INFO  : 'ps7_post_config' command is executed.
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : 'con' command is executed.
14:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:10 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:13:19 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:13:22 INFO  : Disconnected from the channel tcfchan#44.
14:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:13:22 INFO  : 'jtag frequency' command is executed.
14:13:22 INFO  : Context for 'APU' is selected.
14:13:22 INFO  : System reset is completed.
14:13:25 INFO  : 'after 3000' command is executed.
14:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:13:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:13:27 INFO  : Context for 'APU' is selected.
14:13:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:30 INFO  : Context for 'APU' is selected.
14:13:30 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:13:30 INFO  : 'ps7_init' command is executed.
14:13:30 INFO  : 'ps7_post_config' command is executed.
14:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:30 INFO  : 'con' command is executed.
14:13:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:19:42 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:19:46 INFO  : Disconnected from the channel tcfchan#45.
14:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:46 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:19:46 INFO  : 'jtag frequency' command is executed.
14:19:46 INFO  : Context for 'APU' is selected.
14:19:46 INFO  : System reset is completed.
14:19:49 INFO  : 'after 3000' command is executed.
14:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:19:51 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:19:51 INFO  : Context for 'APU' is selected.
14:19:54 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:54 INFO  : Context for 'APU' is selected.
14:19:54 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:19:54 INFO  : 'ps7_init' command is executed.
14:19:54 INFO  : 'ps7_post_config' command is executed.
14:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:54 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:54 INFO  : 'con' command is executed.
14:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:54 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:20:31 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:20:37 INFO  : Disconnected from the channel tcfchan#46.
14:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:20:37 INFO  : 'jtag frequency' command is executed.
14:20:37 INFO  : Context for 'APU' is selected.
14:20:37 INFO  : System reset is completed.
14:20:40 INFO  : 'after 3000' command is executed.
14:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:20:43 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:20:43 INFO  : Context for 'APU' is selected.
14:20:45 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:45 INFO  : Context for 'APU' is selected.
14:20:45 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:20:45 INFO  : 'ps7_init' command is executed.
14:20:45 INFO  : 'ps7_post_config' command is executed.
14:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:45 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:46 INFO  : 'con' command is executed.
14:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:46 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:21:35 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:21:38 INFO  : Disconnected from the channel tcfchan#47.
14:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:21:38 INFO  : 'jtag frequency' command is executed.
14:21:38 INFO  : Context for 'APU' is selected.
14:21:39 INFO  : System reset is completed.
14:21:42 INFO  : 'after 3000' command is executed.
14:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:21:44 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:21:44 INFO  : Context for 'APU' is selected.
14:21:46 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:46 INFO  : Context for 'APU' is selected.
14:21:46 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:21:47 INFO  : 'ps7_init' command is executed.
14:21:47 INFO  : 'ps7_post_config' command is executed.
14:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:47 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:47 INFO  : 'con' command is executed.
14:21:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:47 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:26:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:26:55 INFO  : Disconnected from the channel tcfchan#48.
14:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:55 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:26:55 INFO  : 'jtag frequency' command is executed.
14:26:55 INFO  : Context for 'APU' is selected.
14:26:56 INFO  : System reset is completed.
14:26:59 INFO  : 'after 3000' command is executed.
14:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:27:01 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:27:01 INFO  : Context for 'APU' is selected.
14:27:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:03 INFO  : Context for 'APU' is selected.
14:27:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:27:04 INFO  : 'ps7_init' command is executed.
14:27:04 INFO  : 'ps7_post_config' command is executed.
14:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:04 INFO  : 'con' command is executed.
14:27:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:27:35 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:34:46 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:34:49 INFO  : Disconnected from the channel tcfchan#49.
14:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:34:49 INFO  : 'jtag frequency' command is executed.
14:34:49 INFO  : Context for 'APU' is selected.
14:34:49 INFO  : System reset is completed.
14:34:52 INFO  : 'after 3000' command is executed.
14:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:34:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:34:55 INFO  : Context for 'APU' is selected.
14:34:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:57 INFO  : Context for 'APU' is selected.
14:34:57 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:34:57 INFO  : 'ps7_init' command is executed.
14:34:57 INFO  : 'ps7_post_config' command is executed.
14:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:57 INFO  : 'con' command is executed.
14:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:35:24 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:35:27 INFO  : Disconnected from the channel tcfchan#50.
14:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:35:27 INFO  : 'jtag frequency' command is executed.
14:35:27 INFO  : Context for 'APU' is selected.
14:35:27 INFO  : System reset is completed.
14:35:30 INFO  : 'after 3000' command is executed.
14:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:35:33 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:35:33 INFO  : Context for 'APU' is selected.
14:35:35 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:35 INFO  : Context for 'APU' is selected.
14:35:35 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:35:35 INFO  : 'ps7_init' command is executed.
14:35:35 INFO  : 'ps7_post_config' command is executed.
14:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:35 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:35 INFO  : 'con' command is executed.
14:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:35 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:36:18 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:36:20 INFO  : Disconnected from the channel tcfchan#51.
14:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:20 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:36:20 INFO  : 'jtag frequency' command is executed.
14:36:21 INFO  : Context for 'APU' is selected.
14:36:21 INFO  : System reset is completed.
14:36:24 INFO  : 'after 3000' command is executed.
14:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:36:26 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:36:26 INFO  : Context for 'APU' is selected.
14:36:28 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:28 INFO  : Context for 'APU' is selected.
14:36:28 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:36:29 INFO  : 'ps7_init' command is executed.
14:36:29 INFO  : 'ps7_post_config' command is executed.
14:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:29 INFO  : 'con' command is executed.
14:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:36:41 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:36:44 INFO  : Disconnected from the channel tcfchan#52.
14:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:44 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:36:44 INFO  : 'jtag frequency' command is executed.
14:36:44 INFO  : Context for 'APU' is selected.
14:36:44 INFO  : System reset is completed.
14:36:47 INFO  : 'after 3000' command is executed.
14:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:36:49 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:36:49 INFO  : Context for 'APU' is selected.
14:36:52 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:52 INFO  : Context for 'APU' is selected.
14:36:52 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:36:52 INFO  : 'ps7_init' command is executed.
14:36:52 INFO  : 'ps7_post_config' command is executed.
14:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:52 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:52 INFO  : 'con' command is executed.
14:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:52 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:36:52 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:36:52 INFO  : 'jtag frequency' command is executed.
14:36:53 INFO  : Context for 'APU' is selected.
14:36:53 INFO  : System reset is completed.
14:36:56 INFO  : 'after 3000' command is executed.
14:36:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:36:58 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:36:58 INFO  : Context for 'APU' is selected.
14:36:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:36:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:58 INFO  : Context for 'APU' is selected.
14:36:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:36:58 INFO  : 'ps7_init' command is executed.
14:36:58 INFO  : 'ps7_post_config' command is executed.
14:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:59 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:59 INFO  : 'con' command is executed.
14:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:37:31 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:37:33 INFO  : Disconnected from the channel tcfchan#53.
14:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:34 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:37:34 INFO  : 'jtag frequency' command is executed.
14:37:34 INFO  : Context for 'APU' is selected.
14:37:34 INFO  : System reset is completed.
14:37:37 INFO  : 'after 3000' command is executed.
14:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:37:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:37:39 INFO  : Context for 'APU' is selected.
14:37:41 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:42 INFO  : Context for 'APU' is selected.
14:37:42 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:37:42 INFO  : 'ps7_init' command is executed.
14:37:42 INFO  : 'ps7_post_config' command is executed.
14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:42 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:42 INFO  : 'con' command is executed.
14:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:42 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:37:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:38:00 INFO  : Disconnected from the channel tcfchan#54.
14:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:00 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:38:00 INFO  : 'jtag frequency' command is executed.
14:38:00 INFO  : Context for 'APU' is selected.
14:38:00 INFO  : System reset is completed.
14:38:03 INFO  : 'after 3000' command is executed.
14:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:38:06 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:38:06 INFO  : Context for 'APU' is selected.
14:38:08 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:38:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:08 INFO  : Context for 'APU' is selected.
14:38:08 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:38:09 INFO  : 'ps7_init' command is executed.
14:38:09 INFO  : 'ps7_post_config' command is executed.
14:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:09 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:09 INFO  : 'con' command is executed.
14:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
14:39:49 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
14:39:51 INFO  : Disconnected from the channel tcfchan#55.
14:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:40:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
14:40:16 INFO  : 'jtag frequency' command is executed.
14:40:16 INFO  : Context for 'APU' is selected.
14:40:16 INFO  : System reset is completed.
14:40:19 INFO  : 'after 3000' command is executed.
14:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
14:40:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
14:40:22 INFO  : Context for 'APU' is selected.
14:40:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
14:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:24 INFO  : Context for 'APU' is selected.
14:40:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
14:40:24 INFO  : 'ps7_init' command is executed.
14:40:24 INFO  : 'ps7_post_config' command is executed.
14:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:24 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:24 INFO  : 'con' command is executed.
14:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:24 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:11:09 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:11:12 INFO  : Disconnected from the channel tcfchan#56.
15:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:12 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:11:12 INFO  : 'jtag frequency' command is executed.
15:11:12 INFO  : Context for 'APU' is selected.
15:11:13 INFO  : System reset is completed.
15:11:16 INFO  : 'after 3000' command is executed.
15:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:11:18 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:11:18 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:20 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:11:21 INFO  : 'ps7_init' command is executed.
15:11:21 INFO  : 'ps7_post_config' command is executed.
15:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : 'con' command is executed.
15:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:21 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:11:43 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:11:49 INFO  : Disconnected from the channel tcfchan#57.
15:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:11:49 INFO  : 'jtag frequency' command is executed.
15:11:49 INFO  : Context for 'APU' is selected.
15:11:49 INFO  : System reset is completed.
15:11:52 INFO  : 'after 3000' command is executed.
15:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:11:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:11:55 INFO  : Context for 'APU' is selected.
15:11:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:57 INFO  : Context for 'APU' is selected.
15:11:57 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:11:57 INFO  : 'ps7_init' command is executed.
15:11:57 INFO  : 'ps7_post_config' command is executed.
15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : 'con' command is executed.
15:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:12:16 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:12:19 INFO  : Disconnected from the channel tcfchan#58.
15:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:19 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:12:19 INFO  : 'jtag frequency' command is executed.
15:12:19 INFO  : Context for 'APU' is selected.
15:12:19 INFO  : System reset is completed.
15:12:22 INFO  : 'after 3000' command is executed.
15:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:12:25 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:12:25 INFO  : Context for 'APU' is selected.
15:12:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:12:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:27 INFO  : Context for 'APU' is selected.
15:12:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:12:27 INFO  : 'ps7_init' command is executed.
15:12:27 INFO  : 'ps7_post_config' command is executed.
15:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:27 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:27 INFO  : 'con' command is executed.
15:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:12:55 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:12:58 INFO  : Disconnected from the channel tcfchan#59.
15:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:12:59 INFO  : 'jtag frequency' command is executed.
15:12:59 INFO  : Context for 'APU' is selected.
15:12:59 INFO  : System reset is completed.
15:13:02 INFO  : 'after 3000' command is executed.
15:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:13:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:13:04 INFO  : Context for 'APU' is selected.
15:13:07 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:07 INFO  : Context for 'APU' is selected.
15:13:07 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:13:07 INFO  : 'ps7_init' command is executed.
15:13:07 INFO  : 'ps7_post_config' command is executed.
15:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:07 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:07 INFO  : 'con' command is executed.
15:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:07 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:13:24 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:13:26 INFO  : Disconnected from the channel tcfchan#60.
15:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:13:27 INFO  : 'jtag frequency' command is executed.
15:13:27 INFO  : Context for 'APU' is selected.
15:13:27 INFO  : System reset is completed.
15:13:30 INFO  : 'after 3000' command is executed.
15:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:13:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:13:32 INFO  : Context for 'APU' is selected.
15:13:34 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:34 INFO  : Context for 'APU' is selected.
15:13:34 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:13:35 INFO  : 'ps7_init' command is executed.
15:13:35 INFO  : 'ps7_post_config' command is executed.
15:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:35 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:35 INFO  : 'con' command is executed.
15:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:35 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:13:54 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:13:58 INFO  : Disconnected from the channel tcfchan#61.
15:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:58 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:13:58 INFO  : 'jtag frequency' command is executed.
15:13:58 INFO  : Context for 'APU' is selected.
15:13:58 INFO  : System reset is completed.
15:14:01 INFO  : 'after 3000' command is executed.
15:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:14:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:14:04 INFO  : Context for 'APU' is selected.
15:14:06 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:06 INFO  : Context for 'APU' is selected.
15:14:06 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:14:06 INFO  : 'ps7_init' command is executed.
15:14:06 INFO  : 'ps7_post_config' command is executed.
15:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:07 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:07 INFO  : 'con' command is executed.
15:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:07 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:14:30 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:14:33 INFO  : Disconnected from the channel tcfchan#62.
15:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:33 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:14:33 INFO  : 'jtag frequency' command is executed.
15:14:33 INFO  : Context for 'APU' is selected.
15:14:34 INFO  : System reset is completed.
15:14:37 INFO  : 'after 3000' command is executed.
15:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:14:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:14:39 INFO  : Context for 'APU' is selected.
15:14:41 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:14:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:41 INFO  : Context for 'APU' is selected.
15:14:41 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:14:42 INFO  : 'ps7_init' command is executed.
15:14:42 INFO  : 'ps7_post_config' command is executed.
15:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:42 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:42 INFO  : 'con' command is executed.
15:14:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:42 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:14:58 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:15:01 INFO  : Disconnected from the channel tcfchan#63.
15:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:01 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:15:01 INFO  : 'jtag frequency' command is executed.
15:15:01 INFO  : Context for 'APU' is selected.
15:15:01 INFO  : System reset is completed.
15:15:04 INFO  : 'after 3000' command is executed.
15:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:15:06 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:15:06 INFO  : Context for 'APU' is selected.
15:15:08 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:08 INFO  : Context for 'APU' is selected.
15:15:08 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:15:09 INFO  : 'ps7_init' command is executed.
15:15:09 INFO  : 'ps7_post_config' command is executed.
15:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:09 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:09 INFO  : 'con' command is executed.
15:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:15:21 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:15:24 INFO  : Disconnected from the channel tcfchan#64.
15:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:15:24 INFO  : 'jtag frequency' command is executed.
15:15:24 INFO  : Context for 'APU' is selected.
15:15:24 INFO  : System reset is completed.
15:15:27 INFO  : 'after 3000' command is executed.
15:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:15:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:15:30 INFO  : Context for 'APU' is selected.
15:15:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:32 INFO  : Context for 'APU' is selected.
15:15:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:15:32 INFO  : 'ps7_init' command is executed.
15:15:32 INFO  : 'ps7_post_config' command is executed.
15:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:32 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:32 INFO  : 'con' command is executed.
15:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:23:47 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:23:49 INFO  : Disconnected from the channel tcfchan#65.
15:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:23:49 INFO  : 'jtag frequency' command is executed.
15:23:49 INFO  : Context for 'APU' is selected.
15:23:49 INFO  : System reset is completed.
15:23:52 INFO  : 'after 3000' command is executed.
15:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:23:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:23:55 INFO  : Context for 'APU' is selected.
15:23:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:23:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:57 INFO  : Context for 'APU' is selected.
15:23:57 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:23:57 INFO  : 'ps7_init' command is executed.
15:23:57 INFO  : 'ps7_post_config' command is executed.
15:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:58 INFO  : 'con' command is executed.
15:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:58 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:24:31 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:24:35 INFO  : Disconnected from the channel tcfchan#66.
15:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:35 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:24:35 INFO  : 'jtag frequency' command is executed.
15:24:35 INFO  : Context for 'APU' is selected.
15:24:35 INFO  : System reset is completed.
15:24:38 INFO  : 'after 3000' command is executed.
15:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:24:40 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:24:41 INFO  : Context for 'APU' is selected.
15:24:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:43 INFO  : Context for 'APU' is selected.
15:24:43 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:24:43 INFO  : 'ps7_init' command is executed.
15:24:43 INFO  : 'ps7_post_config' command is executed.
15:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:43 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:43 INFO  : 'con' command is executed.
15:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:26:12 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:26:15 INFO  : Disconnected from the channel tcfchan#67.
15:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:26:16 INFO  : 'jtag frequency' command is executed.
15:26:16 INFO  : Context for 'APU' is selected.
15:26:16 INFO  : System reset is completed.
15:26:19 INFO  : 'after 3000' command is executed.
15:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:26:21 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:26:21 INFO  : Context for 'APU' is selected.
15:26:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
15:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:24 INFO  : Context for 'APU' is selected.
15:26:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:26:24 INFO  : 'ps7_init' command is executed.
15:26:24 INFO  : 'ps7_post_config' command is executed.
15:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:24 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:24 INFO  : 'con' command is executed.
15:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:24 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:13:34 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:13:39 INFO  : Disconnected from the channel tcfchan#68.
16:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:13:39 INFO  : 'jtag frequency' command is executed.
16:13:39 INFO  : Context for 'APU' is selected.
16:13:39 INFO  : System reset is completed.
16:13:42 INFO  : 'after 3000' command is executed.
16:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:13:44 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:13:44 INFO  : Context for 'APU' is selected.
16:13:47 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:47 INFO  : Context for 'APU' is selected.
16:13:47 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:13:47 INFO  : 'ps7_init' command is executed.
16:13:47 INFO  : 'ps7_post_config' command is executed.
16:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:47 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:47 INFO  : 'con' command is executed.
16:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:47 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:17:13 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:17:16 INFO  : Disconnected from the channel tcfchan#69.
16:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:17:17 INFO  : 'jtag frequency' command is executed.
16:17:17 INFO  : Context for 'APU' is selected.
16:17:17 INFO  : System reset is completed.
16:17:20 INFO  : 'after 3000' command is executed.
16:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:17:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:17:22 INFO  : Context for 'APU' is selected.
16:17:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:24 INFO  : Context for 'APU' is selected.
16:17:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:17:24 INFO  : 'ps7_init' command is executed.
16:17:24 INFO  : 'ps7_post_config' command is executed.
16:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:25 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:25 INFO  : 'con' command is executed.
16:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:25 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:17:40 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:17:43 INFO  : Disconnected from the channel tcfchan#70.
16:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:17:43 INFO  : 'jtag frequency' command is executed.
16:17:43 INFO  : Context for 'APU' is selected.
16:17:43 INFO  : System reset is completed.
16:17:46 INFO  : 'after 3000' command is executed.
16:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:17:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:17:48 INFO  : Context for 'APU' is selected.
16:17:51 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:51 INFO  : Context for 'APU' is selected.
16:17:51 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:17:51 INFO  : 'ps7_init' command is executed.
16:17:51 INFO  : 'ps7_post_config' command is executed.
16:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:51 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:51 INFO  : 'con' command is executed.
16:17:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:18:55 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:19:03 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:19:20 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:19:47 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:19:49 INFO  : Disconnected from the channel tcfchan#71.
16:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:50 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:19:50 INFO  : 'jtag frequency' command is executed.
16:19:50 INFO  : Context for 'APU' is selected.
16:19:50 INFO  : System reset is completed.
16:19:53 INFO  : 'after 3000' command is executed.
16:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:19:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:19:55 INFO  : Context for 'APU' is selected.
16:19:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:58 INFO  : Context for 'APU' is selected.
16:19:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:19:58 INFO  : 'ps7_init' command is executed.
16:19:58 INFO  : 'ps7_post_config' command is executed.
16:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:58 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:58 INFO  : 'con' command is executed.
16:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:58 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:20:17 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:20:23 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:20:25 INFO  : Disconnected from the channel tcfchan#72.
16:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:25 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:20:25 INFO  : 'jtag frequency' command is executed.
16:20:25 INFO  : Context for 'APU' is selected.
16:20:25 INFO  : System reset is completed.
16:20:28 INFO  : 'after 3000' command is executed.
16:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:20:31 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:20:31 INFO  : Context for 'APU' is selected.
16:20:33 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:33 INFO  : Context for 'APU' is selected.
16:20:33 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:20:33 INFO  : 'ps7_init' command is executed.
16:20:33 INFO  : 'ps7_post_config' command is executed.
16:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:34 INFO  : 'con' command is executed.
16:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:34 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:20:59 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:23:23 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:23:28 INFO  : Disconnected from the channel tcfchan#73.
16:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:28 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:23:28 INFO  : 'jtag frequency' command is executed.
16:23:28 INFO  : Context for 'APU' is selected.
16:23:28 INFO  : System reset is completed.
16:23:31 INFO  : 'after 3000' command is executed.
16:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:23:34 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:23:34 INFO  : Context for 'APU' is selected.
16:23:36 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:36 INFO  : Context for 'APU' is selected.
16:23:36 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:23:36 INFO  : 'ps7_init' command is executed.
16:23:36 INFO  : 'ps7_post_config' command is executed.
16:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:36 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:37 INFO  : 'con' command is executed.
16:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:37 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:23:48 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:23:54 INFO  : Disconnected from the channel tcfchan#74.
16:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:54 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:23:54 INFO  : 'jtag frequency' command is executed.
16:23:54 INFO  : Context for 'APU' is selected.
16:23:55 INFO  : System reset is completed.
16:23:58 INFO  : 'after 3000' command is executed.
16:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:24:00 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:24:00 INFO  : Context for 'APU' is selected.
16:24:02 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:24:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:02 INFO  : Context for 'APU' is selected.
16:24:02 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:24:03 INFO  : 'ps7_init' command is executed.
16:24:03 INFO  : 'ps7_post_config' command is executed.
16:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:03 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:03 INFO  : 'con' command is executed.
16:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:03 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:24:42 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:24:45 INFO  : Disconnected from the channel tcfchan#75.
16:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:24:45 INFO  : 'jtag frequency' command is executed.
16:24:45 INFO  : Context for 'APU' is selected.
16:24:45 INFO  : System reset is completed.
16:24:48 INFO  : 'after 3000' command is executed.
16:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:24:51 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:24:51 INFO  : Context for 'APU' is selected.
16:24:53 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:53 INFO  : Context for 'APU' is selected.
16:24:53 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:24:53 INFO  : 'ps7_init' command is executed.
16:24:53 INFO  : 'ps7_post_config' command is executed.
16:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:54 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:54 INFO  : 'con' command is executed.
16:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:54 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:25:06 INFO  : Disconnected from the channel tcfchan#76.
16:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:25:06 INFO  : 'jtag frequency' command is executed.
16:25:07 INFO  : Context for 'APU' is selected.
16:25:07 INFO  : System reset is completed.
16:25:10 INFO  : 'after 3000' command is executed.
16:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:25:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:25:12 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:25:15 INFO  : 'ps7_init' command is executed.
16:25:15 INFO  : 'ps7_post_config' command is executed.
16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : 'con' command is executed.
16:25:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:15 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:26:22 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:26:27 INFO  : Disconnected from the channel tcfchan#77.
16:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:26:27 INFO  : 'jtag frequency' command is executed.
16:26:27 INFO  : Context for 'APU' is selected.
16:26:27 INFO  : System reset is completed.
16:26:30 INFO  : 'after 3000' command is executed.
16:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:26:33 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:26:33 INFO  : Context for 'APU' is selected.
16:26:35 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:35 INFO  : Context for 'APU' is selected.
16:26:35 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:26:35 INFO  : 'ps7_init' command is executed.
16:26:35 INFO  : 'ps7_post_config' command is executed.
16:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:35 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:36 INFO  : 'con' command is executed.
16:26:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:36 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:26:48 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:26:50 INFO  : Disconnected from the channel tcfchan#78.
16:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:50 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:26:50 INFO  : 'jtag frequency' command is executed.
16:26:50 INFO  : Context for 'APU' is selected.
16:26:51 INFO  : System reset is completed.
16:26:54 INFO  : 'after 3000' command is executed.
16:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:26:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:26:56 INFO  : Context for 'APU' is selected.
16:26:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:58 INFO  : Context for 'APU' is selected.
16:26:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:26:59 INFO  : 'ps7_init' command is executed.
16:26:59 INFO  : 'ps7_post_config' command is executed.
16:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:59 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:59 INFO  : 'con' command is executed.
16:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:27:16 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:27:19 INFO  : Disconnected from the channel tcfchan#79.
16:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:19 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:27:19 INFO  : 'jtag frequency' command is executed.
16:27:19 INFO  : Context for 'APU' is selected.
16:27:19 INFO  : System reset is completed.
16:27:22 INFO  : 'after 3000' command is executed.
16:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:27:25 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:27:25 INFO  : Context for 'APU' is selected.
16:27:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:27 INFO  : Context for 'APU' is selected.
16:27:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:27:27 INFO  : 'ps7_init' command is executed.
16:27:27 INFO  : 'ps7_post_config' command is executed.
16:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:28 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:28 INFO  : 'con' command is executed.
16:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:28 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:27:39 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:27:50 INFO  : Disconnected from the channel tcfchan#80.
16:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:27:51 INFO  : 'jtag frequency' command is executed.
16:27:51 INFO  : Context for 'APU' is selected.
16:27:51 INFO  : System reset is completed.
16:27:54 INFO  : 'after 3000' command is executed.
16:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:27:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:27:56 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:59 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:27:59 INFO  : 'ps7_init' command is executed.
16:27:59 INFO  : 'ps7_post_config' command is executed.
16:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:59 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:59 INFO  : 'con' command is executed.
16:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:28:08 INFO  : Disconnected from the channel tcfchan#81.
16:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:08 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:28:08 INFO  : 'jtag frequency' command is executed.
16:28:08 INFO  : Context for 'APU' is selected.
16:28:08 INFO  : System reset is completed.
16:28:11 INFO  : 'after 3000' command is executed.
16:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:28:14 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:28:14 INFO  : Context for 'APU' is selected.
16:28:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:28:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:16 INFO  : Context for 'APU' is selected.
16:28:16 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:28:16 INFO  : 'ps7_init' command is executed.
16:28:16 INFO  : 'ps7_post_config' command is executed.
16:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:16 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:17 INFO  : 'con' command is executed.
16:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:29:55 INFO  : Disconnected from the channel tcfchan#82.
16:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:29:56 INFO  : 'jtag frequency' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : System reset is completed.
16:29:59 INFO  : 'after 3000' command is executed.
16:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:30:01 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:30:01 INFO  : Context for 'APU' is selected.
16:30:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:03 INFO  : Context for 'APU' is selected.
16:30:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:30:04 INFO  : 'ps7_init' command is executed.
16:30:04 INFO  : 'ps7_post_config' command is executed.
16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : 'con' command is executed.
16:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:31:21 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:31:23 INFO  : Disconnected from the channel tcfchan#83.
16:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:31:24 INFO  : 'jtag frequency' command is executed.
16:31:24 INFO  : Context for 'APU' is selected.
16:31:24 INFO  : System reset is completed.
16:31:27 INFO  : 'after 3000' command is executed.
16:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:31:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:29 INFO  : Context for 'APU' is selected.
16:31:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:32 INFO  : Context for 'APU' is selected.
16:31:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:31:32 INFO  : 'ps7_init' command is executed.
16:31:32 INFO  : 'ps7_post_config' command is executed.
16:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:32 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:32 INFO  : 'con' command is executed.
16:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:31:32 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:31:32 INFO  : 'jtag frequency' command is executed.
16:31:32 INFO  : Context for 'APU' is selected.
16:31:33 INFO  : System reset is completed.
16:31:36 INFO  : 'after 3000' command is executed.
16:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:31:38 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:31:38 INFO  : Context for 'APU' is selected.
16:31:38 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:31:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:38 INFO  : Context for 'APU' is selected.
16:31:38 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:31:38 INFO  : 'ps7_init' command is executed.
16:31:38 INFO  : 'ps7_post_config' command is executed.
16:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:39 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:39 INFO  : 'con' command is executed.
16:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:39 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:32:30 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:32:32 INFO  : Disconnected from the channel tcfchan#84.
16:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:32 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:32:32 INFO  : 'jtag frequency' command is executed.
16:32:32 INFO  : Context for 'APU' is selected.
16:32:32 INFO  : System reset is completed.
16:32:35 INFO  : 'after 3000' command is executed.
16:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:32:38 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:32:38 INFO  : Context for 'APU' is selected.
16:32:40 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:40 INFO  : Context for 'APU' is selected.
16:32:40 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:32:40 INFO  : 'ps7_init' command is executed.
16:32:40 INFO  : 'ps7_post_config' command is executed.
16:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:40 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:40 INFO  : 'con' command is executed.
16:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:33:08 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:33:09 INFO  : Disconnected from the channel tcfchan#85.
16:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:33:10 INFO  : 'jtag frequency' command is executed.
16:33:10 INFO  : Context for 'APU' is selected.
16:33:10 INFO  : System reset is completed.
16:33:13 INFO  : 'after 3000' command is executed.
16:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:33:15 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:33:15 INFO  : Context for 'APU' is selected.
16:33:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:17 INFO  : Context for 'APU' is selected.
16:33:17 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:33:18 INFO  : 'ps7_init' command is executed.
16:33:18 INFO  : 'ps7_post_config' command is executed.
16:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:18 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:18 INFO  : 'con' command is executed.
16:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:18 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:33:55 INFO  : Disconnected from the channel tcfchan#86.
16:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:33:56 INFO  : 'jtag frequency' command is executed.
16:33:56 INFO  : Context for 'APU' is selected.
16:33:56 INFO  : System reset is completed.
16:33:59 INFO  : 'after 3000' command is executed.
16:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:34:01 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:34:01 INFO  : Context for 'APU' is selected.
16:34:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:04 INFO  : Context for 'APU' is selected.
16:34:04 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:34:04 INFO  : 'ps7_init' command is executed.
16:34:04 INFO  : 'ps7_post_config' command is executed.
16:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:04 INFO  : 'con' command is executed.
16:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:36:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:36:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa is already opened

16:37:05 INFO  : Disconnected from the channel tcfchan#87.
16:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:05 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:37:05 INFO  : 'jtag frequency' command is executed.
16:37:05 INFO  : Context for 'APU' is selected.
16:37:05 INFO  : System reset is completed.
16:37:08 INFO  : 'after 3000' command is executed.
16:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:37:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:37:10 INFO  : Context for 'APU' is selected.
16:37:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:13 INFO  : Context for 'APU' is selected.
16:37:13 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:37:13 INFO  : 'ps7_init' command is executed.
16:37:13 INFO  : 'ps7_post_config' command is executed.
16:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:13 INFO  : 'con' command is executed.
16:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:37:51 INFO  : Disconnected from the channel tcfchan#89.
16:38:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\oled\vitis\temp_xsdb_launch_script.tcl
16:38:28 INFO  : XSCT server has started successfully.
16:38:28 INFO  : plnx-install-location is set to ''
16:38:28 INFO  : Successfully done setting XSCT server connection channel  
16:38:28 INFO  : Successfully done setting workspace for the tool. 
16:38:32 INFO  : Platform repository initialization has completed.
16:38:33 INFO  : Registering command handlers for Vitis TCF services
16:38:35 INFO  : Successfully done query RDI_DATADIR 
16:39:01 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:39:07 INFO  : 'jtag frequency' command is executed.
16:39:07 INFO  : Context for 'APU' is selected.
16:39:07 INFO  : System reset is completed.
16:39:10 INFO  : 'after 3000' command is executed.
16:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:39:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:39:13 INFO  : Context for 'APU' is selected.
16:39:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:13 INFO  : Context for 'APU' is selected.
16:39:13 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:39:13 INFO  : 'ps7_init' command is executed.
16:39:13 INFO  : 'ps7_post_config' command is executed.
16:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:13 INFO  : 'con' command is executed.
16:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:39:48 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:39:50 INFO  : Disconnected from the channel tcfchan#1.
16:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:39:51 INFO  : 'jtag frequency' command is executed.
16:39:51 INFO  : Context for 'APU' is selected.
16:39:51 INFO  : System reset is completed.
16:39:54 INFO  : 'after 3000' command is executed.
16:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:39:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:39:56 INFO  : Context for 'APU' is selected.
16:39:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:58 INFO  : Context for 'APU' is selected.
16:39:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:39:58 INFO  : 'ps7_init' command is executed.
16:39:58 INFO  : 'ps7_post_config' command is executed.
16:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:58 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:59 INFO  : 'con' command is executed.
16:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:40:38 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:40:43 INFO  : Disconnected from the channel tcfchan#2.
16:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:40:43 INFO  : 'jtag frequency' command is executed.
16:40:43 INFO  : Context for 'APU' is selected.
16:40:43 INFO  : System reset is completed.
16:40:46 INFO  : 'after 3000' command is executed.
16:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:40:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:40:48 INFO  : Context for 'APU' is selected.
16:40:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:40:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:50 INFO  : Context for 'APU' is selected.
16:40:50 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:40:50 INFO  : 'ps7_init' command is executed.
16:40:50 INFO  : 'ps7_post_config' command is executed.
16:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:51 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:51 INFO  : 'con' command is executed.
16:40:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:41:18 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:41:20 INFO  : Disconnected from the channel tcfchan#3.
16:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:41:21 INFO  : 'jtag frequency' command is executed.
16:41:21 INFO  : Context for 'APU' is selected.
16:41:21 INFO  : System reset is completed.
16:41:24 INFO  : 'after 3000' command is executed.
16:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:41:26 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:41:26 INFO  : Context for 'APU' is selected.
16:41:28 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:28 INFO  : Context for 'APU' is selected.
16:41:28 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:41:29 INFO  : 'ps7_init' command is executed.
16:41:29 INFO  : 'ps7_post_config' command is executed.
16:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:29 INFO  : 'con' command is executed.
16:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:42:11 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:42:13 INFO  : Disconnected from the channel tcfchan#4.
16:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:14 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:42:14 INFO  : 'jtag frequency' command is executed.
16:42:14 INFO  : Context for 'APU' is selected.
16:42:14 INFO  : System reset is completed.
16:42:17 INFO  : 'after 3000' command is executed.
16:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:42:19 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:42:19 INFO  : Context for 'APU' is selected.
16:42:21 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:21 INFO  : Context for 'APU' is selected.
16:42:21 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:42:21 INFO  : 'ps7_init' command is executed.
16:42:21 INFO  : 'ps7_post_config' command is executed.
16:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:21 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:22 INFO  : 'con' command is executed.
16:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:22 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:43:58 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:44:45 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:44:49 INFO  : Disconnected from the channel tcfchan#5.
16:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:44:49 INFO  : 'jtag frequency' command is executed.
16:44:49 INFO  : Context for 'APU' is selected.
16:44:50 INFO  : System reset is completed.
16:44:53 INFO  : 'after 3000' command is executed.
16:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:44:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:44:55 INFO  : Context for 'APU' is selected.
16:44:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:57 INFO  : Context for 'APU' is selected.
16:44:57 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:44:57 INFO  : 'ps7_init' command is executed.
16:44:57 INFO  : 'ps7_post_config' command is executed.
16:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:57 INFO  : 'con' command is executed.
16:44:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:46:04 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:46:07 INFO  : Disconnected from the channel tcfchan#6.
16:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:46:07 INFO  : 'jtag frequency' command is executed.
16:46:07 INFO  : Context for 'APU' is selected.
16:46:07 INFO  : System reset is completed.
16:46:10 INFO  : 'after 3000' command is executed.
16:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:46:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:46:13 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:15 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:46:15 INFO  : 'ps7_init' command is executed.
16:46:15 INFO  : 'ps7_post_config' command is executed.
16:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:15 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:15 INFO  : 'con' command is executed.
16:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:15 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:48:22 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:48:38 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:49:00 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:49:09 INFO  : Disconnected from the channel tcfchan#7.
16:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:09 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:49:09 INFO  : 'jtag frequency' command is executed.
16:49:09 INFO  : Context for 'APU' is selected.
16:49:09 INFO  : System reset is completed.
16:49:12 INFO  : 'after 3000' command is executed.
16:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:49:14 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:49:15 INFO  : Context for 'APU' is selected.
16:49:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:16 INFO  : Context for 'APU' is selected.
16:49:16 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:49:17 INFO  : 'ps7_init' command is executed.
16:49:17 INFO  : 'ps7_post_config' command is executed.
16:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:17 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:17 INFO  : 'con' command is executed.
16:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:50:13 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:50:16 INFO  : Disconnected from the channel tcfchan#8.
16:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:50:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:50:40 INFO  : 'jtag frequency' command is executed.
16:50:40 INFO  : Context for 'APU' is selected.
16:50:40 INFO  : System reset is completed.
16:50:43 INFO  : 'after 3000' command is executed.
16:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:50:46 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:50:46 INFO  : Context for 'APU' is selected.
16:50:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
16:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:48 INFO  : Context for 'APU' is selected.
16:50:48 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:50:48 INFO  : 'ps7_init' command is executed.
16:50:48 INFO  : 'ps7_post_config' command is executed.
16:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:48 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:48 INFO  : 'con' command is executed.
16:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:48 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
17:04:02 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:05:38 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:06:25 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:07:15 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:08:00 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:09:01 INFO  : Result from executing command 'getProjects': oled
17:09:01 INFO  : Result from executing command 'getPlatforms': oled|E:/fpga_proj/ps/oled/vitis/oled/export/oled/oled.xpfm
17:09:01 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:09:21 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:09:26 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:09:37 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:11:40 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:12:39 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:13:34 INFO  : Result from executing command 'getProjects': oled
17:13:34 INFO  : Result from executing command 'getPlatforms': oled|E:/fpga_proj/ps/oled/vitis/oled/export/oled/oled.xpfm
17:13:34 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:14:27 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:14:44 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:15:26 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:16:05 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:16:14 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:20:30 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:21:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:21:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:23:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:24:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:24:22 INFO  : Disconnected from the channel tcfchan#9.
17:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:29 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:24:29 INFO  : 'jtag frequency' command is executed.
17:24:29 INFO  : Context for 'APU' is selected.
17:24:29 INFO  : System reset is completed.
17:24:32 INFO  : 'after 3000' command is executed.
17:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:24:34 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
17:24:34 INFO  : Context for 'APU' is selected.
17:24:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:37 INFO  : Context for 'APU' is selected.
17:24:37 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
17:24:37 INFO  : 'ps7_init' command is executed.
17:24:37 INFO  : 'ps7_post_config' command is executed.
17:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:37 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:37 INFO  : 'con' command is executed.
17:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:37 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
17:24:57 INFO  : Disconnected from the channel tcfchan#28.
17:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:58 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:24:58 INFO  : 'jtag frequency' command is executed.
17:24:58 INFO  : Context for 'APU' is selected.
17:24:58 INFO  : System reset is completed.
17:25:01 INFO  : 'after 3000' command is executed.
17:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:25:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:25:03 INFO  : Context for 'APU' is selected.
17:25:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:03 INFO  : Context for 'APU' is selected.
17:25:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:25:04 INFO  : 'ps7_init' command is executed.
17:25:04 INFO  : 'ps7_post_config' command is executed.
17:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:04 INFO  : 'con' command is executed.
17:25:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:25:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:25:31 INFO  : Disconnected from the channel tcfchan#29.
17:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:25:31 INFO  : 'jtag frequency' command is executed.
17:25:31 INFO  : Context for 'APU' is selected.
17:25:31 INFO  : System reset is completed.
17:25:34 INFO  : 'after 3000' command is executed.
17:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:25:37 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:25:37 INFO  : Context for 'APU' is selected.
17:25:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:37 INFO  : Context for 'APU' is selected.
17:25:37 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:25:37 INFO  : 'ps7_init' command is executed.
17:25:37 INFO  : 'ps7_post_config' command is executed.
17:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:37 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:38 INFO  : 'con' command is executed.
17:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:38 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:26:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:26:44 INFO  : Disconnected from the channel tcfchan#31.
17:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:26:45 INFO  : 'jtag frequency' command is executed.
17:26:45 INFO  : Context for 'APU' is selected.
17:26:45 INFO  : System reset is completed.
17:26:48 INFO  : 'after 3000' command is executed.
17:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:26:50 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:26:50 INFO  : Context for 'APU' is selected.
17:26:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:50 INFO  : Context for 'APU' is selected.
17:26:50 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:26:51 INFO  : 'ps7_init' command is executed.
17:26:51 INFO  : 'ps7_post_config' command is executed.
17:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:51 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:51 INFO  : 'con' command is executed.
17:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:28:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:28:42 INFO  : Disconnected from the channel tcfchan#33.
17:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:28:43 INFO  : 'jtag frequency' command is executed.
17:28:43 INFO  : Context for 'APU' is selected.
17:28:43 INFO  : System reset is completed.
17:28:46 INFO  : 'after 3000' command is executed.
17:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:28:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:28:48 INFO  : Context for 'APU' is selected.
17:28:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:48 INFO  : Context for 'APU' is selected.
17:28:48 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:28:49 INFO  : 'ps7_init' command is executed.
17:28:49 INFO  : 'ps7_post_config' command is executed.
17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:49 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:49 INFO  : 'con' command is executed.
17:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:49 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:29:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:29:59 INFO  : Disconnected from the channel tcfchan#34.
17:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:29:59 INFO  : 'jtag frequency' command is executed.
17:29:59 INFO  : Context for 'APU' is selected.
17:30:00 INFO  : System reset is completed.
17:30:03 INFO  : 'after 3000' command is executed.
17:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:30:05 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:30:05 INFO  : Context for 'APU' is selected.
17:30:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:05 INFO  : Context for 'APU' is selected.
17:30:05 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:30:05 INFO  : 'ps7_init' command is executed.
17:30:05 INFO  : 'ps7_post_config' command is executed.
17:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:06 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:06 INFO  : 'con' command is executed.
17:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:06 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:30:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:30:26 INFO  : Disconnected from the channel tcfchan#36.
17:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:30:27 INFO  : 'jtag frequency' command is executed.
17:30:27 INFO  : Context for 'APU' is selected.
17:30:27 INFO  : System reset is completed.
17:30:30 INFO  : 'after 3000' command is executed.
17:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:30:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:30:32 INFO  : Context for 'APU' is selected.
17:30:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:32 INFO  : Context for 'APU' is selected.
17:30:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:30:32 INFO  : 'ps7_init' command is executed.
17:30:32 INFO  : 'ps7_post_config' command is executed.
17:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:33 INFO  : 'con' command is executed.
17:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:31:42 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:31:55 INFO  : Disconnected from the channel tcfchan#37.
17:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:31:56 INFO  : 'jtag frequency' command is executed.
17:31:56 INFO  : Context for 'APU' is selected.
17:31:56 INFO  : System reset is completed.
17:31:59 INFO  : 'after 3000' command is executed.
17:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:32:02 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
17:32:02 INFO  : Context for 'APU' is selected.
17:32:02 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:02 INFO  : Context for 'APU' is selected.
17:32:02 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
17:32:02 INFO  : 'ps7_init' command is executed.
17:32:02 INFO  : 'ps7_post_config' command is executed.
17:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:02 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:02 INFO  : 'con' command is executed.
17:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:02 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
17:34:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:34:59 INFO  : Disconnected from the channel tcfchan#39.
17:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:01 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:35:01 INFO  : 'jtag frequency' command is executed.
17:35:01 INFO  : Context for 'APU' is selected.
17:35:01 INFO  : System reset is completed.
17:35:04 INFO  : 'after 3000' command is executed.
17:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:35:06 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:35:06 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:06 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:35:07 INFO  : 'ps7_init' command is executed.
17:35:07 INFO  : 'ps7_post_config' command is executed.
17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : 'con' command is executed.
17:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:07 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:35:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:35:57 INFO  : Disconnected from the channel tcfchan#41.
17:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:35:57 INFO  : 'jtag frequency' command is executed.
17:35:57 INFO  : Context for 'APU' is selected.
17:35:57 INFO  : System reset is completed.
17:36:00 INFO  : 'after 3000' command is executed.
17:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:36:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:36:03 INFO  : Context for 'APU' is selected.
17:36:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:03 INFO  : Context for 'APU' is selected.
17:36:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:36:03 INFO  : 'ps7_init' command is executed.
17:36:03 INFO  : 'ps7_post_config' command is executed.
17:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:03 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:03 INFO  : 'con' command is executed.
17:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:36:03 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:37:50 INFO  : Disconnected from the channel tcfchan#43.
17:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:50 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:37:50 INFO  : 'jtag frequency' command is executed.
17:37:50 INFO  : Context for 'APU' is selected.
17:37:50 INFO  : System reset is completed.
17:37:53 INFO  : 'after 3000' command is executed.
17:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:37:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:37:56 INFO  : Context for 'APU' is selected.
17:37:56 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:37:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:56 INFO  : Context for 'APU' is selected.
17:37:56 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:37:56 INFO  : 'ps7_init' command is executed.
17:37:56 INFO  : 'ps7_post_config' command is executed.
17:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:56 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:57 INFO  : 'con' command is executed.
17:37:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:40:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:40:49 INFO  : Disconnected from the channel tcfchan#44.
17:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:50 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:40:50 INFO  : 'jtag frequency' command is executed.
17:40:50 INFO  : Context for 'APU' is selected.
17:40:50 INFO  : System reset is completed.
17:40:53 INFO  : 'after 3000' command is executed.
17:40:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:40:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:40:55 INFO  : Context for 'APU' is selected.
17:40:55 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
17:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:55 INFO  : Context for 'APU' is selected.
17:40:55 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:40:55 INFO  : 'ps7_init' command is executed.
17:40:55 INFO  : 'ps7_post_config' command is executed.
17:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:56 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:56 INFO  : 'con' command is executed.
17:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:56 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:07:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:07:11 INFO  : Disconnected from the channel tcfchan#45.
18:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:11 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:07:11 INFO  : 'jtag frequency' command is executed.
18:07:11 INFO  : Context for 'APU' is selected.
18:07:11 INFO  : System reset is completed.
18:07:14 INFO  : 'after 3000' command is executed.
18:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:07:17 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:07:17 INFO  : Context for 'APU' is selected.
18:07:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:17 INFO  : Context for 'APU' is selected.
18:07:17 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:07:17 INFO  : 'ps7_init' command is executed.
18:07:17 INFO  : 'ps7_post_config' command is executed.
18:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:17 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:17 INFO  : 'con' command is executed.
18:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:07:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:09:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:09:42 INFO  : Disconnected from the channel tcfchan#46.
18:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:42 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:09:42 INFO  : 'jtag frequency' command is executed.
18:09:42 INFO  : Context for 'APU' is selected.
18:09:42 INFO  : System reset is completed.
18:09:45 INFO  : 'after 3000' command is executed.
18:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:09:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:09:48 INFO  : Context for 'APU' is selected.
18:09:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:48 INFO  : Context for 'APU' is selected.
18:09:48 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:09:48 INFO  : 'ps7_init' command is executed.
18:09:48 INFO  : 'ps7_post_config' command is executed.
18:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:48 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:48 INFO  : 'con' command is executed.
18:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:48 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:11:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:11:10 INFO  : Disconnected from the channel tcfchan#47.
18:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:11 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:11:11 INFO  : 'jtag frequency' command is executed.
18:11:11 INFO  : Context for 'APU' is selected.
18:11:11 INFO  : System reset is completed.
18:11:14 INFO  : 'after 3000' command is executed.
18:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:11:16 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:11:16 INFO  : Context for 'APU' is selected.
18:11:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:16 INFO  : Context for 'APU' is selected.
18:11:16 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:11:17 INFO  : 'ps7_init' command is executed.
18:11:17 INFO  : 'ps7_post_config' command is executed.
18:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:17 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:17 INFO  : 'con' command is executed.
18:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:12:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:12:24 INFO  : Disconnected from the channel tcfchan#48.
18:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:12:24 INFO  : 'jtag frequency' command is executed.
18:12:24 INFO  : Context for 'APU' is selected.
18:12:24 INFO  : System reset is completed.
18:12:27 INFO  : 'after 3000' command is executed.
18:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:12:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:12:30 INFO  : Context for 'APU' is selected.
18:12:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:30 INFO  : Context for 'APU' is selected.
18:12:30 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:12:30 INFO  : 'ps7_init' command is executed.
18:12:30 INFO  : 'ps7_post_config' command is executed.
18:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:30 INFO  : 'con' command is executed.
18:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:12:49 INFO  : Disconnected from the channel tcfchan#49.
18:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:12:49 INFO  : 'jtag frequency' command is executed.
18:12:49 INFO  : Context for 'APU' is selected.
18:12:49 INFO  : System reset is completed.
18:12:52 INFO  : 'after 3000' command is executed.
18:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:12:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:12:55 INFO  : Context for 'APU' is selected.
18:12:55 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:55 INFO  : Context for 'APU' is selected.
18:12:55 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:12:55 INFO  : 'ps7_init' command is executed.
18:12:55 INFO  : 'ps7_post_config' command is executed.
18:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:55 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:55 INFO  : 'con' command is executed.
18:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:55 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:14:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:14:38 INFO  : Disconnected from the channel tcfchan#50.
18:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:14:38 INFO  : 'jtag frequency' command is executed.
18:14:38 INFO  : Context for 'APU' is selected.
18:14:38 INFO  : System reset is completed.
18:14:41 INFO  : 'after 3000' command is executed.
18:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:14:44 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:14:44 INFO  : Context for 'APU' is selected.
18:14:44 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:44 INFO  : Context for 'APU' is selected.
18:14:44 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:14:44 INFO  : 'ps7_init' command is executed.
18:14:44 INFO  : 'ps7_post_config' command is executed.
18:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : 'con' command is executed.
18:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:14:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:15:01 INFO  : Disconnected from the channel tcfchan#51.
18:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:01 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:15:01 INFO  : 'jtag frequency' command is executed.
18:15:01 INFO  : Context for 'APU' is selected.
18:15:01 INFO  : System reset is completed.
18:15:04 INFO  : 'after 3000' command is executed.
18:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:15:06 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:15:06 INFO  : Context for 'APU' is selected.
18:15:06 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:07 INFO  : Context for 'APU' is selected.
18:15:07 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:15:07 INFO  : 'ps7_init' command is executed.
18:15:07 INFO  : 'ps7_post_config' command is executed.
18:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:07 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:07 INFO  : 'con' command is executed.
18:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:07 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:16:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:16:50 INFO  : Disconnected from the channel tcfchan#52.
18:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:50 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:16:50 INFO  : 'jtag frequency' command is executed.
18:16:50 INFO  : Context for 'APU' is selected.
18:16:51 INFO  : System reset is completed.
18:16:54 INFO  : 'after 3000' command is executed.
18:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:16:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:16:56 INFO  : Context for 'APU' is selected.
18:16:56 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:16:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:56 INFO  : Context for 'APU' is selected.
18:16:56 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:16:56 INFO  : 'ps7_init' command is executed.
18:16:56 INFO  : 'ps7_post_config' command is executed.
18:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:56 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:57 INFO  : 'con' command is executed.
18:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:17:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:17:15 INFO  : Disconnected from the channel tcfchan#53.
18:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:15 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:17:15 INFO  : 'jtag frequency' command is executed.
18:17:15 INFO  : Context for 'APU' is selected.
18:17:15 INFO  : System reset is completed.
18:17:18 INFO  : 'after 3000' command is executed.
18:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:17:21 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:17:21 INFO  : Context for 'APU' is selected.
18:17:21 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:21 INFO  : Context for 'APU' is selected.
18:17:21 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:17:21 INFO  : 'ps7_init' command is executed.
18:17:21 INFO  : 'ps7_post_config' command is executed.
18:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:21 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:22 INFO  : 'con' command is executed.
18:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:22 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:17:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:17:36 INFO  : Disconnected from the channel tcfchan#54.
18:17:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:36 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:17:36 INFO  : 'jtag frequency' command is executed.
18:17:36 INFO  : Context for 'APU' is selected.
18:17:36 INFO  : System reset is completed.
18:17:40 INFO  : 'after 3000' command is executed.
18:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:17:42 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:17:42 INFO  : Context for 'APU' is selected.
18:17:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:42 INFO  : Context for 'APU' is selected.
18:17:42 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:17:42 INFO  : 'ps7_init' command is executed.
18:17:42 INFO  : 'ps7_post_config' command is executed.
18:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:42 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:43 INFO  : 'con' command is executed.
18:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:18:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:18:09 INFO  : Disconnected from the channel tcfchan#55.
18:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:09 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:18:09 INFO  : 'jtag frequency' command is executed.
18:18:09 INFO  : Context for 'APU' is selected.
18:18:09 INFO  : System reset is completed.
18:18:12 INFO  : 'after 3000' command is executed.
18:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:18:15 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:18:15 INFO  : Context for 'APU' is selected.
18:18:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:18:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:15 INFO  : Context for 'APU' is selected.
18:18:15 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:18:15 INFO  : 'ps7_init' command is executed.
18:18:15 INFO  : 'ps7_post_config' command is executed.
18:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:15 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:16 INFO  : 'con' command is executed.
18:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:19:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:19:45 INFO  : Disconnected from the channel tcfchan#56.
18:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:19:45 INFO  : 'jtag frequency' command is executed.
18:19:45 INFO  : Context for 'APU' is selected.
18:19:45 INFO  : System reset is completed.
18:19:48 INFO  : 'after 3000' command is executed.
18:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:19:51 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:19:51 INFO  : Context for 'APU' is selected.
18:19:51 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:51 INFO  : Context for 'APU' is selected.
18:19:51 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:19:51 INFO  : 'ps7_init' command is executed.
18:19:51 INFO  : 'ps7_post_config' command is executed.
18:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:51 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:51 INFO  : 'con' command is executed.
18:19:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:20:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:20:06 INFO  : Disconnected from the channel tcfchan#57.
18:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:20:07 INFO  : 'jtag frequency' command is executed.
18:20:07 INFO  : Context for 'APU' is selected.
18:20:07 INFO  : System reset is completed.
18:20:10 INFO  : 'after 3000' command is executed.
18:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:20:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:20:12 INFO  : Context for 'APU' is selected.
18:20:12 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:12 INFO  : Context for 'APU' is selected.
18:20:12 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:20:13 INFO  : 'ps7_init' command is executed.
18:20:13 INFO  : 'ps7_post_config' command is executed.
18:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:13 INFO  : 'con' command is executed.
18:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:20:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:20:36 INFO  : Disconnected from the channel tcfchan#58.
18:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:20:37 INFO  : 'jtag frequency' command is executed.
18:20:37 INFO  : Context for 'APU' is selected.
18:20:37 INFO  : System reset is completed.
18:20:40 INFO  : 'after 3000' command is executed.
18:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:20:42 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:20:42 INFO  : Context for 'APU' is selected.
18:20:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:42 INFO  : Context for 'APU' is selected.
18:20:42 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:20:43 INFO  : 'ps7_init' command is executed.
18:20:43 INFO  : 'ps7_post_config' command is executed.
18:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:43 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:43 INFO  : 'con' command is executed.
18:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:21:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:21:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:21:40 INFO  : Disconnected from the channel tcfchan#59.
18:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:21:40 INFO  : 'jtag frequency' command is executed.
18:21:40 INFO  : Context for 'APU' is selected.
18:21:40 INFO  : System reset is completed.
18:21:43 INFO  : 'after 3000' command is executed.
18:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:21:45 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:21:45 INFO  : Context for 'APU' is selected.
18:21:45 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:46 INFO  : Context for 'APU' is selected.
18:21:46 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:21:46 INFO  : 'ps7_init' command is executed.
18:21:46 INFO  : 'ps7_post_config' command is executed.
18:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:46 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:46 INFO  : 'con' command is executed.
18:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:46 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:23:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:23:21 INFO  : Disconnected from the channel tcfchan#60.
18:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:23:21 INFO  : 'jtag frequency' command is executed.
18:23:21 INFO  : Context for 'APU' is selected.
18:23:21 INFO  : System reset is completed.
18:23:24 INFO  : 'after 3000' command is executed.
18:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:23:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:23:27 INFO  : Context for 'APU' is selected.
18:23:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:27 INFO  : Context for 'APU' is selected.
18:23:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:23:27 INFO  : 'ps7_init' command is executed.
18:23:27 INFO  : 'ps7_post_config' command is executed.
18:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:27 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:27 INFO  : 'con' command is executed.
18:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:23:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:23:44 INFO  : Disconnected from the channel tcfchan#61.
18:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:23:45 INFO  : 'jtag frequency' command is executed.
18:23:45 INFO  : Context for 'APU' is selected.
18:23:45 INFO  : System reset is completed.
18:23:48 INFO  : 'after 3000' command is executed.
18:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:23:50 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:23:50 INFO  : Context for 'APU' is selected.
18:23:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:23:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:50 INFO  : Context for 'APU' is selected.
18:23:50 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:23:51 INFO  : 'ps7_init' command is executed.
18:23:51 INFO  : 'ps7_post_config' command is executed.
18:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:51 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:51 INFO  : 'con' command is executed.
18:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:24:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:24:09 INFO  : Disconnected from the channel tcfchan#62.
18:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:24:10 INFO  : 'jtag frequency' command is executed.
18:24:10 INFO  : Context for 'APU' is selected.
18:24:10 INFO  : System reset is completed.
18:24:13 INFO  : 'after 3000' command is executed.
18:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:24:15 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:24:15 INFO  : Context for 'APU' is selected.
18:24:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:15 INFO  : Context for 'APU' is selected.
18:24:15 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:24:16 INFO  : 'ps7_init' command is executed.
18:24:16 INFO  : 'ps7_post_config' command is executed.
18:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:16 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:16 INFO  : 'con' command is executed.
18:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:24:34 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:24:36 INFO  : Disconnected from the channel tcfchan#63.
18:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:36 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:24:36 INFO  : 'jtag frequency' command is executed.
18:24:36 INFO  : Context for 'APU' is selected.
18:24:37 INFO  : System reset is completed.
18:24:40 INFO  : 'after 3000' command is executed.
18:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:24:42 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:24:42 INFO  : Context for 'APU' is selected.
18:24:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:42 INFO  : Context for 'APU' is selected.
18:24:42 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:24:42 INFO  : 'ps7_init' command is executed.
18:24:42 INFO  : 'ps7_post_config' command is executed.
18:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:42 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:43 INFO  : 'con' command is executed.
18:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:24:55 INFO  : Disconnected from the channel tcfchan#64.
18:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:24:56 INFO  : 'jtag frequency' command is executed.
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : System reset is completed.
18:24:59 INFO  : 'after 3000' command is executed.
18:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:25:01 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:25:01 INFO  : Context for 'APU' is selected.
18:25:01 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:01 INFO  : Context for 'APU' is selected.
18:25:01 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:25:02 INFO  : 'ps7_init' command is executed.
18:25:02 INFO  : 'ps7_post_config' command is executed.
18:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:02 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:02 INFO  : 'con' command is executed.
18:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:02 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:25:19 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:25:51 INFO  : Disconnected from the channel tcfchan#65.
18:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:25:51 INFO  : 'jtag frequency' command is executed.
18:25:51 INFO  : Context for 'APU' is selected.
18:25:51 INFO  : System reset is completed.
18:25:54 INFO  : 'after 3000' command is executed.
18:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:25:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:25:56 INFO  : Context for 'APU' is selected.
18:25:56 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:56 INFO  : Context for 'APU' is selected.
18:25:56 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:25:57 INFO  : 'ps7_init' command is executed.
18:25:57 INFO  : 'ps7_post_config' command is executed.
18:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:57 INFO  : 'con' command is executed.
18:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:26:19 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:26:22 INFO  : Disconnected from the channel tcfchan#66.
18:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:26:22 INFO  : 'jtag frequency' command is executed.
18:26:22 INFO  : Context for 'APU' is selected.
18:26:22 INFO  : System reset is completed.
18:26:25 INFO  : 'after 3000' command is executed.
18:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:26:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:26:27 INFO  : Context for 'APU' is selected.
18:26:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:28 INFO  : Context for 'APU' is selected.
18:26:28 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:26:28 INFO  : 'ps7_init' command is executed.
18:26:28 INFO  : 'ps7_post_config' command is executed.
18:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:28 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:28 INFO  : 'con' command is executed.
18:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:28 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:27:22 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:27:24 INFO  : Disconnected from the channel tcfchan#67.
18:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:25 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:27:25 INFO  : 'jtag frequency' command is executed.
18:27:25 INFO  : Context for 'APU' is selected.
18:27:25 INFO  : System reset is completed.
18:27:28 INFO  : 'after 3000' command is executed.
18:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:27:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:27:30 INFO  : Context for 'APU' is selected.
18:27:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:30 INFO  : Context for 'APU' is selected.
18:27:30 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:27:30 INFO  : 'ps7_init' command is executed.
18:27:30 INFO  : 'ps7_post_config' command is executed.
18:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:31 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:31 INFO  : 'con' command is executed.
18:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:28:04 INFO  : Disconnected from the channel tcfchan#68.
18:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:05 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:28:05 INFO  : 'jtag frequency' command is executed.
18:28:05 INFO  : Context for 'APU' is selected.
18:28:05 INFO  : System reset is completed.
18:28:08 INFO  : 'after 3000' command is executed.
18:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:28:11 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:28:11 INFO  : Context for 'APU' is selected.
18:28:11 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:11 INFO  : Context for 'APU' is selected.
18:28:11 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:28:11 INFO  : 'ps7_init' command is executed.
18:28:11 INFO  : 'ps7_post_config' command is executed.
18:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:11 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:11 INFO  : 'con' command is executed.
18:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:11 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
18:28:31 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:28:33 INFO  : Disconnected from the channel tcfchan#69.
18:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:33 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:28:33 INFO  : 'jtag frequency' command is executed.
18:28:33 INFO  : Context for 'APU' is selected.
18:28:33 INFO  : System reset is completed.
18:28:36 INFO  : 'after 3000' command is executed.
18:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:28:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:28:39 INFO  : Context for 'APU' is selected.
18:28:39 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:39 INFO  : Context for 'APU' is selected.
18:28:39 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:28:39 INFO  : 'ps7_init' command is executed.
18:28:39 INFO  : 'ps7_post_config' command is executed.
18:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:39 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:40 INFO  : 'con' command is executed.
18:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
18:29:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:29:38 INFO  : Disconnected from the channel tcfchan#70.
18:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:29:39 INFO  : 'jtag frequency' command is executed.
18:29:39 INFO  : Context for 'APU' is selected.
18:29:39 INFO  : System reset is completed.
18:29:42 INFO  : 'after 3000' command is executed.
18:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:29:44 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:29:44 INFO  : Context for 'APU' is selected.
18:29:44 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:29:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:44 INFO  : Context for 'APU' is selected.
18:29:44 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:29:44 INFO  : 'ps7_init' command is executed.
18:29:44 INFO  : 'ps7_post_config' command is executed.
18:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:45 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:45 INFO  : 'con' command is executed.
18:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:45 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
18:30:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:30:22 INFO  : Disconnected from the channel tcfchan#71.
18:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:23 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:30:23 INFO  : 'jtag frequency' command is executed.
18:30:23 INFO  : Context for 'APU' is selected.
18:30:23 INFO  : System reset is completed.
18:30:26 INFO  : 'after 3000' command is executed.
18:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:30:28 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:30:28 INFO  : Context for 'APU' is selected.
18:30:28 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:28 INFO  : Context for 'APU' is selected.
18:30:28 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:30:28 INFO  : 'ps7_init' command is executed.
18:30:29 INFO  : 'ps7_post_config' command is executed.
18:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:29 INFO  : 'con' command is executed.
18:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
18:30:56 INFO  : Disconnected from the channel tcfchan#72.
18:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:30:57 INFO  : 'jtag frequency' command is executed.
18:30:57 INFO  : Context for 'APU' is selected.
18:30:57 INFO  : System reset is completed.
18:31:00 INFO  : 'after 3000' command is executed.
18:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:31:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:31:03 INFO  : Context for 'APU' is selected.
18:31:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:31:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:03 INFO  : Context for 'APU' is selected.
18:31:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:31:03 INFO  : 'ps7_init' command is executed.
18:31:03 INFO  : 'ps7_post_config' command is executed.
18:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:03 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:03 INFO  : 'con' command is executed.
18:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:03 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:32:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:32:14 INFO  : Disconnected from the channel tcfchan#73.
18:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:14 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:32:14 INFO  : 'jtag frequency' command is executed.
18:32:14 INFO  : Context for 'APU' is selected.
18:32:14 INFO  : System reset is completed.
18:32:17 INFO  : 'after 3000' command is executed.
18:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:32:19 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:32:19 INFO  : Context for 'APU' is selected.
18:32:19 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:20 INFO  : Context for 'APU' is selected.
18:32:20 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:32:20 INFO  : 'ps7_init' command is executed.
18:32:20 INFO  : 'ps7_post_config' command is executed.
18:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:20 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:20 INFO  : 'con' command is executed.
18:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:20 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:32:26 INFO  : Disconnected from the channel tcfchan#74.
18:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:32:27 INFO  : 'jtag frequency' command is executed.
18:32:27 INFO  : Context for 'APU' is selected.
18:32:27 INFO  : System reset is completed.
18:32:30 INFO  : 'after 3000' command is executed.
18:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:32:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:32:32 INFO  : Context for 'APU' is selected.
18:32:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:32 INFO  : Context for 'APU' is selected.
18:32:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:32:32 INFO  : 'ps7_init' command is executed.
18:32:32 INFO  : 'ps7_post_config' command is executed.
18:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:33 INFO  : 'con' command is executed.
18:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:33:34 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:33:37 INFO  : Disconnected from the channel tcfchan#75.
18:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:33:38 INFO  : 'jtag frequency' command is executed.
18:33:38 INFO  : Context for 'APU' is selected.
18:33:38 INFO  : System reset is completed.
18:33:41 INFO  : 'after 3000' command is executed.
18:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:33:43 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:33:43 INFO  : Context for 'APU' is selected.
18:33:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:43 INFO  : Context for 'APU' is selected.
18:33:43 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:33:44 INFO  : 'ps7_init' command is executed.
18:33:44 INFO  : 'ps7_post_config' command is executed.
18:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:44 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:44 INFO  : 'con' command is executed.
18:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:34:42 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:34:44 INFO  : Disconnected from the channel tcfchan#76.
18:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:44 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:34:44 INFO  : 'jtag frequency' command is executed.
18:34:44 INFO  : Context for 'APU' is selected.
18:34:44 INFO  : System reset is completed.
18:34:47 INFO  : 'after 3000' command is executed.
18:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:34:49 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:34:50 INFO  : Context for 'APU' is selected.
18:34:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:34:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:50 INFO  : Context for 'APU' is selected.
18:34:50 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:34:50 INFO  : 'ps7_init' command is executed.
18:34:50 INFO  : 'ps7_post_config' command is executed.
18:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:50 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:50 INFO  : 'con' command is executed.
18:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:50 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:35:08 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:35:10 INFO  : Disconnected from the channel tcfchan#77.
18:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:35:10 INFO  : 'jtag frequency' command is executed.
18:35:10 INFO  : Context for 'APU' is selected.
18:35:10 INFO  : System reset is completed.
18:35:13 INFO  : 'after 3000' command is executed.
18:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:35:16 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:35:16 INFO  : Context for 'APU' is selected.
18:35:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:35:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:16 INFO  : Context for 'APU' is selected.
18:35:16 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:35:16 INFO  : 'ps7_init' command is executed.
18:35:16 INFO  : 'ps7_post_config' command is executed.
18:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:16 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:16 INFO  : 'con' command is executed.
18:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:35:22 INFO  : Disconnected from the channel tcfchan#78.
18:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:35:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:35:37 INFO  : 'jtag frequency' command is executed.
18:35:37 INFO  : Context for 'APU' is selected.
18:35:37 INFO  : System reset is completed.
18:35:40 INFO  : 'after 3000' command is executed.
18:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:35:42 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:35:42 INFO  : Context for 'APU' is selected.
18:35:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:42 INFO  : Context for 'APU' is selected.
18:35:42 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:35:42 INFO  : 'ps7_init' command is executed.
18:35:42 INFO  : 'ps7_post_config' command is executed.
18:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:43 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:43 INFO  : 'con' command is executed.
18:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:37:50 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:38:00 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:38:58 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:39:20 INFO  : Disconnected from the channel tcfchan#79.
18:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:39:22 INFO  : 'jtag frequency' command is executed.
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : System reset is completed.
18:39:25 INFO  : 'after 3000' command is executed.
18:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:39:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:39:27 INFO  : Context for 'APU' is selected.
18:39:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:27 INFO  : Context for 'APU' is selected.
18:39:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:39:27 INFO  : 'ps7_init' command is executed.
18:39:27 INFO  : 'ps7_post_config' command is executed.
18:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:28 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:28 INFO  : 'con' command is executed.
18:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:28 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:39:38 INFO  : Disconnected from the channel tcfchan#80.
18:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:39:39 INFO  : 'jtag frequency' command is executed.
18:39:39 INFO  : Context for 'APU' is selected.
18:39:39 INFO  : System reset is completed.
18:39:42 INFO  : 'after 3000' command is executed.
18:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:39:45 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:39:45 INFO  : Context for 'APU' is selected.
18:39:45 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:45 INFO  : Context for 'APU' is selected.
18:39:45 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:39:45 INFO  : 'ps7_init' command is executed.
18:39:45 INFO  : 'ps7_post_config' command is executed.
18:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:45 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:45 INFO  : 'con' command is executed.
18:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:45 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:40:06 INFO  : Disconnected from the channel tcfchan#81.
18:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:40:07 INFO  : 'jtag frequency' command is executed.
18:40:07 INFO  : Context for 'APU' is selected.
18:40:07 INFO  : System reset is completed.
18:40:10 INFO  : 'after 3000' command is executed.
18:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:40:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:40:13 INFO  : Context for 'APU' is selected.
18:40:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:13 INFO  : Context for 'APU' is selected.
18:40:13 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:40:13 INFO  : 'ps7_init' command is executed.
18:40:13 INFO  : 'ps7_post_config' command is executed.
18:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:13 INFO  : 'con' command is executed.
18:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
18:41:22 INFO  : Disconnected from the channel tcfchan#82.
18:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:41:24 INFO  : 'jtag frequency' command is executed.
18:41:24 INFO  : Context for 'APU' is selected.
18:41:24 INFO  : System reset is completed.
18:41:27 INFO  : 'after 3000' command is executed.
18:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:41:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:41:29 INFO  : Context for 'APU' is selected.
18:41:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:41:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:29 INFO  : Context for 'APU' is selected.
18:41:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:41:30 INFO  : 'ps7_init' command is executed.
18:41:30 INFO  : 'ps7_post_config' command is executed.
18:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:30 INFO  : 'con' command is executed.
18:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:42:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:43:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:43:23 INFO  : Disconnected from the channel tcfchan#83.
18:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:23 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:43:23 INFO  : 'jtag frequency' command is executed.
18:43:23 INFO  : Context for 'APU' is selected.
18:43:23 INFO  : System reset is completed.
18:43:26 INFO  : 'after 3000' command is executed.
18:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:43:28 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:43:28 INFO  : Context for 'APU' is selected.
18:43:28 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:43:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:28 INFO  : Context for 'APU' is selected.
18:43:28 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:43:29 INFO  : 'ps7_init' command is executed.
18:43:29 INFO  : 'ps7_post_config' command is executed.
18:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:29 INFO  : 'con' command is executed.
18:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:44:02 INFO  : Disconnected from the channel tcfchan#86.
18:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:44:21 INFO  : 'jtag frequency' command is executed.
18:44:21 INFO  : Context for 'APU' is selected.
18:44:21 INFO  : System reset is completed.
18:44:24 INFO  : 'after 3000' command is executed.
18:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:44:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:44:27 INFO  : Context for 'APU' is selected.
18:44:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:27 INFO  : Context for 'APU' is selected.
18:44:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:44:27 INFO  : 'ps7_init' command is executed.
18:44:27 INFO  : 'ps7_post_config' command is executed.
18:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:27 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:27 INFO  : 'con' command is executed.
18:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:45:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:45:31 INFO  : Disconnected from the channel tcfchan#87.
18:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:32 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:45:32 INFO  : 'jtag frequency' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:33 INFO  : System reset is completed.
18:45:36 INFO  : 'after 3000' command is executed.
18:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:45:38 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:45:38 INFO  : Context for 'APU' is selected.
18:45:38 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:45:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:38 INFO  : Context for 'APU' is selected.
18:45:38 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:45:38 INFO  : 'ps7_init' command is executed.
18:45:38 INFO  : 'ps7_post_config' command is executed.
18:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:39 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:39 INFO  : 'con' command is executed.
18:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:39 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:47:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:47:50 INFO  : Disconnected from the channel tcfchan#89.
18:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:47:51 INFO  : 'jtag frequency' command is executed.
18:47:51 INFO  : Context for 'APU' is selected.
18:47:51 INFO  : System reset is completed.
18:47:54 INFO  : 'after 3000' command is executed.
18:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:47:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:47:56 INFO  : Context for 'APU' is selected.
18:47:56 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
18:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:56 INFO  : Context for 'APU' is selected.
18:47:56 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:47:57 INFO  : 'ps7_init' command is executed.
18:47:57 INFO  : 'ps7_post_config' command is executed.
18:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:57 INFO  : 'con' command is executed.
18:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
18:50:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:50:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:17:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:17:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:17:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:18:06 INFO  : Disconnected from the channel tcfchan#90.
19:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:18:07 INFO  : 'jtag frequency' command is executed.
19:18:07 INFO  : Context for 'APU' is selected.
19:18:07 INFO  : System reset is completed.
19:18:10 INFO  : 'after 3000' command is executed.
19:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:18:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:18:12 INFO  : Context for 'APU' is selected.
19:18:12 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:12 INFO  : Context for 'APU' is selected.
19:18:12 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:18:12 INFO  : 'ps7_init' command is executed.
19:18:12 INFO  : 'ps7_post_config' command is executed.
19:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:13 INFO  : 'con' command is executed.
19:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:20:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:20:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:20:36 INFO  : Disconnected from the channel tcfchan#94.
19:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:20:37 INFO  : 'jtag frequency' command is executed.
19:20:37 INFO  : Context for 'APU' is selected.
19:20:37 INFO  : System reset is completed.
19:20:40 INFO  : 'after 3000' command is executed.
19:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:20:42 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:20:42 INFO  : Context for 'APU' is selected.
19:20:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:42 INFO  : Context for 'APU' is selected.
19:20:42 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:20:43 INFO  : 'ps7_init' command is executed.
19:20:43 INFO  : 'ps7_post_config' command is executed.
19:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:43 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:43 INFO  : 'con' command is executed.
19:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:24:14 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:24:21 INFO  : Disconnected from the channel tcfchan#95.
19:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:24:21 INFO  : 'jtag frequency' command is executed.
19:24:21 INFO  : Context for 'APU' is selected.
19:24:21 INFO  : System reset is completed.
19:24:24 INFO  : 'after 3000' command is executed.
19:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:24:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:24:27 INFO  : Context for 'APU' is selected.
19:24:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:27 INFO  : Context for 'APU' is selected.
19:24:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:24:27 INFO  : 'ps7_init' command is executed.
19:24:27 INFO  : 'ps7_post_config' command is executed.
19:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:27 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:27 INFO  : 'con' command is executed.
19:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:24:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:24:52 INFO  : Disconnected from the channel tcfchan#96.
19:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:52 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:24:52 INFO  : 'jtag frequency' command is executed.
19:24:52 INFO  : Context for 'APU' is selected.
19:24:52 INFO  : System reset is completed.
19:24:55 INFO  : 'after 3000' command is executed.
19:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:24:58 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:24:58 INFO  : Context for 'APU' is selected.
19:24:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:58 INFO  : Context for 'APU' is selected.
19:24:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:24:58 INFO  : 'ps7_init' command is executed.
19:24:58 INFO  : 'ps7_post_config' command is executed.
19:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:58 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:58 INFO  : 'con' command is executed.
19:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:58 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:25:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:25:16 INFO  : Disconnected from the channel tcfchan#97.
19:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:25:16 INFO  : 'jtag frequency' command is executed.
19:25:16 INFO  : Context for 'APU' is selected.
19:25:16 INFO  : System reset is completed.
19:25:19 INFO  : 'after 3000' command is executed.
19:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:25:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:25:22 INFO  : Context for 'APU' is selected.
19:25:22 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:22 INFO  : Context for 'APU' is selected.
19:25:22 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:25:22 INFO  : 'ps7_init' command is executed.
19:25:22 INFO  : 'ps7_post_config' command is executed.
19:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:22 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:23 INFO  : 'con' command is executed.
19:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:25:23 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:28:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:28:11 INFO  : Disconnected from the channel tcfchan#98.
19:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:11 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:28:11 INFO  : 'jtag frequency' command is executed.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : System reset is completed.
19:28:14 INFO  : 'after 3000' command is executed.
19:28:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:28:17 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:28:17 INFO  : Context for 'APU' is selected.
19:28:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:17 INFO  : Context for 'APU' is selected.
19:28:17 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:28:17 INFO  : 'ps7_init' command is executed.
19:28:17 INFO  : 'ps7_post_config' command is executed.
19:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:17 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:17 INFO  : 'con' command is executed.
19:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:44:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:44:23 INFO  : Disconnected from the channel tcfchan#99.
19:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:44:24 INFO  : 'jtag frequency' command is executed.
19:44:24 INFO  : Context for 'APU' is selected.
19:44:24 INFO  : System reset is completed.
19:44:27 INFO  : 'after 3000' command is executed.
19:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:44:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:44:29 INFO  : Context for 'APU' is selected.
19:44:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:44:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:29 INFO  : Context for 'APU' is selected.
19:44:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:44:30 INFO  : 'ps7_init' command is executed.
19:44:30 INFO  : 'ps7_post_config' command is executed.
19:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:30 INFO  : 'con' command is executed.
19:44:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:44:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:44:42 INFO  : Disconnected from the channel tcfchan#100.
19:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:44:43 INFO  : 'jtag frequency' command is executed.
19:44:43 INFO  : Context for 'APU' is selected.
19:44:43 INFO  : System reset is completed.
19:44:46 INFO  : 'after 3000' command is executed.
19:44:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:44:48 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:44:48 INFO  : Context for 'APU' is selected.
19:44:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:48 INFO  : Context for 'APU' is selected.
19:44:48 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:44:49 INFO  : 'ps7_init' command is executed.
19:44:49 INFO  : 'ps7_post_config' command is executed.
19:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:49 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:49 INFO  : 'con' command is executed.
19:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:49 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:45:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:45:23 INFO  : Disconnected from the channel tcfchan#101.
19:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:23 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:45:23 INFO  : 'jtag frequency' command is executed.
19:45:23 INFO  : Context for 'APU' is selected.
19:45:23 INFO  : System reset is completed.
19:45:26 INFO  : 'after 3000' command is executed.
19:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:45:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:45:29 INFO  : Context for 'APU' is selected.
19:45:29 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:29 INFO  : Context for 'APU' is selected.
19:45:29 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:45:29 INFO  : 'ps7_init' command is executed.
19:45:29 INFO  : 'ps7_post_config' command is executed.
19:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:29 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:29 INFO  : 'con' command is executed.
19:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:45:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:45:51 INFO  : Disconnected from the channel tcfchan#102.
19:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:45:51 INFO  : 'jtag frequency' command is executed.
19:45:51 INFO  : Context for 'APU' is selected.
19:45:51 INFO  : System reset is completed.
19:45:54 INFO  : 'after 3000' command is executed.
19:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:45:56 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:45:57 INFO  : Context for 'APU' is selected.
19:45:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:57 INFO  : Context for 'APU' is selected.
19:45:57 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:45:57 INFO  : 'ps7_init' command is executed.
19:45:57 INFO  : 'ps7_post_config' command is executed.
19:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:57 INFO  : 'con' command is executed.
19:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:46:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:46:24 INFO  : Disconnected from the channel tcfchan#103.
19:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:46:24 INFO  : 'jtag frequency' command is executed.
19:46:24 INFO  : Context for 'APU' is selected.
19:46:24 INFO  : System reset is completed.
19:46:27 INFO  : 'after 3000' command is executed.
19:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:46:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:46:30 INFO  : Context for 'APU' is selected.
19:46:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:30 INFO  : Context for 'APU' is selected.
19:46:30 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:46:30 INFO  : 'ps7_init' command is executed.
19:46:30 INFO  : 'ps7_post_config' command is executed.
19:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:30 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:31 INFO  : 'con' command is executed.
19:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:46:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:46:48 INFO  : Disconnected from the channel tcfchan#104.
19:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:48 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:46:48 INFO  : 'jtag frequency' command is executed.
19:46:48 INFO  : Context for 'APU' is selected.
19:46:48 INFO  : System reset is completed.
19:46:51 INFO  : 'after 3000' command is executed.
19:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:46:53 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:46:53 INFO  : Context for 'APU' is selected.
19:46:53 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:54 INFO  : Context for 'APU' is selected.
19:46:54 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:46:54 INFO  : 'ps7_init' command is executed.
19:46:54 INFO  : 'ps7_post_config' command is executed.
19:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:54 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:54 INFO  : 'con' command is executed.
19:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:54 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:48:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:48:07 INFO  : Disconnected from the channel tcfchan#105.
19:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:48:07 INFO  : 'jtag frequency' command is executed.
19:48:07 INFO  : Context for 'APU' is selected.
19:48:07 INFO  : System reset is completed.
19:48:10 INFO  : 'after 3000' command is executed.
19:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:48:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:48:13 INFO  : Context for 'APU' is selected.
19:48:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:13 INFO  : Context for 'APU' is selected.
19:48:13 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:48:13 INFO  : 'ps7_init' command is executed.
19:48:13 INFO  : 'ps7_post_config' command is executed.
19:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:13 INFO  : 'con' command is executed.
19:48:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:48:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:48:28 INFO  : Disconnected from the channel tcfchan#106.
19:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:28 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:48:28 INFO  : 'jtag frequency' command is executed.
19:48:29 INFO  : Context for 'APU' is selected.
19:48:29 INFO  : System reset is completed.
19:48:32 INFO  : 'after 3000' command is executed.
19:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:48:34 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:48:34 INFO  : Context for 'APU' is selected.
19:48:34 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:34 INFO  : Context for 'APU' is selected.
19:48:34 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:48:34 INFO  : 'ps7_init' command is executed.
19:48:34 INFO  : 'ps7_post_config' command is executed.
19:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:35 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:35 INFO  : 'con' command is executed.
19:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:35 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:48:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:48:49 INFO  : Disconnected from the channel tcfchan#107.
19:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:48:49 INFO  : 'jtag frequency' command is executed.
19:48:49 INFO  : Context for 'APU' is selected.
19:48:49 INFO  : System reset is completed.
19:48:52 INFO  : 'after 3000' command is executed.
19:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:48:55 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:48:55 INFO  : Context for 'APU' is selected.
19:48:55 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:55 INFO  : Context for 'APU' is selected.
19:48:55 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:48:55 INFO  : 'ps7_init' command is executed.
19:48:55 INFO  : 'ps7_post_config' command is executed.
19:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:55 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:55 INFO  : 'con' command is executed.
19:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:55 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:49:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:49:13 INFO  : Disconnected from the channel tcfchan#108.
19:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:13 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:49:13 INFO  : 'jtag frequency' command is executed.
19:49:13 INFO  : Context for 'APU' is selected.
19:49:13 INFO  : System reset is completed.
19:49:16 INFO  : 'after 3000' command is executed.
19:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:49:19 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:49:19 INFO  : Context for 'APU' is selected.
19:49:19 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:19 INFO  : Context for 'APU' is selected.
19:49:19 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:49:19 INFO  : 'ps7_init' command is executed.
19:49:19 INFO  : 'ps7_post_config' command is executed.
19:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:19 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:19 INFO  : 'con' command is executed.
19:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:19 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:49:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:49:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:50:01 INFO  : Disconnected from the channel tcfchan#109.
19:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:01 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:50:01 INFO  : 'jtag frequency' command is executed.
19:50:01 INFO  : Context for 'APU' is selected.
19:50:01 INFO  : System reset is completed.
19:50:04 INFO  : 'after 3000' command is executed.
19:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:50:07 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:50:07 INFO  : Context for 'APU' is selected.
19:50:07 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:07 INFO  : Context for 'APU' is selected.
19:50:07 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:50:07 INFO  : 'ps7_init' command is executed.
19:50:07 INFO  : 'ps7_post_config' command is executed.
19:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:07 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:07 INFO  : 'con' command is executed.
19:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:07 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:50:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:50:34 INFO  : Disconnected from the channel tcfchan#110.
19:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:35 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:50:35 INFO  : 'jtag frequency' command is executed.
19:50:35 INFO  : Context for 'APU' is selected.
19:50:35 INFO  : System reset is completed.
19:50:38 INFO  : 'after 3000' command is executed.
19:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:50:40 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:50:40 INFO  : Context for 'APU' is selected.
19:50:40 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:40 INFO  : Context for 'APU' is selected.
19:50:40 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:50:41 INFO  : 'ps7_init' command is executed.
19:50:41 INFO  : 'ps7_post_config' command is executed.
19:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:41 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:41 INFO  : 'con' command is executed.
19:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:41 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:56:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:56:06 INFO  : Disconnected from the channel tcfchan#111.
19:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:56:06 INFO  : 'jtag frequency' command is executed.
19:56:06 INFO  : Context for 'APU' is selected.
19:56:07 INFO  : System reset is completed.
19:56:10 INFO  : 'after 3000' command is executed.
19:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:56:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:56:12 INFO  : Context for 'APU' is selected.
19:56:12 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:12 INFO  : Context for 'APU' is selected.
19:56:12 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:56:12 INFO  : 'ps7_init' command is executed.
19:56:12 INFO  : 'ps7_post_config' command is executed.
19:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:12 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:13 INFO  : 'con' command is executed.
19:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:56:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:56:26 INFO  : Disconnected from the channel tcfchan#112.
19:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:26 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:56:26 INFO  : 'jtag frequency' command is executed.
19:56:26 INFO  : Context for 'APU' is selected.
19:56:26 INFO  : System reset is completed.
19:56:29 INFO  : 'after 3000' command is executed.
19:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:56:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:56:32 INFO  : Context for 'APU' is selected.
19:56:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:32 INFO  : Context for 'APU' is selected.
19:56:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:56:32 INFO  : 'ps7_init' command is executed.
19:56:32 INFO  : 'ps7_post_config' command is executed.
19:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:32 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:32 INFO  : 'con' command is executed.
19:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
19:57:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:57:06 INFO  : Disconnected from the channel tcfchan#113.
19:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:57:07 INFO  : 'jtag frequency' command is executed.
19:57:07 INFO  : Context for 'APU' is selected.
19:57:07 INFO  : System reset is completed.
19:57:10 INFO  : 'after 3000' command is executed.
19:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:57:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
19:57:12 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
19:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:12 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:57:13 INFO  : 'ps7_init' command is executed.
19:57:13 INFO  : 'ps7_post_config' command is executed.
19:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:13 INFO  : 'con' command is executed.
19:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:09:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:09:51 INFO  : Disconnected from the channel tcfchan#114.
20:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:51 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:09:51 INFO  : 'jtag frequency' command is executed.
20:09:51 INFO  : Context for 'APU' is selected.
20:09:51 INFO  : System reset is completed.
20:09:54 INFO  : 'after 3000' command is executed.
20:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:09:57 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:09:57 INFO  : Context for 'APU' is selected.
20:09:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:57 INFO  : Context for 'APU' is selected.
20:09:57 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:09:57 INFO  : 'ps7_init' command is executed.
20:09:57 INFO  : 'ps7_post_config' command is executed.
20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : 'con' command is executed.
20:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:10:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:10:18 INFO  : Disconnected from the channel tcfchan#115.
20:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:18 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:10:18 INFO  : 'jtag frequency' command is executed.
20:10:18 INFO  : Context for 'APU' is selected.
20:10:18 INFO  : System reset is completed.
20:10:21 INFO  : 'after 3000' command is executed.
20:10:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:10:24 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:10:24 INFO  : Context for 'APU' is selected.
20:10:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:24 INFO  : Context for 'APU' is selected.
20:10:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:10:24 INFO  : 'ps7_init' command is executed.
20:10:24 INFO  : 'ps7_post_config' command is executed.
20:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:24 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:24 INFO  : 'con' command is executed.
20:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:24 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:10:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:10:46 INFO  : Disconnected from the channel tcfchan#116.
20:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:47 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:10:47 INFO  : 'jtag frequency' command is executed.
20:10:47 INFO  : Context for 'APU' is selected.
20:10:47 INFO  : System reset is completed.
20:10:50 INFO  : 'after 3000' command is executed.
20:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:10:52 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:10:52 INFO  : Context for 'APU' is selected.
20:10:52 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:52 INFO  : Context for 'APU' is selected.
20:10:52 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:10:53 INFO  : 'ps7_init' command is executed.
20:10:53 INFO  : 'ps7_post_config' command is executed.
20:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:53 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:53 INFO  : 'con' command is executed.
20:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:53 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:11:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:11:08 INFO  : Disconnected from the channel tcfchan#117.
20:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:08 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:11:08 INFO  : 'jtag frequency' command is executed.
20:11:08 INFO  : Context for 'APU' is selected.
20:11:08 INFO  : System reset is completed.
20:11:11 INFO  : 'after 3000' command is executed.
20:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:11:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:11:13 INFO  : Context for 'APU' is selected.
20:11:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:14 INFO  : Context for 'APU' is selected.
20:11:14 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:11:14 INFO  : 'ps7_init' command is executed.
20:11:14 INFO  : 'ps7_post_config' command is executed.
20:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:14 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:14 INFO  : 'con' command is executed.
20:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:14 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:11:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:11:47 INFO  : Disconnected from the channel tcfchan#118.
20:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:47 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:11:47 INFO  : 'jtag frequency' command is executed.
20:11:47 INFO  : Context for 'APU' is selected.
20:11:48 INFO  : System reset is completed.
20:11:51 INFO  : 'after 3000' command is executed.
20:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:11:53 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:11:53 INFO  : Context for 'APU' is selected.
20:11:53 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:53 INFO  : Context for 'APU' is selected.
20:11:53 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:11:53 INFO  : 'ps7_init' command is executed.
20:11:53 INFO  : 'ps7_post_config' command is executed.
20:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:54 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:54 INFO  : 'con' command is executed.
20:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:54 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:13:26 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:13:28 INFO  : Disconnected from the channel tcfchan#119.
20:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:28 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:13:28 INFO  : 'jtag frequency' command is executed.
20:13:29 INFO  : Context for 'APU' is selected.
20:13:29 INFO  : System reset is completed.
20:13:32 INFO  : 'after 3000' command is executed.
20:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:13:34 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:13:34 INFO  : Context for 'APU' is selected.
20:13:34 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:34 INFO  : Context for 'APU' is selected.
20:13:34 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:13:34 INFO  : 'ps7_init' command is executed.
20:13:34 INFO  : 'ps7_post_config' command is executed.
20:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : 'con' command is executed.
20:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:35 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:14:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:14:38 INFO  : Disconnected from the channel tcfchan#120.
20:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:14:39 INFO  : 'jtag frequency' command is executed.
20:14:39 INFO  : Context for 'APU' is selected.
20:14:39 INFO  : System reset is completed.
20:14:42 INFO  : 'after 3000' command is executed.
20:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:14:44 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:14:44 INFO  : Context for 'APU' is selected.
20:14:44 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:44 INFO  : Context for 'APU' is selected.
20:14:44 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:14:44 INFO  : 'ps7_init' command is executed.
20:14:44 INFO  : 'ps7_post_config' command is executed.
20:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:45 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:45 INFO  : 'con' command is executed.
20:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:45 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:16:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:16:58 INFO  : Disconnected from the channel tcfchan#121.
20:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:58 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:16:58 INFO  : 'jtag frequency' command is executed.
20:16:58 INFO  : Context for 'APU' is selected.
20:16:58 INFO  : System reset is completed.
20:17:01 INFO  : 'after 3000' command is executed.
20:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:17:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:17:04 INFO  : Context for 'APU' is selected.
20:17:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:04 INFO  : Context for 'APU' is selected.
20:17:04 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:17:04 INFO  : 'ps7_init' command is executed.
20:17:04 INFO  : 'ps7_post_config' command is executed.
20:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:04 INFO  : 'con' command is executed.
20:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:18:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:18:25 INFO  : Disconnected from the channel tcfchan#122.
20:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:25 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:18:25 INFO  : 'jtag frequency' command is executed.
20:18:25 INFO  : Context for 'APU' is selected.
20:18:25 INFO  : System reset is completed.
20:18:28 INFO  : 'after 3000' command is executed.
20:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:18:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:18:30 INFO  : Context for 'APU' is selected.
20:18:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:30 INFO  : Context for 'APU' is selected.
20:18:30 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:18:31 INFO  : 'ps7_init' command is executed.
20:18:31 INFO  : 'ps7_post_config' command is executed.
20:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:31 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:31 INFO  : 'con' command is executed.
20:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:19:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:19:30 INFO  : Disconnected from the channel tcfchan#123.
20:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:30 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:19:30 INFO  : 'jtag frequency' command is executed.
20:19:30 INFO  : Context for 'APU' is selected.
20:19:30 INFO  : System reset is completed.
20:19:33 INFO  : 'after 3000' command is executed.
20:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:19:35 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:19:35 INFO  : Context for 'APU' is selected.
20:19:35 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:35 INFO  : Context for 'APU' is selected.
20:19:35 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:19:36 INFO  : 'ps7_init' command is executed.
20:19:36 INFO  : 'ps7_post_config' command is executed.
20:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:36 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:36 INFO  : 'con' command is executed.
20:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:36 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:19:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:19:54 INFO  : Disconnected from the channel tcfchan#124.
20:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:54 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:19:54 INFO  : 'jtag frequency' command is executed.
20:19:54 INFO  : Context for 'APU' is selected.
20:19:54 INFO  : System reset is completed.
20:19:57 INFO  : 'after 3000' command is executed.
20:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:20:00 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:20:00 INFO  : Context for 'APU' is selected.
20:20:00 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:00 INFO  : Context for 'APU' is selected.
20:20:00 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:20:00 INFO  : 'ps7_init' command is executed.
20:20:00 INFO  : 'ps7_post_config' command is executed.
20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:00 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:00 INFO  : 'con' command is executed.
20:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:00 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:20:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:20:57 INFO  : Disconnected from the channel tcfchan#125.
20:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:20:57 INFO  : 'jtag frequency' command is executed.
20:20:57 INFO  : Context for 'APU' is selected.
20:20:57 INFO  : System reset is completed.
20:21:00 INFO  : 'after 3000' command is executed.
20:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:21:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:21:03 INFO  : Context for 'APU' is selected.
20:21:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:03 INFO  : Context for 'APU' is selected.
20:21:03 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:21:03 INFO  : 'ps7_init' command is executed.
20:21:03 INFO  : 'ps7_post_config' command is executed.
20:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:03 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:03 INFO  : 'con' command is executed.
20:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:03 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:23:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:23:10 INFO  : Disconnected from the channel tcfchan#126.
20:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:23:10 INFO  : 'jtag frequency' command is executed.
20:23:10 INFO  : Context for 'APU' is selected.
20:23:10 INFO  : System reset is completed.
20:23:13 INFO  : 'after 3000' command is executed.
20:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:23:16 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:23:16 INFO  : Context for 'APU' is selected.
20:23:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:16 INFO  : Context for 'APU' is selected.
20:23:16 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:23:16 INFO  : 'ps7_init' command is executed.
20:23:16 INFO  : 'ps7_post_config' command is executed.
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : 'con' command is executed.
20:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:23:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:23:46 INFO  : Disconnected from the channel tcfchan#127.
20:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:46 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:23:46 INFO  : 'jtag frequency' command is executed.
20:23:46 INFO  : Context for 'APU' is selected.
20:23:46 INFO  : System reset is completed.
20:23:49 INFO  : 'after 3000' command is executed.
20:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:23:52 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:23:52 INFO  : Context for 'APU' is selected.
20:23:52 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:52 INFO  : Context for 'APU' is selected.
20:23:52 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:23:52 INFO  : 'ps7_init' command is executed.
20:23:52 INFO  : 'ps7_post_config' command is executed.
20:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:52 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:52 INFO  : 'con' command is executed.
20:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:52 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:24:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:24:25 INFO  : Disconnected from the channel tcfchan#128.
20:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:25 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:24:25 INFO  : 'jtag frequency' command is executed.
20:24:25 INFO  : Context for 'APU' is selected.
20:24:25 INFO  : System reset is completed.
20:24:28 INFO  : 'after 3000' command is executed.
20:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:24:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:24:30 INFO  : Context for 'APU' is selected.
20:24:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:31 INFO  : Context for 'APU' is selected.
20:24:31 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:24:31 INFO  : 'ps7_init' command is executed.
20:24:31 INFO  : 'ps7_post_config' command is executed.
20:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:31 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:31 INFO  : 'con' command is executed.
20:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:24:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:24:54 INFO  : Disconnected from the channel tcfchan#129.
20:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:55 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:24:55 INFO  : 'jtag frequency' command is executed.
20:24:55 INFO  : Context for 'APU' is selected.
20:24:55 INFO  : System reset is completed.
20:24:58 INFO  : 'after 3000' command is executed.
20:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:25:00 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:25:00 INFO  : Context for 'APU' is selected.
20:25:00 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:00 INFO  : Context for 'APU' is selected.
20:25:00 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:25:00 INFO  : 'ps7_init' command is executed.
20:25:00 INFO  : 'ps7_post_config' command is executed.
20:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:01 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:01 INFO  : 'con' command is executed.
20:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:01 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:25:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:25:30 INFO  : Disconnected from the channel tcfchan#130.
20:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:30 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:25:30 INFO  : 'jtag frequency' command is executed.
20:25:30 INFO  : Context for 'APU' is selected.
20:25:30 INFO  : System reset is completed.
20:25:33 INFO  : 'after 3000' command is executed.
20:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:25:36 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:25:36 INFO  : Context for 'APU' is selected.
20:25:36 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:36 INFO  : Context for 'APU' is selected.
20:25:36 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:25:36 INFO  : 'ps7_init' command is executed.
20:25:36 INFO  : 'ps7_post_config' command is executed.
20:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:36 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:36 INFO  : 'con' command is executed.
20:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:36 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:26:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:26:02 INFO  : Disconnected from the channel tcfchan#131.
20:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:03 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:26:03 INFO  : 'jtag frequency' command is executed.
20:26:03 INFO  : Context for 'APU' is selected.
20:26:03 INFO  : System reset is completed.
20:26:06 INFO  : 'after 3000' command is executed.
20:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:26:08 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:26:08 INFO  : Context for 'APU' is selected.
20:26:08 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:08 INFO  : Context for 'APU' is selected.
20:26:08 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:26:09 INFO  : 'ps7_init' command is executed.
20:26:09 INFO  : 'ps7_post_config' command is executed.
20:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:09 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:09 INFO  : 'con' command is executed.
20:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:30:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:30:12 INFO  : Disconnected from the channel tcfchan#132.
20:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:12 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:30:12 INFO  : 'jtag frequency' command is executed.
20:30:12 INFO  : Context for 'APU' is selected.
20:30:12 INFO  : System reset is completed.
20:30:15 INFO  : 'after 3000' command is executed.
20:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:30:17 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:30:18 INFO  : Context for 'APU' is selected.
20:30:18 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:18 INFO  : Context for 'APU' is selected.
20:30:18 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:30:18 INFO  : 'ps7_init' command is executed.
20:30:18 INFO  : 'ps7_post_config' command is executed.
20:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:18 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:18 INFO  : 'con' command is executed.
20:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:30:18 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:34:23 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:34:26 INFO  : Disconnected from the channel tcfchan#133.
20:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:26 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:34:26 INFO  : 'jtag frequency' command is executed.
20:34:26 INFO  : Context for 'APU' is selected.
20:34:26 INFO  : System reset is completed.
20:34:29 INFO  : 'after 3000' command is executed.
20:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:34:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:34:32 INFO  : Context for 'APU' is selected.
20:34:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:32 INFO  : Context for 'APU' is selected.
20:34:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:34:32 INFO  : 'ps7_init' command is executed.
20:34:32 INFO  : 'ps7_post_config' command is executed.
20:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:32 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:32 INFO  : 'con' command is executed.
20:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:37:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:37:59 INFO  : Disconnected from the channel tcfchan#134.
20:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:37:59 INFO  : 'jtag frequency' command is executed.
20:37:59 INFO  : Context for 'APU' is selected.
20:37:59 INFO  : System reset is completed.
20:38:02 INFO  : 'after 3000' command is executed.
20:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:38:05 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:38:05 INFO  : Context for 'APU' is selected.
20:38:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:05 INFO  : Context for 'APU' is selected.
20:38:05 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:38:05 INFO  : 'ps7_init' command is executed.
20:38:05 INFO  : 'ps7_post_config' command is executed.
20:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:05 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:05 INFO  : 'con' command is executed.
20:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:05 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:38:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:38:21 INFO  : Disconnected from the channel tcfchan#135.
20:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:38:21 INFO  : 'jtag frequency' command is executed.
20:38:21 INFO  : Context for 'APU' is selected.
20:38:21 INFO  : System reset is completed.
20:38:24 INFO  : 'after 3000' command is executed.
20:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:38:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:38:27 INFO  : Context for 'APU' is selected.
20:38:27 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:27 INFO  : Context for 'APU' is selected.
20:38:27 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:38:27 INFO  : 'ps7_init' command is executed.
20:38:27 INFO  : 'ps7_post_config' command is executed.
20:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:27 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:27 INFO  : 'con' command is executed.
20:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:40:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:40:37 INFO  : Disconnected from the channel tcfchan#136.
20:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:40:38 INFO  : 'jtag frequency' command is executed.
20:40:38 INFO  : Context for 'APU' is selected.
20:40:38 INFO  : System reset is completed.
20:40:41 INFO  : 'after 3000' command is executed.
20:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:40:43 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:40:43 INFO  : Context for 'APU' is selected.
20:40:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:43 INFO  : Context for 'APU' is selected.
20:40:43 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:40:44 INFO  : 'ps7_init' command is executed.
20:40:44 INFO  : 'ps7_post_config' command is executed.
20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:44 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:44 INFO  : 'con' command is executed.
20:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:40:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:40:56 INFO  : Disconnected from the channel tcfchan#137.
20:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:40:57 INFO  : 'jtag frequency' command is executed.
20:40:57 INFO  : Context for 'APU' is selected.
20:40:57 INFO  : System reset is completed.
20:41:00 INFO  : 'after 3000' command is executed.
20:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:41:02 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:41:02 INFO  : Context for 'APU' is selected.
20:41:02 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:02 INFO  : Context for 'APU' is selected.
20:41:02 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:41:03 INFO  : 'ps7_init' command is executed.
20:41:03 INFO  : 'ps7_post_config' command is executed.
20:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:03 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:03 INFO  : 'con' command is executed.
20:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:03 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:41:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:41:26 INFO  : Disconnected from the channel tcfchan#138.
20:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:41:27 INFO  : 'jtag frequency' command is executed.
20:41:27 INFO  : Context for 'APU' is selected.
20:41:27 INFO  : System reset is completed.
20:41:30 INFO  : 'after 3000' command is executed.
20:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:41:32 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:41:32 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:32 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:41:32 INFO  : 'ps7_init' command is executed.
20:41:32 INFO  : 'ps7_post_config' command is executed.
20:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : 'con' command is executed.
20:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:42:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:42:07 INFO  : Disconnected from the channel tcfchan#139.
20:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:42:07 INFO  : 'jtag frequency' command is executed.
20:42:07 INFO  : Context for 'APU' is selected.
20:42:07 INFO  : System reset is completed.
20:42:10 INFO  : 'after 3000' command is executed.
20:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:42:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:42:13 INFO  : Context for 'APU' is selected.
20:42:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:13 INFO  : Context for 'APU' is selected.
20:42:13 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:42:13 INFO  : 'ps7_init' command is executed.
20:42:13 INFO  : 'ps7_post_config' command is executed.
20:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:13 INFO  : 'con' command is executed.
20:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:42:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:42:37 INFO  : Disconnected from the channel tcfchan#140.
20:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:42:37 INFO  : 'jtag frequency' command is executed.
20:42:37 INFO  : Context for 'APU' is selected.
20:42:37 INFO  : System reset is completed.
20:42:40 INFO  : 'after 3000' command is executed.
20:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:42:43 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:42:43 INFO  : Context for 'APU' is selected.
20:42:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:43 INFO  : Context for 'APU' is selected.
20:42:43 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:42:43 INFO  : 'ps7_init' command is executed.
20:42:43 INFO  : 'ps7_post_config' command is executed.
20:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:43 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:43 INFO  : 'con' command is executed.
20:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
20:42:57 INFO  : Disconnected from the channel tcfchan#141.
20:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:58 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:42:58 INFO  : 'jtag frequency' command is executed.
20:42:58 INFO  : Context for 'APU' is selected.
20:42:58 INFO  : System reset is completed.
20:43:01 INFO  : 'after 3000' command is executed.
20:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:43:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:43:03 INFO  : Context for 'APU' is selected.
20:43:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:43:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:04 INFO  : Context for 'APU' is selected.
20:43:04 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:43:04 INFO  : 'ps7_init' command is executed.
20:43:04 INFO  : 'ps7_post_config' command is executed.
20:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:04 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:04 INFO  : 'con' command is executed.
20:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:43:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:49:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:50:04 INFO  : Disconnected from the channel tcfchan#142.
20:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:50:07 INFO  : 'jtag frequency' command is executed.
20:50:07 INFO  : Context for 'APU' is selected.
20:50:07 INFO  : System reset is completed.
20:50:10 INFO  : 'after 3000' command is executed.
20:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:50:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:50:12 INFO  : Context for 'APU' is selected.
20:50:12 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:50:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:12 INFO  : Context for 'APU' is selected.
20:50:12 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:50:12 INFO  : 'ps7_init' command is executed.
20:50:12 INFO  : 'ps7_post_config' command is executed.
20:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:13 INFO  : 'con' command is executed.
20:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:51:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:51:26 INFO  : Disconnected from the channel tcfchan#143.
20:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:51:27 INFO  : 'jtag frequency' command is executed.
20:51:27 INFO  : Context for 'APU' is selected.
20:51:27 INFO  : System reset is completed.
20:51:30 INFO  : 'after 3000' command is executed.
20:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:51:33 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:51:33 INFO  : Context for 'APU' is selected.
20:51:33 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:33 INFO  : Context for 'APU' is selected.
20:51:33 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:51:33 INFO  : 'ps7_init' command is executed.
20:51:33 INFO  : 'ps7_post_config' command is executed.
20:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:33 INFO  : 'con' command is executed.
20:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:51:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:52:00 INFO  : Disconnected from the channel tcfchan#144.
20:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:01 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:52:01 INFO  : 'jtag frequency' command is executed.
20:52:01 INFO  : Context for 'APU' is selected.
20:52:02 INFO  : System reset is completed.
20:52:05 INFO  : 'after 3000' command is executed.
20:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:52:07 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:52:07 INFO  : Context for 'APU' is selected.
20:52:07 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:07 INFO  : Context for 'APU' is selected.
20:52:07 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:52:07 INFO  : 'ps7_init' command is executed.
20:52:07 INFO  : 'ps7_post_config' command is executed.
20:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:07 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : 'con' command is executed.
20:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:08 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:52:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:52:25 INFO  : Disconnected from the channel tcfchan#145.
20:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:26 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:52:26 INFO  : 'jtag frequency' command is executed.
20:52:26 INFO  : Context for 'APU' is selected.
20:52:26 INFO  : System reset is completed.
20:52:29 INFO  : 'after 3000' command is executed.
20:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:52:31 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:52:31 INFO  : Context for 'APU' is selected.
20:52:31 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:52:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:31 INFO  : Context for 'APU' is selected.
20:52:31 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:52:32 INFO  : 'ps7_init' command is executed.
20:52:32 INFO  : 'ps7_post_config' command is executed.
20:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:32 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:32 INFO  : 'con' command is executed.
20:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:52:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:52:52 INFO  : Disconnected from the channel tcfchan#146.
20:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:54 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:52:54 INFO  : 'jtag frequency' command is executed.
20:52:54 INFO  : Context for 'APU' is selected.
20:52:54 INFO  : System reset is completed.
20:52:57 INFO  : 'after 3000' command is executed.
20:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:52:59 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:52:59 INFO  : Context for 'APU' is selected.
20:52:59 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:59 INFO  : Context for 'APU' is selected.
20:52:59 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:53:00 INFO  : 'ps7_init' command is executed.
20:53:00 INFO  : 'ps7_post_config' command is executed.
20:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:00 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:00 INFO  : 'con' command is executed.
20:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:00 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:53:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:53:17 INFO  : Disconnected from the channel tcfchan#147.
20:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:18 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:53:18 INFO  : 'jtag frequency' command is executed.
20:53:18 INFO  : Context for 'APU' is selected.
20:53:18 INFO  : System reset is completed.
20:53:21 INFO  : 'after 3000' command is executed.
20:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:53:23 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:53:23 INFO  : Context for 'APU' is selected.
20:53:23 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:23 INFO  : Context for 'APU' is selected.
20:53:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:53:24 INFO  : 'ps7_init' command is executed.
20:53:24 INFO  : 'ps7_post_config' command is executed.
20:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:24 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:24 INFO  : 'con' command is executed.
20:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:24 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:53:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:53:52 INFO  : Disconnected from the channel tcfchan#148.
20:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:53 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:53:53 INFO  : 'jtag frequency' command is executed.
20:53:53 INFO  : Context for 'APU' is selected.
20:53:53 INFO  : System reset is completed.
20:53:56 INFO  : 'after 3000' command is executed.
20:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:53:58 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:53:58 INFO  : Context for 'APU' is selected.
20:53:58 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:58 INFO  : Context for 'APU' is selected.
20:53:58 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:53:59 INFO  : 'ps7_init' command is executed.
20:53:59 INFO  : 'ps7_post_config' command is executed.
20:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:59 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:59 INFO  : 'con' command is executed.
20:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:54:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:54:26 INFO  : Disconnected from the channel tcfchan#149.
20:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:54:27 INFO  : 'jtag frequency' command is executed.
20:54:27 INFO  : Context for 'APU' is selected.
20:54:27 INFO  : System reset is completed.
20:54:30 INFO  : 'after 3000' command is executed.
20:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:54:33 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:54:33 INFO  : Context for 'APU' is selected.
20:54:33 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:33 INFO  : Context for 'APU' is selected.
20:54:33 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:54:33 INFO  : 'ps7_init' command is executed.
20:54:33 INFO  : 'ps7_post_config' command is executed.
20:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:33 INFO  : 'con' command is executed.
20:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:54:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:54:46 INFO  : Disconnected from the channel tcfchan#150.
20:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:47 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:54:47 INFO  : 'jtag frequency' command is executed.
20:54:47 INFO  : Context for 'APU' is selected.
20:54:47 INFO  : System reset is completed.
20:54:50 INFO  : 'after 3000' command is executed.
20:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:54:52 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:54:52 INFO  : Context for 'APU' is selected.
20:54:52 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:54:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:52 INFO  : Context for 'APU' is selected.
20:54:53 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:54:53 INFO  : 'ps7_init' command is executed.
20:54:53 INFO  : 'ps7_post_config' command is executed.
20:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:53 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:53 INFO  : 'con' command is executed.
20:54:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:53 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:54:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:55:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:55:17 INFO  : Disconnected from the channel tcfchan#151.
20:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:19 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:55:19 INFO  : 'jtag frequency' command is executed.
20:55:19 INFO  : Context for 'APU' is selected.
20:55:19 INFO  : System reset is completed.
20:55:22 INFO  : 'after 3000' command is executed.
20:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:55:24 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:55:24 INFO  : Context for 'APU' is selected.
20:55:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:24 INFO  : Context for 'APU' is selected.
20:55:24 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:55:25 INFO  : 'ps7_init' command is executed.
20:55:25 INFO  : 'ps7_post_config' command is executed.
20:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:25 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:25 INFO  : 'con' command is executed.
20:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:25 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:57:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:57:45 INFO  : Disconnected from the channel tcfchan#152.
20:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:46 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:57:46 INFO  : 'jtag frequency' command is executed.
20:57:46 INFO  : Context for 'APU' is selected.
20:57:46 INFO  : System reset is completed.
20:57:49 INFO  : 'after 3000' command is executed.
20:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:57:52 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:57:52 INFO  : Context for 'APU' is selected.
20:57:52 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:52 INFO  : Context for 'APU' is selected.
20:57:52 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:57:52 INFO  : 'ps7_init' command is executed.
20:57:52 INFO  : 'ps7_post_config' command is executed.
20:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:52 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:53 INFO  : 'con' command is executed.
20:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:53 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:58:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:58:06 INFO  : Disconnected from the channel tcfchan#153.
20:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:58:07 INFO  : 'jtag frequency' command is executed.
20:58:07 INFO  : Context for 'APU' is selected.
20:58:07 INFO  : System reset is completed.
20:58:10 INFO  : 'after 3000' command is executed.
20:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:58:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:58:13 INFO  : Context for 'APU' is selected.
20:58:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:13 INFO  : Context for 'APU' is selected.
20:58:13 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:58:13 INFO  : 'ps7_init' command is executed.
20:58:13 INFO  : 'ps7_post_config' command is executed.
20:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:13 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:13 INFO  : 'con' command is executed.
20:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:13 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:58:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:58:58 INFO  : Disconnected from the channel tcfchan#154.
20:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:00 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:59:00 INFO  : 'jtag frequency' command is executed.
20:59:00 INFO  : Context for 'APU' is selected.
20:59:00 INFO  : System reset is completed.
20:59:03 INFO  : 'after 3000' command is executed.
20:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:59:05 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:59:05 INFO  : Context for 'APU' is selected.
20:59:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:05 INFO  : Context for 'APU' is selected.
20:59:05 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:59:05 INFO  : 'ps7_init' command is executed.
20:59:06 INFO  : 'ps7_post_config' command is executed.
20:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:06 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:06 INFO  : 'con' command is executed.
20:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:06 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
20:59:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
20:59:26 INFO  : Disconnected from the channel tcfchan#155.
20:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:59:27 INFO  : 'jtag frequency' command is executed.
20:59:27 INFO  : Context for 'APU' is selected.
20:59:27 INFO  : System reset is completed.
20:59:30 INFO  : 'after 3000' command is executed.
20:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:59:33 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit"
20:59:33 INFO  : Context for 'APU' is selected.
20:59:33 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa'.
20:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:33 INFO  : Context for 'APU' is selected.
20:59:33 INFO  : Sourcing of 'E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl' is done.
20:59:33 INFO  : 'ps7_init' command is executed.
20:59:33 INFO  : 'ps7_post_config' command is executed.
20:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : The application 'E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/oled/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/oled/vitis/oled/export/oled/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/oled/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/oled/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:33 INFO  : 'con' command is executed.
20:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:33 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\oled\vitis\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
