<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>irq_vectors.h source code [linux-4.14.y/arch/x86/include/asm/irq_vectors.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/irq_vectors.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='irq_vectors.h.html'>irq_vectors.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_IRQ_VECTORS_H">_ASM_X86_IRQ_VECTORS_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_IRQ_VECTORS_H" data-ref="_M/_ASM_X86_IRQ_VECTORS_H">_ASM_X86_IRQ_VECTORS_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../../include/linux/threads.h.html">&lt;linux/threads.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td><i>/*</i></td></tr>
<tr><th id="7">7</th><td><i> * Linux IRQ vector layout.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * There are 256 IDT entries (per CPU - each entry is 8 bytes) which can</i></td></tr>
<tr><th id="10">10</th><td><i> * be defined by Linux. They are used as a jump table by the CPU when a</i></td></tr>
<tr><th id="11">11</th><td><i> * given vector is triggered - by a CPU-external, CPU-internal or</i></td></tr>
<tr><th id="12">12</th><td><i> * software-triggered event.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * Linux sets the kernel code address each entry jumps to early during</i></td></tr>
<tr><th id="15">15</th><td><i> * bootup, and never changes them. This is the general layout of the</i></td></tr>
<tr><th id="16">16</th><td><i> * IDT entries:</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> *  Vectors   0 ...  31 : system traps and exceptions - hardcoded events</i></td></tr>
<tr><th id="19">19</th><td><i> *  Vectors  32 ... 127 : device interrupts</i></td></tr>
<tr><th id="20">20</th><td><i> *  Vector  128         : legacy int80 syscall interface</i></td></tr>
<tr><th id="21">21</th><td><i> *  Vectors 129 ... INVALIDATE_TLB_VECTOR_START-1 except 204 : device interrupts</i></td></tr>
<tr><th id="22">22</th><td><i> *  Vectors INVALIDATE_TLB_VECTOR_START ... 255 : special interrupts</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * 64-bit x86 has per CPU IDT tables, 32-bit has one shared IDT table.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * This file enumerates the exact layout of them:</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/NMI_VECTOR" data-ref="_M/NMI_VECTOR">NMI_VECTOR</dfn>			0x02</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MCE_VECTOR" data-ref="_M/MCE_VECTOR">MCE_VECTOR</dfn>			0x12</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * IDT vectors usable for external interrupt sources start at 0x20.</i></td></tr>
<tr><th id="34">34</th><td><i> * (0x80 is the syscall vector, 0x30-0x3f are for ISA)</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/FIRST_EXTERNAL_VECTOR" data-ref="_M/FIRST_EXTERNAL_VECTOR">FIRST_EXTERNAL_VECTOR</dfn>		0x20</u></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * We start allocating at 0x21 to spread out vectors evenly between</i></td></tr>
<tr><th id="39">39</th><td><i> * priority levels. (0x80 is the syscall vector)</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/VECTOR_OFFSET_START" data-ref="_M/VECTOR_OFFSET_START">VECTOR_OFFSET_START</dfn>		1</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Reserve the lowest usable vector (and hence lowest priority)  0x20 for</i></td></tr>
<tr><th id="45">45</th><td><i> * triggering cleanup after irq migration. 0x21-0x2f will still be used</i></td></tr>
<tr><th id="46">46</th><td><i> * for device interrupts.</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IRQ_MOVE_CLEANUP_VECTOR" data-ref="_M/IRQ_MOVE_CLEANUP_VECTOR">IRQ_MOVE_CLEANUP_VECTOR</dfn>		FIRST_EXTERNAL_VECTOR</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IA32_SYSCALL_VECTOR" data-ref="_M/IA32_SYSCALL_VECTOR">IA32_SYSCALL_VECTOR</dfn>		0x80</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/*</i></td></tr>
<tr><th id="53">53</th><td><i> * Vectors 0x30-0x3f are used for ISA interrupts.</i></td></tr>
<tr><th id="54">54</th><td><i> *   round up to the next 16-vector boundary</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ISA_IRQ_VECTOR" data-ref="_M/ISA_IRQ_VECTOR">ISA_IRQ_VECTOR</dfn>(irq)		(((FIRST_EXTERNAL_VECTOR + 16) &amp; ~15) + irq)</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/*</i></td></tr>
<tr><th id="59">59</th><td><i> * Special IRQ vectors used by the SMP architecture, 0xf0-0xff</i></td></tr>
<tr><th id="60">60</th><td><i> *</i></td></tr>
<tr><th id="61">61</th><td><i> *  some of the following vectors are 'rare', they are merged</i></td></tr>
<tr><th id="62">62</th><td><i> *  into a single vector (CALL_FUNCTION_VECTOR) to save vector space.</i></td></tr>
<tr><th id="63">63</th><td><i> *  TLB, reschedule and local APIC vectors are performance-critical.</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SPURIOUS_APIC_VECTOR" data-ref="_M/SPURIOUS_APIC_VECTOR">SPURIOUS_APIC_VECTOR</dfn>		0xff</u></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * Sanity check</i></td></tr>
<tr><th id="69">69</th><td><i> */</i></td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="70">if</span> ((<a class="macro" href="#66" title="0xff" data-ref="_M/SPURIOUS_APIC_VECTOR">SPURIOUS_APIC_VECTOR</a> &amp; 0x0F) != 0x0F)</u></td></tr>
<tr><th id="71">71</th><td><u># error SPURIOUS_APIC_VECTOR definition error</u></td></tr>
<tr><th id="72">72</th><td><u>#<span data-ppcond="70">endif</span></u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ERROR_APIC_VECTOR" data-ref="_M/ERROR_APIC_VECTOR">ERROR_APIC_VECTOR</dfn>		0xfe</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/RESCHEDULE_VECTOR" data-ref="_M/RESCHEDULE_VECTOR">RESCHEDULE_VECTOR</dfn>		0xfd</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CALL_FUNCTION_VECTOR" data-ref="_M/CALL_FUNCTION_VECTOR">CALL_FUNCTION_VECTOR</dfn>		0xfc</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CALL_FUNCTION_SINGLE_VECTOR" data-ref="_M/CALL_FUNCTION_SINGLE_VECTOR">CALL_FUNCTION_SINGLE_VECTOR</dfn>	0xfb</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/THERMAL_APIC_VECTOR" data-ref="_M/THERMAL_APIC_VECTOR">THERMAL_APIC_VECTOR</dfn>		0xfa</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/THRESHOLD_APIC_VECTOR" data-ref="_M/THRESHOLD_APIC_VECTOR">THRESHOLD_APIC_VECTOR</dfn>		0xf9</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/REBOOT_VECTOR" data-ref="_M/REBOOT_VECTOR">REBOOT_VECTOR</dfn>			0xf8</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/*</i></td></tr>
<tr><th id="83">83</th><td><i> * Generic system vector for platform specific use</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/X86_PLATFORM_IPI_VECTOR" data-ref="_M/X86_PLATFORM_IPI_VECTOR">X86_PLATFORM_IPI_VECTOR</dfn>		0xf7</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/*</i></td></tr>
<tr><th id="88">88</th><td><i> * IRQ work vector:</i></td></tr>
<tr><th id="89">89</th><td><i> */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IRQ_WORK_VECTOR" data-ref="_M/IRQ_WORK_VECTOR">IRQ_WORK_VECTOR</dfn>			0xf6</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/UV_BAU_MESSAGE" data-ref="_M/UV_BAU_MESSAGE">UV_BAU_MESSAGE</dfn>			0xf5</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DEFERRED_ERROR_VECTOR" data-ref="_M/DEFERRED_ERROR_VECTOR">DEFERRED_ERROR_VECTOR</dfn>		0xf4</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* Vector on which hypervisor callbacks will be delivered */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/HYPERVISOR_CALLBACK_VECTOR" data-ref="_M/HYPERVISOR_CALLBACK_VECTOR">HYPERVISOR_CALLBACK_VECTOR</dfn>	0xf3</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* Vector for KVM to deliver posted interrupt IPI */</i></td></tr>
<tr><th id="99">99</th><td><u>#<span data-ppcond="99">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#438" data-ref="_M/CONFIG_HAVE_KVM">CONFIG_HAVE_KVM</a></u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/POSTED_INTR_VECTOR" data-ref="_M/POSTED_INTR_VECTOR">POSTED_INTR_VECTOR</dfn>		0xf2</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/POSTED_INTR_WAKEUP_VECTOR" data-ref="_M/POSTED_INTR_WAKEUP_VECTOR">POSTED_INTR_WAKEUP_VECTOR</dfn>	0xf1</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/POSTED_INTR_NESTED_VECTOR" data-ref="_M/POSTED_INTR_NESTED_VECTOR">POSTED_INTR_NESTED_VECTOR</dfn>	0xf0</u></td></tr>
<tr><th id="103">103</th><td><u>#<span data-ppcond="99">endif</span></u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/*</i></td></tr>
<tr><th id="106">106</th><td><i> * Local APIC timer IRQ vector is on a different priority level,</i></td></tr>
<tr><th id="107">107</th><td><i> * to work around the 'lost local interrupt if more than 2 IRQ</i></td></tr>
<tr><th id="108">108</th><td><i> * sources per level' errata.</i></td></tr>
<tr><th id="109">109</th><td><i> */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/LOCAL_TIMER_VECTOR" data-ref="_M/LOCAL_TIMER_VECTOR">LOCAL_TIMER_VECTOR</dfn>		0xef</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NR_VECTORS" data-ref="_M/NR_VECTORS">NR_VECTORS</dfn>			 256</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#<span data-ppcond="114">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#710" data-ref="_M/CONFIG_X86_LOCAL_APIC">CONFIG_X86_LOCAL_APIC</a></u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/FIRST_SYSTEM_VECTOR" data-ref="_M/FIRST_SYSTEM_VECTOR">FIRST_SYSTEM_VECTOR</dfn>		LOCAL_TIMER_VECTOR</u></td></tr>
<tr><th id="116">116</th><td><u>#<span data-ppcond="114">else</span></u></td></tr>
<tr><th id="117">117</th><td><u>#define FIRST_SYSTEM_VECTOR		NR_VECTORS</u></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="114">endif</span></u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/FPU_IRQ" data-ref="_M/FPU_IRQ">FPU_IRQ</dfn>				  13</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * Size the maximum number of interrupts.</i></td></tr>
<tr><th id="124">124</th><td><i> *</i></td></tr>
<tr><th id="125">125</th><td><i> * If the irq_desc[] array has a sparse layout, we can size things</i></td></tr>
<tr><th id="126">126</th><td><i> * generously - it scales up linearly with the maximum number of CPUs,</i></td></tr>
<tr><th id="127">127</th><td><i> * and the maximum number of IO-APICs, whichever is higher.</i></td></tr>
<tr><th id="128">128</th><td><i> *</i></td></tr>
<tr><th id="129">129</th><td><i> * In other cases we size more conservatively, to not create too large</i></td></tr>
<tr><th id="130">130</th><td><i> * static arrays.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/NR_IRQS_LEGACY" data-ref="_M/NR_IRQS_LEGACY">NR_IRQS_LEGACY</dfn>			16</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/CPU_VECTOR_LIMIT" data-ref="_M/CPU_VECTOR_LIMIT">CPU_VECTOR_LIMIT</dfn>		(64 * NR_CPUS)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/IO_APIC_VECTOR_LIMIT" data-ref="_M/IO_APIC_VECTOR_LIMIT">IO_APIC_VECTOR_LIMIT</dfn>		(32 * MAX_IO_APICS)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#<span data-ppcond="138">if</span> defined(<a class="macro" href="../../../../include/generated/autoconf.h.html#964" data-ref="_M/CONFIG_X86_IO_APIC">CONFIG_X86_IO_APIC</a>) &amp;&amp; defined(<a class="macro" href="../../../../include/generated/autoconf.h.html#295" data-ref="_M/CONFIG_PCI_MSI">CONFIG_PCI_MSI</a>)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/NR_IRQS" data-ref="_M/NR_IRQS">NR_IRQS</dfn>						\</u></td></tr>
<tr><th id="140">140</th><td><u>	(CPU_VECTOR_LIMIT &gt; IO_APIC_VECTOR_LIMIT ?	\</u></td></tr>
<tr><th id="141">141</th><td><u>		(NR_VECTORS + CPU_VECTOR_LIMIT)  :	\</u></td></tr>
<tr><th id="142">142</th><td><u>		(NR_VECTORS + IO_APIC_VECTOR_LIMIT))</u></td></tr>
<tr><th id="143">143</th><td><u>#<span data-ppcond="138">elif</span> defined(CONFIG_X86_IO_APIC)</u></td></tr>
<tr><th id="144">144</th><td><u>#define	NR_IRQS				(NR_VECTORS + IO_APIC_VECTOR_LIMIT)</u></td></tr>
<tr><th id="145">145</th><td><u>#elif defined(CONFIG_PCI_MSI)</u></td></tr>
<tr><th id="146">146</th><td><u>#define NR_IRQS				(NR_VECTORS + CPU_VECTOR_LIMIT)</u></td></tr>
<tr><th id="147">147</th><td><u>#else</u></td></tr>
<tr><th id="148">148</th><td><u>#define NR_IRQS				NR_IRQS_LEGACY</u></td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="138">endif</span></u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_IRQ_VECTORS_H */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../boot/compressed/kaslr.c.html'>linux-4.14.y/arch/x86/boot/compressed/kaslr.c</a><br/>Generated on <em>2018-Aug-02</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
