@W: CD638 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00.vhdl":18:7:18:11|Signal scont is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD276 :"C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

