
optiboot_lolin328d.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003f4  00007400  00007400  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bootv        00000004  00000000  00000000  00000448  2**0
                  CONTENTS, READONLY
  2 .version      00000002  000077fe  000077fe  0000044c  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000028  00000000  00000000  0000044e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000006d  00000000  00000000  00000476  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000003ca  00000000  00000000  000004e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000001a9  00000000  00000000  000008ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000005d6  00000000  00000000  00000a56  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000090  00000000  00000000  0000102c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000189  00000000  00000000  000010bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000030c  00000000  00000000  00001245  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  00001551  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007400 <main>:
# define UART_SRL UBRR3L
# define UART_UDR UDR3
#endif

/* main program starts here */
int main(void) {
    7400:	11 24       	eor	r1, r1
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("clr __zero_reg__");
  SP=RAMEND;  // This is done by hardware reset
    7402:	8f ef       	ldi	r24, 0xFF	; 255
    7404:	98 e0       	ldi	r25, 0x08	; 8
    7406:	9e bf       	out	0x3e, r25	; 62
    7408:	8d bf       	out	0x3d, r24	; 61

  // Adaboot no-wait mod
  ch = MCUSR;
    740a:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
    740c:	14 be       	out	0x34, r1	; 52
  if (!(ch & _BV(EXTRF))) appStart(ch);
    740e:	81 ff       	sbrs	r24, 1
    7410:	eb d1       	rcall	.+982    	; 0x77e8 <appStart>

  // // system clock: 16MHz system clock
   // CLKPR = 0x80;
   // CLKPR = 0x01;
//使用外部晶振
	PMCR|=(1<<PMCE);
    7412:	80 91 f2 00 	lds	r24, 0x00F2
    7416:	80 68       	ori	r24, 0x80	; 128
    7418:	80 93 f2 00 	sts	0x00F2, r24
	PMCR|=(1<<SCMEN);
    741c:	80 91 f2 00 	lds	r24, 0x00F2
    7420:	84 60       	ori	r24, 0x04	; 4
    7422:	80 93 f2 00 	sts	0x00F2, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    7426:	8a e1       	ldi	r24, 0x1A	; 26
    7428:	8a 95       	dec	r24
    742a:	f1 f7       	brne	.-4      	; 0x7428 <main+0x28>

	//int i=0x200;//int i=0xff;
	//while(i--);
_delay_us(5);

	PMCR|=(1<<PMCE);
    742c:	80 91 f2 00 	lds	r24, 0x00F2
    7430:	80 68       	ori	r24, 0x80	; 128
    7432:	80 93 f2 00 	sts	0x00F2, r24
	PMCR|=(1<<EXTEN); 
    7436:	80 91 f2 00 	lds	r24, 0x00F2
    743a:	80 62       	ori	r24, 0x20	; 32
    743c:	80 93 f2 00 	sts	0x00F2, r24
	//{
	//	PORTD|=(1<<0);
	//	PORTD&=~(1<<0);
	//}

	 CLKPR=0x80;//分频
    7440:	80 e8       	ldi	r24, 0x80	; 128
    7442:	80 93 61 00 	sts	0x0061, r24
	 CLKPR=0x00;//000
    7446:	10 92 61 00 	sts	0x0061, r1

  // enable 1KB E2PROM (for LGT8F328E only)
  ECCR = 0x80;
    744a:	86 bf       	out	0x36, r24	; 54
  ECCR = 0x40;
    744c:	80 e4       	ldi	r24, 0x40	; 64
    744e:	86 bf       	out	0x36, r24	; 54
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UART_SRA = _BV(U2X0); //Double speed mode USART0
    7450:	82 e0       	ldi	r24, 0x02	; 2
    7452:	80 93 c0 00 	sts	0x00C0, r24
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
    7456:	88 e1       	ldi	r24, 0x18	; 24
    7458:	80 93 c1 00 	sts	0x00C1, r24
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
    745c:	86 e0       	ldi	r24, 0x06	; 6
    745e:	80 93 c2 00 	sts	0x00C2, r24
  UART_SRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
    7462:	80 e1       	ldi	r24, 0x10	; 16
    7464:	80 93 c4 00 	sts	0x00C4, r24
    7468:	88 e8       	ldi	r24, 0x88	; 136
    746a:	93 e1       	ldi	r25, 0x13	; 19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    746c:	20 e9       	ldi	r18, 0x90	; 144
    746e:	31 e0       	ldi	r19, 0x01	; 1
    7470:	f9 01       	movw	r30, r18
    7472:	31 97       	sbiw	r30, 0x01	; 1
    7474:	f1 f7       	brne	.-4      	; 0x7472 <main+0x72>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    7476:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    7478:	d9 f7       	brne	.-10     	; 0x7470 <main+0x70>
#endif


	_delay_ms(500);//_delay_ms(500);
  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_512MS);
    747a:	89 e2       	ldi	r24, 0x29	; 41
    747c:	9f d1       	rcall	.+830    	; 0x77bc <watchdogConfig>
    747e:	88 24       	eor	r8, r8
    7480:	99 24       	eor	r9, r9
    7482:	54 01       	movw	r10, r8
    7484:	ee 24       	eor	r14, r14
    7486:	ff 24       	eor	r15, r15
	  buff[26] = buff[2];
	  buff[27] = buff[3];
	
	  // Add jump to bootloader at RESET vector
	  buff[0] = 0x0c;
	  buff[1] = 0x94; // jmp 
    7488:	64 e9       	ldi	r22, 0x94	; 148
    748a:	66 2e       	mov	r6, r22
      EEARL = 0; 
      EEARH = address >> 8;
      ch = EEARH >> 2;	// 1KB page size

      if((0 == (pmask & (((uint32_t)1 << ch)))) && bval == 'F') { 
	pmask |= ((uint32_t)1 << ch);
    748c:	51 e0       	ldi	r21, 0x01	; 1
    748e:	25 2e       	mov	r2, r21
    7490:	31 2c       	mov	r3, r1
    7492:	41 2c       	mov	r4, r1
    7494:	51 2c       	mov	r5, r1
    // 	ch = getch();

    // 	putch(ch);
    // 	watchdogReset();
    // }
    ch = getch();
    7496:	81 d1       	rcall	.+770    	; 0x779a <getch>

    if(ch == STK_GET_PARAMETER) {
    7498:	81 34       	cpi	r24, 0x41	; 65
    749a:	61 f4       	brne	.+24     	; 0x74b4 <main+0xb4>
      unsigned char which = getch();
    749c:	7e d1       	rcall	.+764    	; 0x779a <getch>
    749e:	18 2f       	mov	r17, r24
      verifySpace();
    74a0:	93 d1       	rcall	.+806    	; 0x77c8 <verifySpace>
      if (which == 0x82) {
    74a2:	12 38       	cpi	r17, 0x82	; 130
    74a4:	29 f1       	breq	.+74     	; 0x74f0 <main+0xf0>
	/*
	 * Send optiboot version as "minor SW version"
	 */
	putch(OPTIBOOT_MINVER);
      } else if (which == 0x81) {
    74a6:	11 38       	cpi	r17, 0x81	; 129
    74a8:	11 f4       	brne	.+4      	; 0x74ae <main+0xae>
	  putch(OPTIBOOT_MAJVER);
    74aa:	85 e0       	ldi	r24, 0x05	; 5
    74ac:	01 c0       	rjmp	.+2      	; 0x74b0 <main+0xb0>
      } else {
	/*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
	putch(0x03);
    74ae:	83 e0       	ldi	r24, 0x03	; 3
    74b0:	6c d1       	rcall	.+728    	; 0x778a <putch>
    74b2:	68 c1       	rjmp	.+720    	; 0x7784 <main+0x384>
      }
    }
    else if(ch == STK_SET_DEVICE) {
    74b4:	82 34       	cpi	r24, 0x42	; 66
    74b6:	11 f4       	brne	.+4      	; 0x74bc <main+0xbc>
      // SET DEVICE is ignored
      getNch(20);
    74b8:	84 e1       	ldi	r24, 0x14	; 20
    74ba:	03 c0       	rjmp	.+6      	; 0x74c2 <main+0xc2>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
    74bc:	85 34       	cpi	r24, 0x45	; 69
    74be:	19 f4       	brne	.+6      	; 0x74c6 <main+0xc6>
      // SET DEVICE EXT is ignored
      getNch(5);
    74c0:	85 e0       	ldi	r24, 0x05	; 5
    74c2:	8a d1       	rcall	.+788    	; 0x77d8 <verifySpace+0x10>
    74c4:	5f c1       	rjmp	.+702    	; 0x7784 <main+0x384>
    }
    else if(ch == STK_LOAD_ADDRESS) {
    74c6:	85 35       	cpi	r24, 0x55	; 85
    74c8:	79 f4       	brne	.+30     	; 0x74e8 <main+0xe8>
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
    74ca:	67 d1       	rcall	.+718    	; 0x779a <getch>
      newAddress = (newAddress & 0xff) | (getch() << 8);
    74cc:	e8 2e       	mov	r14, r24
    74ce:	ff 24       	eor	r15, r15
    74d0:	64 d1       	rcall	.+712    	; 0x779a <getch>
    74d2:	08 2f       	mov	r16, r24
    74d4:	10 e0       	ldi	r17, 0x00	; 0
    74d6:	10 2f       	mov	r17, r16
    74d8:	00 27       	eor	r16, r16
    74da:	0e 29       	or	r16, r14
    74dc:	1f 29       	or	r17, r15
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif
      newAddress += newAddress; // Convert from word address to byte address
    74de:	00 0f       	add	r16, r16
    74e0:	11 1f       	adc	r17, r17
      address = newAddress;
      verifySpace();
    74e2:	72 d1       	rcall	.+740    	; 0x77c8 <verifySpace>
    74e4:	78 01       	movw	r14, r16
    74e6:	4e c1       	rjmp	.+668    	; 0x7784 <main+0x384>
    }
    else if(ch == STK_UNIVERSAL) {
    74e8:	86 35       	cpi	r24, 0x56	; 86
    74ea:	21 f4       	brne	.+8      	; 0x74f4 <main+0xf4>
      // UNIVERSAL command is ignored
      getNch(4);
    74ec:	84 e0       	ldi	r24, 0x04	; 4
    74ee:	74 d1       	rcall	.+744    	; 0x77d8 <verifySpace+0x10>
      putch(0x00);
    74f0:	80 e0       	ldi	r24, 0x00	; 0
    74f2:	de cf       	rjmp	.-68     	; 0x74b0 <main+0xb0>
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
    74f4:	84 36       	cpi	r24, 0x64	; 100
    74f6:	09 f0       	breq	.+2      	; 0x74fa <main+0xfa>
    74f8:	c3 c0       	rjmp	.+390    	; 0x7680 <main+0x280>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t *bufPtr;
      uint8_t bval;
      uint16_t len;
      length = (uint16_t)getch() << 8; /* getlen() */
    74fa:	4f d1       	rcall	.+670    	; 0x779a <getch>
    74fc:	90 e0       	ldi	r25, 0x00	; 0
    74fe:	d8 2e       	mov	r13, r24
    7500:	cc 24       	eor	r12, r12
      length += getch();
    7502:	4b d1       	rcall	.+662    	; 0x779a <getch>
    7504:	c8 0e       	add	r12, r24
    7506:	d1 1c       	adc	r13, r1
      bval = getch();
    7508:	48 d1       	rcall	.+656    	; 0x779a <getch>
    750a:	78 2e       	mov	r7, r24
    750c:	e6 01       	movw	r28, r12
    750e:	00 e0       	ldi	r16, 0x00	; 0
    7510:	11 e0       	ldi	r17, 0x01	; 1
      //if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);

      // While that is going on, read in page contents
      bufPtr = buff;
      len = length;
      do *bufPtr++ = getch();
    7512:	43 d1       	rcall	.+646    	; 0x779a <getch>
    7514:	f8 01       	movw	r30, r16
    7516:	81 93       	st	Z+, r24
    7518:	8f 01       	movw	r16, r30
      while (--len);
    751a:	21 97       	sbiw	r28, 0x01	; 1
    751c:	d1 f7       	brne	.-12     	; 0x7512 <main+0x112>

      EEARL = 0; 
    751e:	11 bc       	out	0x21, r1	; 33
      EEARH = address >> 8;
    7520:	8f 2d       	mov	r24, r15
    7522:	99 27       	eor	r25, r25
    7524:	82 bd       	out	0x22, r24	; 34
      ch = EEARH >> 2;	// 1KB page size
    7526:	82 b5       	in	r24, 0x22	; 34

      if((0 == (pmask & (((uint32_t)1 << ch)))) && bval == 'F') { 
    7528:	86 95       	lsr	r24
    752a:	86 95       	lsr	r24
    752c:	28 2f       	mov	r18, r24
    752e:	d5 01       	movw	r26, r10
    7530:	c4 01       	movw	r24, r8
    7532:	02 2e       	mov	r0, r18
    7534:	04 c0       	rjmp	.+8      	; 0x753e <main+0x13e>
    7536:	b6 95       	lsr	r27
    7538:	a7 95       	ror	r26
    753a:	97 95       	ror	r25
    753c:	87 95       	ror	r24
    753e:	0a 94       	dec	r0
    7540:	d2 f7       	brpl	.-12     	; 0x7536 <main+0x136>
    7542:	80 fd       	sbrc	r24, 0
    7544:	15 c0       	rjmp	.+42     	; 0x7570 <main+0x170>
    7546:	f6 e4       	ldi	r31, 0x46	; 70
    7548:	7f 16       	cp	r7, r31
    754a:	91 f4       	brne	.+36     	; 0x7570 <main+0x170>
	pmask |= ((uint32_t)1 << ch);
    754c:	d2 01       	movw	r26, r4
    754e:	c1 01       	movw	r24, r2
    7550:	04 c0       	rjmp	.+8      	; 0x755a <main+0x15a>
    7552:	88 0f       	add	r24, r24
    7554:	99 1f       	adc	r25, r25
    7556:	aa 1f       	adc	r26, r26
    7558:	bb 1f       	adc	r27, r27
    755a:	2a 95       	dec	r18
    755c:	d2 f7       	brpl	.-12     	; 0x7552 <main+0x152>
    755e:	88 2a       	or	r8, r24
    7560:	99 2a       	or	r9, r25
    7562:	aa 2a       	or	r10, r26
    7564:	bb 2a       	or	r11, r27
      	// do page erase here
      	EECR = 0x94;
    7566:	6f ba       	out	0x1f, r6	; 31
      	EECR = 0x92;
    7568:	82 e9       	ldi	r24, 0x92	; 146
    756a:	8f bb       	out	0x1f, r24	; 31
      	asm("nop"); asm("nop");      
    756c:	00 00       	nop
    756e:	00 00       	nop
      }

      // Read command terminator, start reply
      verifySpace();
    7570:	2b d1       	rcall	.+598    	; 0x77c8 <verifySpace>

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      //boot_spm_busy_wait();
      if (bval == 'E') {
    7572:	e5 e4       	ldi	r30, 0x45	; 69
    7574:	7e 16       	cp	r7, r30
    7576:	e1 f4       	brne	.+56     	; 0x75b0 <main+0x1b0>
    7578:	17 c0       	rjmp	.+46     	; 0x75a8 <main+0x1a8>
	  for(len = 0; len < length; len++) {
	    if(address >= 1022)
    757a:	fe ef       	ldi	r31, 0xFE	; 254
    757c:	ef 16       	cp	r14, r31
    757e:	f3 e0       	ldi	r31, 0x03	; 3
    7580:	ff 06       	cpc	r15, r31
    7582:	08 f0       	brcs	.+2      	; 0x7586 <main+0x186>
    7584:	ff c0       	rjmp	.+510    	; 0x7784 <main+0x384>
		    break;
	    EEARL = address++;
    7586:	e1 bc       	out	0x21, r14	; 33
    7588:	08 94       	sec
    758a:	e1 1c       	adc	r14, r1
    758c:	f1 1c       	adc	r15, r1
	    EEARH = address >> 8;
    758e:	8f 2d       	mov	r24, r15
    7590:	99 27       	eor	r25, r25
    7592:	82 bd       	out	0x22, r24	; 34
	    EEDR = buff[len];
    7594:	c0 50       	subi	r28, 0x00	; 0
    7596:	df 4f       	sbci	r29, 0xFF	; 255
    7598:	88 81       	ld	r24, Y
    759a:	80 bd       	out	0x20, r24	; 32
	    EECR = 0x04;
    759c:	84 e0       	ldi	r24, 0x04	; 4
    759e:	8f bb       	out	0x1f, r24	; 31
	    EECR = 0x02;
    75a0:	e2 e0       	ldi	r30, 0x02	; 2
    75a2:	ef bb       	out	0x1f, r30	; 31

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      //boot_spm_busy_wait();
      if (bval == 'E') {
	  for(len = 0; len < length; len++) {
    75a4:	cf 5f       	subi	r28, 0xFF	; 255
    75a6:	d0 40       	sbci	r29, 0x00	; 0
    75a8:	cc 15       	cp	r28, r12
    75aa:	dd 05       	cpc	r29, r13
    75ac:	30 f3       	brcs	.-52     	; 0x757a <main+0x17a>
    75ae:	ea c0       	rjmp	.+468    	; 0x7784 <main+0x384>
	    EECR = 0x04;
	    EECR = 0x02;
	  }
      } else {
#ifdef VIRTUAL_BOOT_PARTITION
	if ((uint16_t)(void*)address == 0) {
    75b0:	e1 14       	cp	r14, r1
    75b2:	f1 04       	cpc	r15, r1
    75b4:	09 f0       	breq	.+2      	; 0x75b8 <main+0x1b8>
    75b6:	4e c0       	rjmp	.+156    	; 0x7654 <main+0x254>
	  // This is the reset vector page. We need to live-patch the code so the
	  // bootloader runs.
	  //
	  // Move RESET vector to WDT vector
	  rstVect0 = buff[0] | (buff[1] << 8);
    75b8:	60 91 00 01 	lds	r22, 0x0100
    75bc:	70 91 01 01 	lds	r23, 0x0101
    75c0:	87 2f       	mov	r24, r23
    75c2:	90 e0       	ldi	r25, 0x00	; 0
    75c4:	98 2f       	mov	r25, r24
    75c6:	88 27       	eor	r24, r24
    75c8:	26 2f       	mov	r18, r22
    75ca:	30 e0       	ldi	r19, 0x00	; 0
    75cc:	82 2b       	or	r24, r18
    75ce:	93 2b       	or	r25, r19
    75d0:	90 93 85 01 	sts	0x0185, r25
    75d4:	80 93 84 01 	sts	0x0184, r24
	  rstVect1 = buff[2] | (buff[3] << 8);
    75d8:	40 91 02 01 	lds	r20, 0x0102
    75dc:	50 91 03 01 	lds	r21, 0x0103
    75e0:	85 2f       	mov	r24, r21
    75e2:	90 e0       	ldi	r25, 0x00	; 0
    75e4:	98 2f       	mov	r25, r24
    75e6:	88 27       	eor	r24, r24
    75e8:	24 2f       	mov	r18, r20
    75ea:	30 e0       	ldi	r19, 0x00	; 0
    75ec:	82 2b       	or	r24, r18
    75ee:	93 2b       	or	r25, r19
    75f0:	90 93 87 01 	sts	0x0187, r25
    75f4:	80 93 86 01 	sts	0x0186, r24
	  wdtVect0 = buff[24] | (buff[25] << 8);
    75f8:	20 91 18 01 	lds	r18, 0x0118
    75fc:	80 91 19 01 	lds	r24, 0x0119
    7600:	90 e0       	ldi	r25, 0x00	; 0
    7602:	98 2f       	mov	r25, r24
    7604:	88 27       	eor	r24, r24
    7606:	30 e0       	ldi	r19, 0x00	; 0
    7608:	82 2b       	or	r24, r18
    760a:	93 2b       	or	r25, r19
    760c:	90 93 89 01 	sts	0x0189, r25
    7610:	80 93 88 01 	sts	0x0188, r24
	  wdtVect1 = buff[26] | (buff[27] << 8);
    7614:	20 91 1a 01 	lds	r18, 0x011A
    7618:	80 91 1b 01 	lds	r24, 0x011B
    761c:	90 e0       	ldi	r25, 0x00	; 0
    761e:	98 2f       	mov	r25, r24
    7620:	88 27       	eor	r24, r24
    7622:	30 e0       	ldi	r19, 0x00	; 0
    7624:	82 2b       	or	r24, r18
    7626:	93 2b       	or	r25, r19
    7628:	90 93 8b 01 	sts	0x018B, r25
    762c:	80 93 8a 01 	sts	0x018A, r24

	  buff[24] = buff[0];
    7630:	60 93 18 01 	sts	0x0118, r22
	  buff[25] = buff[1];
    7634:	70 93 19 01 	sts	0x0119, r23
	  buff[26] = buff[2];
    7638:	40 93 1a 01 	sts	0x011A, r20
	  buff[27] = buff[3];
    763c:	50 93 1b 01 	sts	0x011B, r21
	
	  // Add jump to bootloader at RESET vector
	  buff[0] = 0x0c;
    7640:	8c e0       	ldi	r24, 0x0C	; 12
    7642:	80 93 00 01 	sts	0x0100, r24
	  buff[1] = 0x94; // jmp 
    7646:	60 92 01 01 	sts	0x0101, r6
	  buff[2] = 0x00;
    764a:	10 92 02 01 	sts	0x0102, r1
	  buff[3] = 0x3a; // 0x7400 (0x3a00) 
    764e:	fa e3       	ldi	r31, 0x3A	; 58
    7650:	f0 93 03 01 	sts	0x0103, r31
    7654:	e0 e0       	ldi	r30, 0x00	; 0
    7656:	f1 e0       	ldi	r31, 0x01	; 1
	}
#endif
      	// Write from programming buffer
	bufPtr = buff;
      	for(length = 0; length < SPM_PAGESIZE; length+=2) {
	      EEARL = 0; EEDR = *bufPtr++;
    7658:	11 bc       	out	0x21, r1	; 33
    765a:	80 81       	ld	r24, Z
    765c:	80 bd       	out	0x20, r24	; 32
	      EEARL = 1; EEDR = *bufPtr++;
    765e:	81 e0       	ldi	r24, 0x01	; 1
    7660:	81 bd       	out	0x21, r24	; 33
    7662:	81 81       	ldd	r24, Z+1	; 0x01
    7664:	80 bd       	out	0x20, r24	; 32
    7666:	8e 2f       	mov	r24, r30
    7668:	8e 0d       	add	r24, r14
	      EEARL = (address + length) & 0xff;
    766a:	81 bd       	out	0x21, r24	; 33
	      EECR = 0xA4;
    766c:	84 ea       	ldi	r24, 0xA4	; 164
    766e:	8f bb       	out	0x1f, r24	; 31
	      EECR = 0xA2;
    7670:	82 ea       	ldi	r24, 0xA2	; 162
    7672:	8f bb       	out	0x1f, r24	; 31
    7674:	32 96       	adiw	r30, 0x02	; 2
	  buff[3] = 0x3a; // 0x7400 (0x3a00) 
	}
#endif
      	// Write from programming buffer
	bufPtr = buff;
      	for(length = 0; length < SPM_PAGESIZE; length+=2) {
    7676:	81 e0       	ldi	r24, 0x01	; 1
    7678:	e0 38       	cpi	r30, 0x80	; 128
    767a:	f8 07       	cpc	r31, r24
    767c:	69 f7       	brne	.-38     	; 0x7658 <main+0x258>
    767e:	82 c0       	rjmp	.+260    	; 0x7784 <main+0x384>
	      EECR = 0xA2;
	}
      }
    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
    7680:	84 37       	cpi	r24, 0x74	; 116
    7682:	09 f0       	breq	.+2      	; 0x7686 <main+0x286>
    7684:	71 c0       	rjmp	.+226    	; 0x7768 <main+0x368>
      // READ PAGE - we only read flash
      uint8_t bval;

      length = getch() << 8;			/* getlen() */
    7686:	89 d0       	rcall	.+274    	; 0x779a <getch>
    7688:	90 e0       	ldi	r25, 0x00	; 0
    768a:	d8 2e       	mov	r13, r24
    768c:	cc 24       	eor	r12, r12
      length += getch();
    768e:	85 d0       	rcall	.+266    	; 0x779a <getch>
    7690:	c8 0e       	add	r12, r24
    7692:	d1 1c       	adc	r13, r1
      bval = getch();
    7694:	82 d0       	rcall	.+260    	; 0x779a <getch>
    7696:	18 2f       	mov	r17, r24

      verifySpace();
    7698:	97 d0       	rcall	.+302    	; 0x77c8 <verifySpace>

      if( bval == 'E') {
    769a:	15 34       	cpi	r17, 0x45	; 69
    769c:	b9 f4       	brne	.+46     	; 0x76cc <main+0x2cc>
    769e:	e7 01       	movw	r28, r14
    76a0:	86 01       	movw	r16, r12
	do {
	    EEARL = address++;
    76a2:	c1 bd       	out	0x21, r28	; 33
    76a4:	21 96       	adiw	r28, 0x01	; 1
	    EEARH = address >> 8;
    76a6:	8d 2f       	mov	r24, r29
    76a8:	99 27       	eor	r25, r25
    76aa:	82 bd       	out	0x22, r24	; 34
	    EECR = 0x01;
    76ac:	e1 e0       	ldi	r30, 0x01	; 1
    76ae:	ef bb       	out	0x1f, r30	; 31
	    asm("nop"); asm("nop");
    76b0:	00 00       	nop
    76b2:	00 00       	nop
	    if( address >= 1022)
    76b4:	f3 e0       	ldi	r31, 0x03	; 3
    76b6:	ce 3f       	cpi	r28, 0xFE	; 254
    76b8:	df 07       	cpc	r29, r31
    76ba:	10 f0       	brcs	.+4      	; 0x76c0 <main+0x2c0>
		    putch(0xff);
    76bc:	8f ef       	ldi	r24, 0xFF	; 255
    76be:	01 c0       	rjmp	.+2      	; 0x76c2 <main+0x2c2>
	    else
		    putch(EEDR);
    76c0:	80 b5       	in	r24, 0x20	; 32
    76c2:	63 d0       	rcall	.+198    	; 0x778a <putch>
	} while (--length);
    76c4:	01 50       	subi	r16, 0x01	; 1
    76c6:	10 40       	sbci	r17, 0x00	; 0
    76c8:	61 f7       	brne	.-40     	; 0x76a2 <main+0x2a2>
    76ca:	4b c0       	rjmp	.+150    	; 0x7762 <main+0x362>
    76cc:	e7 01       	movw	r28, r14
    76ce:	86 01       	movw	r16, r12
      } else {
      	do {
#ifdef VIRTUAL_BOOT_PARTITION
	   // Undo vector patch in bottom page so verify passes
	   if (address == 0)		ch = rstVect0 & 0xff;
    76d0:	20 97       	sbiw	r28, 0x00	; 0
    76d2:	29 f4       	brne	.+10     	; 0x76de <main+0x2de>
    76d4:	80 91 84 01 	lds	r24, 0x0184
    76d8:	90 91 85 01 	lds	r25, 0x0185
    76dc:	3c c0       	rjmp	.+120    	; 0x7756 <main+0x356>
	   else if (address == 1)	ch = rstVect0 >> 8;
    76de:	c1 30       	cpi	r28, 0x01	; 1
    76e0:	d1 05       	cpc	r29, r1
    76e2:	29 f4       	brne	.+10     	; 0x76ee <main+0x2ee>
    76e4:	80 91 84 01 	lds	r24, 0x0184
    76e8:	90 91 85 01 	lds	r25, 0x0185
    76ec:	0f c0       	rjmp	.+30     	; 0x770c <main+0x30c>
	   else if (address == 2)	ch = rstVect1 & 0xff;
    76ee:	c2 30       	cpi	r28, 0x02	; 2
    76f0:	d1 05       	cpc	r29, r1
    76f2:	29 f4       	brne	.+10     	; 0x76fe <main+0x2fe>
    76f4:	80 91 86 01 	lds	r24, 0x0186
    76f8:	90 91 87 01 	lds	r25, 0x0187
    76fc:	2c c0       	rjmp	.+88     	; 0x7756 <main+0x356>
	   else if (address == 3)	ch = rstVect1 >> 8;
    76fe:	c3 30       	cpi	r28, 0x03	; 3
    7700:	d1 05       	cpc	r29, r1
    7702:	39 f4       	brne	.+14     	; 0x7712 <main+0x312>
    7704:	80 91 86 01 	lds	r24, 0x0186
    7708:	90 91 87 01 	lds	r25, 0x0187
    770c:	89 2f       	mov	r24, r25
    770e:	99 27       	eor	r25, r25
    7710:	22 c0       	rjmp	.+68     	; 0x7756 <main+0x356>
	   else if (address == 24)	ch = wdtVect0 & 0xff;
    7712:	c8 31       	cpi	r28, 0x18	; 24
    7714:	d1 05       	cpc	r29, r1
    7716:	29 f4       	brne	.+10     	; 0x7722 <main+0x322>
    7718:	80 91 88 01 	lds	r24, 0x0188
    771c:	90 91 89 01 	lds	r25, 0x0189
    7720:	1a c0       	rjmp	.+52     	; 0x7756 <main+0x356>
	   else if (address == 25)	ch = wdtVect0 >> 8;
    7722:	c9 31       	cpi	r28, 0x19	; 25
    7724:	d1 05       	cpc	r29, r1
    7726:	29 f4       	brne	.+10     	; 0x7732 <main+0x332>
    7728:	80 91 88 01 	lds	r24, 0x0188
    772c:	90 91 89 01 	lds	r25, 0x0189
    7730:	ed cf       	rjmp	.-38     	; 0x770c <main+0x30c>
	   else if (address == 26)	ch = wdtVect1 & 0xff;
    7732:	ca 31       	cpi	r28, 0x1A	; 26
    7734:	d1 05       	cpc	r29, r1
    7736:	29 f4       	brne	.+10     	; 0x7742 <main+0x342>
    7738:	80 91 8a 01 	lds	r24, 0x018A
    773c:	90 91 8b 01 	lds	r25, 0x018B
    7740:	0a c0       	rjmp	.+20     	; 0x7756 <main+0x356>
	   else if (address == 27)	ch = wdtVect1 >> 8;
    7742:	cb 31       	cpi	r28, 0x1B	; 27
    7744:	d1 05       	cpc	r29, r1
    7746:	29 f4       	brne	.+10     	; 0x7752 <main+0x352>
    7748:	80 91 8a 01 	lds	r24, 0x018A
    774c:	90 91 8b 01 	lds	r25, 0x018B
    7750:	dd cf       	rjmp	.-70     	; 0x770c <main+0x30c>
	   // Since RAMPZ should already be set, we need to use EPLM directly.
	   // read a Flash and increment the address (may increment RAMPZ)
	   __asm__ ("elpm %0,Z\n" : "=r" (ch) : "z" (address));
	#else
	   // read a Flash byte and increment the address
	   __asm__ ("lpm %0,Z\n" : "=r" (ch) : "z" (address));
    7752:	fe 01       	movw	r30, r28
    7754:	84 91       	lpm	r24, Z+
	   //ch = *((uint8_t *)(0x4000 + address));
	#endif
#endif
	   }
	   address++;
    7756:	21 96       	adiw	r28, 0x01	; 1
           putch(ch);
    7758:	18 d0       	rcall	.+48     	; 0x778a <putch>
         } while (--length);
    775a:	01 50       	subi	r16, 0x01	; 1
    775c:	10 40       	sbci	r17, 0x00	; 0
    775e:	09 f0       	breq	.+2      	; 0x7762 <main+0x362>
    7760:	b7 cf       	rjmp	.-146    	; 0x76d0 <main+0x2d0>
    7762:	ec 0c       	add	r14, r12
    7764:	fd 1c       	adc	r15, r13
    7766:	0e c0       	rjmp	.+28     	; 0x7784 <main+0x384>
      }
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
    7768:	85 37       	cpi	r24, 0x75	; 117
    776a:	39 f4       	brne	.+14     	; 0x777a <main+0x37a>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    776c:	2d d0       	rcall	.+90     	; 0x77c8 <verifySpace>
      putch(SIGNATURE_0);
    776e:	8e e1       	ldi	r24, 0x1E	; 30
    7770:	0c d0       	rcall	.+24     	; 0x778a <putch>
      putch(SIGNATURE_1);
    7772:	85 e9       	ldi	r24, 0x95	; 149
    7774:	0a d0       	rcall	.+20     	; 0x778a <putch>
      putch(SIGNATURE_2);
    7776:	8f e0       	ldi	r24, 0x0F	; 15
    7778:	9b ce       	rjmp	.-714    	; 0x74b0 <main+0xb0>
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
    777a:	81 35       	cpi	r24, 0x51	; 81
    777c:	11 f4       	brne	.+4      	; 0x7782 <main+0x382>
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
    777e:	8c e0       	ldi	r24, 0x0C	; 12
    7780:	1d d0       	rcall	.+58     	; 0x77bc <watchdogConfig>
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    7782:	22 d0       	rcall	.+68     	; 0x77c8 <verifySpace>
    }
    putch(STK_OK);
    7784:	80 e1       	ldi	r24, 0x10	; 16
    7786:	01 d0       	rcall	.+2      	; 0x778a <putch>
    7788:	86 ce       	rjmp	.-756    	; 0x7496 <main+0x96>

0000778a <putch>:
  }
}

void putch(char ch) {
    778a:	98 2f       	mov	r25, r24
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)));
    778c:	80 91 c0 00 	lds	r24, 0x00C0
    7790:	85 ff       	sbrs	r24, 5
    7792:	fc cf       	rjmp	.-8      	; 0x778c <putch+0x2>
  UART_UDR = ch;
    7794:	90 93 c6 00 	sts	0x00C6, r25
      [uartBit] "I" (UART_TX_BIT)
    :
      "r25"
  );
#endif
}
    7798:	08 95       	ret

0000779a <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UART_SRA & _BV(RXC0)))
    779a:	80 91 c0 00 	lds	r24, 0x00C0
    779e:	87 ff       	sbrs	r24, 7
    77a0:	fc cf       	rjmp	.-8      	; 0x779a <getch>
    ;
  if (!(UART_SRA & _BV(FE0))) {
    77a2:	80 91 c0 00 	lds	r24, 0x00C0
    77a6:	84 fd       	sbrc	r24, 4
    77a8:	01 c0       	rjmp	.+2      	; 0x77ac <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    77aa:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UART_UDR;
    77ac:	80 91 c6 00 	lds	r24, 0x00C6
#ifdef LED_DATA_FLASH
  LED_PORT ^= _BV(LED);
#endif

  return ch;
}
    77b0:	08 95       	ret

000077b2 <uartDelay>:
#if UART_B_VALUE > 255
#error Baud rate too slow for soft UART
#endif

void uartDelay() {
  __asm__ __volatile__ (
    77b2:	93 e1       	ldi	r25, 0x13	; 19
    77b4:	9a 95       	dec	r25
    77b6:	f1 f7       	brne	.-4      	; 0x77b4 <uartDelay+0x2>
    77b8:	08 95       	ret
    "1:dec r25\n"
    "brne 1b\n"
    "ret\n"
    ::[count] "M" (UART_B_VALUE)
  );
}
    77ba:	08 95       	ret

000077bc <watchdogConfig>:
  );
}

void watchdogConfig(uint8_t x) {
#if 1
  WDTCSR = _BV(WDCE) | _BV(WDE);
    77bc:	e0 e6       	ldi	r30, 0x60	; 96
    77be:	f0 e0       	ldi	r31, 0x00	; 0
    77c0:	98 e1       	ldi	r25, 0x18	; 24
    77c2:	90 83       	st	Z, r25
  WDTCSR = x;
    77c4:	80 83       	st	Z, r24
#endif
}
    77c6:	08 95       	ret

000077c8 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    77c8:	e8 df       	rcall	.-48     	; 0x779a <getch>
    77ca:	80 32       	cpi	r24, 0x20	; 32
    77cc:	19 f0       	breq	.+6      	; 0x77d4 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    77ce:	8c e0       	ldi	r24, 0x0C	; 12
    77d0:	f5 df       	rcall	.-22     	; 0x77bc <watchdogConfig>
    77d2:	ff cf       	rjmp	.-2      	; 0x77d2 <verifySpace+0xa>
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
    77d4:	84 e1       	ldi	r24, 0x14	; 20
}
    77d6:	d9 cf       	rjmp	.-78     	; 0x778a <putch>
    "ret\n"
    ::[count] "M" (UART_B_VALUE)
  );
}

void getNch(uint8_t count) {
    77d8:	1f 93       	push	r17

000077da <getNch>:
    77da:	18 2f       	mov	r17, r24
  do getch(); while (--count);
    77dc:	de df       	rcall	.-68     	; 0x779a <getch>
    77de:	11 50       	subi	r17, 0x01	; 1
    77e0:	e9 f7       	brne	.-6      	; 0x77dc <getNch+0x2>
  verifySpace();
    77e2:	f2 df       	rcall	.-28     	; 0x77c8 <verifySpace>
}
    77e4:	1f 91       	pop	r17
    77e6:	08 95       	ret

000077e8 <appStart>:

void appStart(uint8_t rstFlags) {
  // save the reset flags in the designated register
  //  This can be saved in a main program by putting code in .init0 (which
  //  executes before normal c init code) to save R2 to a global variable.
  __asm__ __volatile__ ("mov r2, %0\n" :: "r" (rstFlags));
    77e8:	28 2e       	mov	r2, r24

  watchdogConfig(WATCHDOG_OFF);
    77ea:	80 e0       	ldi	r24, 0x00	; 0
    77ec:	e7 df       	rcall	.-50     	; 0x77bc <watchdogConfig>
  __asm__ __volatile__ (
    77ee:	ec e0       	ldi	r30, 0x0C	; 12
    77f0:	ff 27       	eor	r31, r31
    77f2:	09 94       	ijmp
