Timing Analyzer report for DDS_Sinwave
Tue Jan 21 19:24:23 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; DDS_Sinwave                                             ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   1.0%      ;
;     Processors 5-12        ;   0.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk                                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; PLL_200M_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 256.15 MHz ; 238.04 MHz      ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.096 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.517 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                       ; 9.934 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.096 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.837      ;
; 1.195 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.738      ;
; 1.210 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.723      ;
; 1.242 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.691      ;
; 1.245 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.688      ;
; 1.272 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.661      ;
; 1.340 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.593      ;
; 1.341 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.592      ;
; 1.356 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.577      ;
; 1.356 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.577      ;
; 1.388 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.545      ;
; 1.390 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.543      ;
; 1.391 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.542      ;
; 1.396 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 4.015      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.418 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.515      ;
; 1.421 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.512      ;
; 1.428 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.983      ;
; 1.458 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.953      ;
; 1.485 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.448      ;
; 1.486 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.447      ;
; 1.487 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.446      ;
; 1.501 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.432      ;
; 1.502 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.431      ;
; 1.502 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.431      ;
; 1.527 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.884      ;
; 1.532 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.401      ;
; 1.534 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.399      ;
; 1.536 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.397      ;
; 1.537 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.396      ;
; 1.542 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.869      ;
; 1.542 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.869      ;
; 1.564 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.369      ;
; 1.566 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.367      ;
; 1.567 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.366      ;
; 1.577 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.834      ;
; 1.604 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.807      ;
; 1.607 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.804      ;
; 1.623 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.310      ;
; 1.631 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.302      ;
; 1.632 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.301      ;
; 1.633 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.300      ;
; 1.647 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.286      ;
; 1.648 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.285      ;
; 1.648 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.285      ;
; 1.650 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.283      ;
; 1.672 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.739      ;
; 1.678 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.255      ;
; 1.678 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.255      ;
; 1.680 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.253      ;
; 1.682 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.251      ;
; 1.683 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.250      ;
; 1.687 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.724      ;
; 1.688 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.723      ;
; 1.708 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.225      ;
; 1.710 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.223      ;
; 1.712 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.221      ;
; 1.713 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.220      ;
; 1.722 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.689      ;
; 1.752 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.659      ;
; 1.753 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.658      ;
; 1.769 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.164      ;
; 1.776 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.157      ;
; 1.777 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.156      ;
; 1.778 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.155      ;
; 1.779 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.154      ;
; 1.792 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.141      ;
; 1.793 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.140      ;
; 1.794 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.139      ;
; 1.794 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.139      ;
; 1.796 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.137      ;
; 1.817 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.594      ;
; 1.824 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.109      ;
; 1.824 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.109      ;
; 1.826 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.107      ;
; 1.828 ; get_phase:get_phase_inst|phase[11]                                                                                 ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.105      ;
; 1.828 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.105      ;
; 1.829 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.104      ;
; 1.833 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.578      ;
; 1.836 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.575      ;
; 1.854 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.079      ;
; 1.854 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.079      ;
; 1.856 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.077      ;
; 1.858 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.075      ;
; 1.859 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.074      ;
; 1.864 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.547      ;
; 1.894 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.517      ;
; 1.898 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.410      ; 3.513      ;
; 1.915 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.018      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.517 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.278      ;
; 0.520 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.281      ;
; 0.527 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.288      ;
; 0.527 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.288      ;
; 0.534 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.295      ;
; 0.550 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.311      ;
; 0.629 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.371      ;
; 0.630 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.420      ;
; 0.639 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.429      ;
; 0.662 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.423      ;
; 0.736 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.744 ; get_phase:get_phase_inst|phase[31] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.056      ;
; 0.745 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.751 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.541      ;
; 0.757 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[0]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.760 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.550      ;
; 0.762 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[22]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[24]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[21]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[25]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.560      ;
; 0.770 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.560      ;
; 0.779 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.569      ;
; 0.849 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.608      ;
; 0.850 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.606      ;
; 0.850 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.609      ;
; 0.869 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.625      ;
; 0.887 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.646      ;
; 0.891 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.681      ;
; 0.892 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.682      ;
; 0.895 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.654      ;
; 0.896 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.652      ;
; 0.897 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.653      ;
; 0.901 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.691      ;
; 0.903 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.662      ;
; 0.910 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.700      ;
; 0.910 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.700      ;
; 0.913 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.669      ;
; 0.919 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.709      ;
; 0.932 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.674      ;
; 0.940 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.699      ;
; 0.942 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.684      ;
; 0.950 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.709      ;
; 0.959 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.695      ;
; 0.961 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.702      ;
; 0.977 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.733      ;
; 0.979 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.721      ;
; 0.990 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.746      ;
; 0.992 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.728      ;
; 1.002 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.738      ;
; 1.026 ; get_phase:get_phase_inst|phase[30] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.309      ;
; 1.032 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.822      ;
; 1.032 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.822      ;
; 1.036 ; get_phase:get_phase_inst|phase[31] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.317      ;
; 1.041 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.831      ;
; 1.046 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.802      ;
; 1.048 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.838      ;
; 1.050 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.840      ;
; 1.057 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.847      ;
; 1.078 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.383      ;
; 1.091 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.097 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.402      ;
; 1.098 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.410      ;
; 1.099 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 290.53 MHz ; 238.04 MHz      ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.558 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.491 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                       ; 9.943 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.558 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.383      ;
; 1.636 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.305      ;
; 1.648 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.293      ;
; 1.684 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.257      ;
; 1.687 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.254      ;
; 1.723 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.218      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.762 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.179      ;
; 1.762 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.179      ;
; 1.773 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.168      ;
; 1.774 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.167      ;
; 1.810 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.131      ;
; 1.812 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.129      ;
; 1.813 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.128      ;
; 1.827 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.557      ;
; 1.849 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.092      ;
; 1.852 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.089      ;
; 1.875 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.509      ;
; 1.887 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.054      ;
; 1.888 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.053      ;
; 1.888 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.053      ;
; 1.899 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.042      ;
; 1.899 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.042      ;
; 1.900 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.041      ;
; 1.914 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.470      ;
; 1.934 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.007      ;
; 1.936 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.005      ;
; 1.938 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.003      ;
; 1.939 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.002      ;
; 1.953 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.431      ;
; 1.953 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.431      ;
; 1.965 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.419      ;
; 1.975 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.966      ;
; 1.977 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.964      ;
; 1.978 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.963      ;
; 2.004 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.380      ;
; 2.013 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.928      ;
; 2.014 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.927      ;
; 2.014 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.927      ;
; 2.017 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.924      ;
; 2.017 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.924      ;
; 2.025 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.916      ;
; 2.025 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.916      ;
; 2.026 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.915      ;
; 2.040 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.344      ;
; 2.043 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.341      ;
; 2.060 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.881      ;
; 2.060 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.881      ;
; 2.062 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.879      ;
; 2.064 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.877      ;
; 2.065 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.876      ;
; 2.078 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.306      ;
; 2.079 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.305      ;
; 2.090 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.294      ;
; 2.099 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.842      ;
; 2.101 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.840      ;
; 2.103 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.838      ;
; 2.104 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.837      ;
; 2.129 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.255      ;
; 2.138 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.803      ;
; 2.139 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.802      ;
; 2.140 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.801      ;
; 2.140 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.801      ;
; 2.143 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.798      ;
; 2.143 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.798      ;
; 2.150 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.791      ;
; 2.151 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.790      ;
; 2.151 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.790      ;
; 2.152 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.789      ;
; 2.168 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.216      ;
; 2.169 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.215      ;
; 2.186 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.755      ;
; 2.186 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.755      ;
; 2.188 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.753      ;
; 2.190 ; get_phase:get_phase_inst|phase[11]                                                                                 ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.751      ;
; 2.190 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.751      ;
; 2.191 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.750      ;
; 2.204 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.180      ;
; 2.208 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.176      ;
; 2.216 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.168      ;
; 2.225 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.716      ;
; 2.225 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.716      ;
; 2.227 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.714      ;
; 2.229 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.712      ;
; 2.230 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.711      ;
; 2.251 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.382      ; 3.133      ;
; 2.264 ; get_phase:get_phase_inst|phase[10]                                                                                 ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.677      ;
; 2.264 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.677      ;
; 2.265 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.676      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.491 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.169      ;
; 0.497 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.175      ;
; 0.502 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.180      ;
; 0.511 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.189      ;
; 0.516 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.194      ;
; 0.529 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.207      ;
; 0.568 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.297      ;
; 0.582 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.244      ;
; 0.584 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.313      ;
; 0.610 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.288      ;
; 0.660 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.389      ;
; 0.684 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; get_phase:get_phase_inst|phase[31] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.418      ;
; 0.690 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.419      ;
; 0.690 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.419      ;
; 0.706 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[22]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.435      ;
; 0.707 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[0]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[21]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[24]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[25]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.782 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.511      ;
; 0.784 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.460      ;
; 0.786 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.460      ;
; 0.786 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.462      ;
; 0.788 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.517      ;
; 0.801 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.475      ;
; 0.812 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.541      ;
; 0.813 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.542      ;
; 0.815 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.544      ;
; 0.819 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.495      ;
; 0.829 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.503      ;
; 0.829 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.503      ;
; 0.829 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.505      ;
; 0.829 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.558      ;
; 0.832 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.508      ;
; 0.842 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.516      ;
; 0.846 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.508      ;
; 0.859 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.521      ;
; 0.867 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.543      ;
; 0.871 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.529      ;
; 0.874 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.550      ;
; 0.876 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.536      ;
; 0.895 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.557      ;
; 0.898 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.572      ;
; 0.901 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.559      ;
; 0.902 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.576      ;
; 0.910 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.639      ;
; 0.911 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.640      ;
; 0.912 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.570      ;
; 0.931 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.660      ;
; 0.935 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.664      ;
; 0.937 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.666      ;
; 0.946 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.675      ;
; 0.957 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.631      ;
; 0.965 ; get_phase:get_phase_inst|phase[30] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.200      ;
; 0.977 ; get_phase:get_phase_inst|phase[31] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 1.210      ;
; 0.994 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.272      ;
; 1.005 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.295      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.250 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.197 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.232 ; 0.000         ;
; clk                                                       ; 9.594 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.250 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.706      ;
; 3.298 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.658      ;
; 3.314 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.642      ;
; 3.318 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.638      ;
; 3.320 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.636      ;
; 3.328 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.628      ;
; 3.365 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.591      ;
; 3.366 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.590      ;
; 3.369 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.778      ;
; 3.373 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.774      ;
; 3.382 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.574      ;
; 3.383 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.764      ;
; 3.384 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.572      ;
; 3.386 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.570      ;
; 3.388 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.568      ;
; 3.389 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.567      ;
; 3.395 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.561      ;
; 3.396 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.560      ;
; 3.421 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.726      ;
; 3.433 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.523      ;
; 3.433 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.523      ;
; 3.434 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.522      ;
; 3.437 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.710      ;
; 3.439 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.708      ;
; 3.443 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.704      ;
; 3.450 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.506      ;
; 3.450 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.697      ;
; 3.451 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.696      ;
; 3.452 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.504      ;
; 3.453 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.503      ;
; 3.453 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.503      ;
; 3.454 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.502      ;
; 3.456 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.500      ;
; 3.457 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.499      ;
; 3.462 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.494      ;
; 3.463 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.493      ;
; 3.464 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.492      ;
; 3.488 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.659      ;
; 3.501 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.455      ;
; 3.501 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.455      ;
; 3.502 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.454      ;
; 3.502 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.454      ;
; 3.507 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.640      ;
; 3.508 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.639      ;
; 3.512 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.635      ;
; 3.517 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.439      ;
; 3.517 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.630      ;
; 3.518 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.438      ;
; 3.518 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.629      ;
; 3.520 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.436      ;
; 3.521 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.435      ;
; 3.521 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.435      ;
; 3.521 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.435      ;
; 3.522 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.434      ;
; 3.524 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.432      ;
; 3.525 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.431      ;
; 3.530 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.426      ;
; 3.531 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.425      ;
; 3.531 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.425      ;
; 3.532 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.424      ;
; 3.556 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.591      ;
; 3.569 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.387      ;
; 3.569 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.387      ;
; 3.569 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.387      ;
; 3.570 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.386      ;
; 3.570 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.386      ;
; 3.572 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.575      ;
; 3.576 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.571      ;
; 3.576 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.571      ;
; 3.585 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.371      ;
; 3.585 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.371      ;
; 3.585 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.562      ;
; 3.586 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[19] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.370      ;
; 3.586 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.561      ;
; 3.588 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.368      ;
; 3.589 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.367      ;
; 3.589 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.367      ;
; 3.589 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.367      ;
; 3.590 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[18] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.366      ;
; 3.592 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.364      ;
; 3.593 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.363      ;
; 3.593 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.363      ;
; 3.598 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.358      ;
; 3.599 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[27] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.357      ;
; 3.599 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.357      ;
; 3.599 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.357      ;
; 3.600 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[19] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.356      ;
; 3.625 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.522      ;
; 3.637 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[28] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.319      ;
; 3.637 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[26] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.319      ;
; 3.637 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.319      ;
; 3.637 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.319      ;
; 3.638 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[24] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.318      ;
; 3.638 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[18] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.318      ;
; 3.640 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[31] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.507      ;
; 3.640 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[29] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.507      ;
; 3.644 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[30] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.160      ; 1.503      ;
; 3.653 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[25] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.303      ;
; 3.653 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.303      ;
; 3.654 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[17] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.302      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.197 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.540      ;
; 0.199 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.542      ;
; 0.201 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.544      ;
; 0.205 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.548      ;
; 0.206 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.549      ;
; 0.210 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.553      ;
; 0.232 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.568      ;
; 0.250 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.593      ;
; 0.267 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.586      ;
; 0.270 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.589      ;
; 0.293 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; get_phase:get_phase_inst|phase[31] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.298 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[0]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.305 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[22]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[24]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[21]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[25]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.318 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.637      ;
; 0.321 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.640      ;
; 0.333 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.675      ;
; 0.333 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.652      ;
; 0.333 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.652      ;
; 0.334 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.676      ;
; 0.336 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.655      ;
; 0.340 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.680      ;
; 0.354 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.696      ;
; 0.355 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.695      ;
; 0.357 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.697      ;
; 0.359 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.701      ;
; 0.363 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.705      ;
; 0.371 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.711      ;
; 0.372 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.712      ;
; 0.374 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.710      ;
; 0.377 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.713      ;
; 0.378 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.720      ;
; 0.379 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.714      ;
; 0.381 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.714      ;
; 0.381 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.723      ;
; 0.384 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.703      ;
; 0.385 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.704      ;
; 0.388 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.707      ;
; 0.393 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.729      ;
; 0.394 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.734      ;
; 0.396 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.729      ;
; 0.398 ; get_phase:get_phase_inst|phase[28] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.738      ;
; 0.398 ; get_phase:get_phase_inst|phase[30] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.550      ;
; 0.398 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.717      ;
; 0.399 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.718      ;
; 0.400 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.733      ;
; 0.401 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.720      ;
; 0.404 ; get_phase:get_phase_inst|phase[31] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.555      ;
; 0.418 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.758      ;
; 0.436 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.561      ;
; 0.442 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.451 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.770      ;
; 0.451 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.770      ;
; 0.451 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 1.096 ; 0.197 ; N/A      ; N/A     ; 0.799               ;
;  PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.096 ; 0.197 ; N/A      ; N/A     ; 0.799               ;
;  clk                                                       ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                            ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                       ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sinwave[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinwave[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sinwave[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sinwave[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sinwave[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sinwave[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sinwave[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sinwave[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sinwave[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sinwave[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sinwave[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sinwave[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sinwave[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sinwave[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sinwave[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 612      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 612      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 1056  ; 1056 ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; frequency[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; sinwave[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; frequency[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; sinwave[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sinwave[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jan 21 19:24:21 2025
Info: Command: quartus_sta DDS_Sinwave -c DDS_Sinwave
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_Sinwave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL_200M_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.096               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.517               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.558               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.250               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.197               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.232               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Tue Jan 21 19:24:23 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


