#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sat Sep 05 15:41:57 2020
# Process ID: 11520
# Log file: C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project/project.runs/impl_2/TopLevel.vdi
# Journal file: C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project/project.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2031 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/fgg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/io.xdc]
Parsing XDC File [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/pblock.xdc]
Finished Parsing XDC File [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/pblock.xdc]
Parsing XDC File [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc:13]
create_generated_clock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1086.352 ; gain = 530.926
Finished Parsing XDC File [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1051 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1036 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1088.293 ; gain = 909.707
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1088.293 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11afa0b44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1088.293 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 579 cells.
Phase 2 Constant Propagation | Checksum: 786f97a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.293 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1954 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 112 unconnected cells.
Phase 3 Sweep | Checksum: f4659dde

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.293 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: f4659dde

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.293 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: f4659dde

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f4659dde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.293 ; gain = 0.000
Implement Debug Cores | Checksum: 235073c24
Logic Optimization | Checksum: 235073c24

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 11 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 67 Total Ports: 78
Ending PowerOpt Patch Enables Task | Checksum: 177d41bab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1261.973 ; gain = 0.000
Ending Power Optimization Task | Checksum: 177d41bab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.973 ; gain = 173.680
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1261.973 ; gain = 173.680
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1261.973 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project/project.runs/impl_2/TopLevel_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net ETH_RX_CLK_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): ETH_RX_CLK_IBUF_inst/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net ETH_TX_CLK_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): ETH_TX_CLK_IBUF_inst/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 9cc4696f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1261.973 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 114d22ae5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.973 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L1_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L2_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/Trig_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 114d22ae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 114d22ae5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 178daabd6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 215b161da

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 260f95031

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 216c4b1df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 216c4b1df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 216c4b1df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 134913bc9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 134913bc9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 134913bc9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1dfb87bc4

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1dfb87bc4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 107e5c656

Time (s): cpu = 00:01:47 ; elapsed = 00:01:13 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1649f85d2

Time (s): cpu = 00:01:48 ; elapsed = 00:01:13 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1935ea0a9

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: bcc7c259

Time (s): cpu = 00:01:55 ; elapsed = 00:01:18 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 12d692a5e

Time (s): cpu = 00:02:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 12d692a5e

Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 12d692a5e

Time (s): cpu = 00:02:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
WARNING: [Constraints 18-647] Placement may not be routable. The following cell(s) are grouped together and are placed in one single tile. The total number of clocks on non-clock pins of these cells is greater than 2, therefore, placer is not able to legalize the design to satisfy the suggested number of clocks that can drive non-clock pins in a single tile. Please modify the design such that each cell has at most 2 clocks driving its non-clock pins. Also, if one or more cells should be grouped together and placed in one tile, make sure the total number of such clocks does not exceed the maximum suggested.
ClockManager_0/MMCM_0/OUT_FPGA_OBUF[3]_inst_i_5

WARNING: [Constraints 18-643] Placement may not be routable as design contains luts and/or flops whose data pins are driven by global clock signals and final placement is such that the number of such signals exceed the suggested number of such clocks in a single tile, which is 2. The following clock nets need to be routed to non-clock pins in tile CLBLL_L_X52Y56:
ClockManager_0/AD9220_CLK, ClockManager_0/MMCM_0/FAST_CLK, and ClockManager_0/MMCM_0/SCALER_CLK
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 12d692a5e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 12d692a5e

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 1261.973 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 12d692a5e

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1548e03b6

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1261.973 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: ae3de095

Time (s): cpu = 00:03:00 ; elapsed = 00:02:20 . Memory (MB): peak = 1263.246 ; gain = 1.273
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.057. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: ae3de095

Time (s): cpu = 00:03:00 ; elapsed = 00:02:20 . Memory (MB): peak = 1263.246 ; gain = 1.273
Phase 5.2 Post Placement Optimization | Checksum: ae3de095

Time (s): cpu = 00:03:00 ; elapsed = 00:02:20 . Memory (MB): peak = 1263.246 ; gain = 1.273

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: ae3de095

Time (s): cpu = 00:03:00 ; elapsed = 00:02:20 . Memory (MB): peak = 1263.246 ; gain = 1.273

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: ae3de095

Time (s): cpu = 00:03:01 ; elapsed = 00:02:20 . Memory (MB): peak = 1263.246 ; gain = 1.273
Phase 5.4 Placer Reporting | Checksum: ae3de095

Time (s): cpu = 00:03:01 ; elapsed = 00:02:21 . Memory (MB): peak = 1263.246 ; gain = 1.273

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: cb5453d4

Time (s): cpu = 00:03:01 ; elapsed = 00:02:21 . Memory (MB): peak = 1263.246 ; gain = 1.273
Phase 5 Post Placement Optimization and Clean-Up | Checksum: cb5453d4

Time (s): cpu = 00:03:01 ; elapsed = 00:02:21 . Memory (MB): peak = 1263.246 ; gain = 1.273
Ending Placer Task | Checksum: 55836c26

Time (s): cpu = 00:00:00 ; elapsed = 00:02:21 . Memory (MB): peak = 1263.246 ; gain = 1.273
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:02:24 . Memory (MB): peak = 1263.246 ; gain = 1.273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.246 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.246 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1263.246 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 207d305c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1263.246 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.057 | TNS=-41.613 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 207d305c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1263.246 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_148
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_481
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_357
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_334
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_471
INFO: [Physopt 32-662] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0].  Did not re-place instance SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1
INFO: [Physopt 32-662] Processed net TriggerManager_0/Trig_Delayer/state_next[0].  Did not re-place instance TriggerManager_0/Trig_Delayer/state[0]_i_1
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_183.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_183
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_51.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_51
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O19.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_3
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_9.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_9
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_332
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_457
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_486
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_333
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_341
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_572
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/TRIGGER_OUT55_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_615
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_180.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_180
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_54.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_54
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_472
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_309
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_335
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_475
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_210
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_464
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_571
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/TRIGGER_OUT33_out.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_613
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_487
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O11[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_331
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_482
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_214
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O10.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_480
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_503
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O7.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_388
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_242.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_242
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_497
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_238
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O9.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_573
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/TRIGGER_OUT14_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_617
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/DI[1].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_75
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_187
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_79.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_79
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_182
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O6.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_340
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O13.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_460
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_468
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_381
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_394
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_508
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O18.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_590
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O4.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_244
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/DI[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_77
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_570
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_OUT41_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_611
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_194
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_458
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_358
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_185
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_459
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_193
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O17.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_350
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O22.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_190
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_184
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_470
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_465
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_235
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_245
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_374
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_81
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_151
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_192
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O12.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_345
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O3.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_337
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/I15[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_160
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_616
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_574
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_588
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_208
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_474
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_456
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O10.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_473
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_207
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O2.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_352
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_311
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O5.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_469
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.057 | TNS=-41.613 |
Phase 3 Placement Based Optimization | Checksum: 27a670b01

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.246 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 13 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/I4 to 6 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O2. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_180. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/I1[3] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O13. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O3. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O5. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/I18 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_242. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/I26 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_181. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O1. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/I9 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 9 nets. Created 4 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1272.008 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.886 | TNS=-41.442 |
Phase 4 Rewire | Checksum: 2263601d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1272.008 ; gain = 8.762

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SelectableLogic_0/OUT_FPGA_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 2 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O4. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O1. Net driver TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_237 was replaced.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/O2. Replicated 2 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/TRIGGER_IN1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_558 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/O1. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_254 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 11 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.851 | TNS=-41.407 |
Phase 5 Critical Cell Optimization | Checksum: 24f3e3f0d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1272.008 ; gain = 8.762

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 6 Fanout Optimization | Checksum: 24f3e3f0d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1272.008 ; gain = 8.762

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_235_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_503
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_374_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_497
INFO: [Physopt 32-662] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0].  Did not re-place instance SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1
INFO: [Physopt 32-662] Processed net TriggerManager_0/Trig_Delayer/state_next[0].  Did not re-place instance TriggerManager_0/Trig_Delayer/state[0]_i_1
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O19.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_250
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_573
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/TRIGGER_OUT14_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_617
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_80.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_80
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_472
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_309
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_335
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_341
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_183.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_183_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_51.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_51
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_380
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_244
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/DI[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_77
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_374
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_475
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_457
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_210
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_388
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O21.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_383
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O6.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_251
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_245
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_81
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_235
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_381_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_373
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O5_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_393
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O4.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_502
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O7.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_579
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/TRIGGER_OUT27_out.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_626
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O4_repN.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_244_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_332
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_464
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_487
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O11[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_331
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_193
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_481_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O17.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_350_rewire_rewire
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O22.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_190
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_184
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_194
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_458_rewire_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_358
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_185
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_456
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_470
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_334_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_465_rewire_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O10.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_473
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O9[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_164
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_356
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_348.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_348
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O3.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_479
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_501
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O3.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_576
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/TRIGGER_OUT45_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_621
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_508
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_375_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O19.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_3
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_9
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_588
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_486
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_570
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_OUT41_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_611
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O13.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_460_rewire_rewire
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_468
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_333_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_459
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_180.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_180_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_54.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_54
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O5[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_196
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O5.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_382
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_376
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/O4.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_246
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_515
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O5.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_602
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_616
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_471_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_574
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_P_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_214
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_482_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_208
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 19 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.846 | TNS=-41.402 |
Phase 7 Placement Based Optimization | Checksum: 27f5786e8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1272.008 ; gain = 8.762

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 14 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/I30 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/I3[4] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/O3. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/I5 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O1. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/I2 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_304. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/I8 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O1. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O2 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O6. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O15 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O13. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/TRIGGER_IN2[4] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_478. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/TRIGGER_IN2[4] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O20. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O5_repN to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O5 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_181. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 11 nets. Created 8 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1272.820 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.840 | TNS=-41.396 |
Phase 8 Rewire | Checksum: 2dbb04579

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1272.820 ; gain = 9.574

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SelectableLogic_0/OUT_FPGA_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 1 times.
INFO: [Physopt 32-601] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341. Net driver TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_341_rewire was replaced.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O11[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 1 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O2. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 7 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.840 | TNS=-41.396 |
Phase 9 Critical Cell Optimization | Checksum: 1d1360343

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 1272.820 ; gain = 9.574

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 1d1360343

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 1272.820 ; gain = 9.574

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_380
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_503
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_497
INFO: [Physopt 32-662] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0].  Did not re-place instance SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1
INFO: [Physopt 32-662] Processed net TriggerManager_0/Trig_Delayer/state_next[0].  Did not re-place instance TriggerManager_0/Trig_Delayer/state[0]_i_1
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_244
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_573
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/TRIGGER_OUT14_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_617
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/DI[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_77
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_374
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_245
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_374_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_81
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_235
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_508
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_309
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_588
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_375_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_332
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_194
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_464
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_337
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_487
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_51.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_51
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_185
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O11[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_331
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_616
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_574
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_P_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_341_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_183.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_183_rewire_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_486
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_570
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_OUT41_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_611
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_459
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_358
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_456
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O10.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_473
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_235_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_239
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_76.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_76
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O9[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_164
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_334_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_356
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_348.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_348_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_479
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_381_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_214
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_470
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_391
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_187_rewire
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O18.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_590
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_533
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_342_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_388
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O21.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_383
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_251
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_80.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_80
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O2.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_386
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O5[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_196
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_528
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_377
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O20.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_236
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O19.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_250
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/DI[1].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_75
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_516.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_516
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/O7[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_216
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O14.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_559
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_254.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_254
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_417
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_7
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_83.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_83
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_184
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/O2.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_424
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_257
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_459_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O13.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_460_rewire_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_482_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_333_rewire_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_471_rewire
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_468_replica_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_475
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_457
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_205
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_210
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_180.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_180_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_54.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_54
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_207
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 9 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.840 | TNS=-41.396 |
Phase 11 Placement Based Optimization | Checksum: 2407321ff

Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 1272.820 ; gain = 9.574

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 7 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/I13 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O13. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/TRIGGER_IN2[3] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_242. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 2 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1273.086 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.840 | TNS=-41.396 |
Phase 12 Rewire | Checksum: 2d0f334af

Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SelectableLogic_0/OUT_FPGA_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O9[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_348 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8. Replicated 1 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/TRIGGER_IN2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O11[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 5 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.840 | TNS=-41.396 |
Phase 13 Critical Cell Optimization | Checksum: 246362443

Time (s): cpu = 00:01:24 ; elapsed = 00:01:21 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 246362443

Time (s): cpu = 00:01:24 ; elapsed = 00:01:21 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 246362443

Time (s): cpu = 00:01:25 ; elapsed = 00:01:21 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 246362443

Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 246362443

Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 246362443

Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 246362443

Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Swapped 3 critical pin.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O4.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O2.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_508.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4[0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O4_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O4.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O9.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O5_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O6.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_341.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O10.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/O3.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O2.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_259.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_405.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_trigger_s_reg_P.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_400.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O3.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_478.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/TRIGGER_OUT45_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_trigger_s_reg_P.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_180.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_585.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_448.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_297.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 26 nets.  Swapped 34 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.708 | TNS=-41.264 |
Phase 20 Critical Pin Optimization | Checksum: 246362443

Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 246362443

Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 1273.086 ; gain = 9.840

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 246362443

Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 1273.086 ; gain = 9.840
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1273.086 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.708 | TNS=-41.264 |
Ending Physical Synthesis Task | Checksum: 27b63c79f

Time (s): cpu = 00:00:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1273.086 ; gain = 9.840
INFO: [Common 17-83] Releasing license: Implementation
575 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:39 . Memory (MB): peak = 1273.086 ; gain = 9.840
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.086 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.086 ; gain = 0.000
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1241580b3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1382.145 ; gain = 70.129

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1241580b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1385.832 ; gain = 73.816

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1241580b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1393.344 ; gain = 81.328
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12b4da1e6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1475.566 ; gain = 163.551
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.6   | TNS=-37.7  | WHS=-1.35  | THS=-5.23e+03|

Phase 2 Router Initialization | Checksum: 19763135e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1475.566 ; gain = 163.551

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28c6ecec8

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1477.281 ; gain = 165.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5015
 Number of Nodes with overlaps = 1262
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b6b30b70

Time (s): cpu = 00:02:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1477.281 ; gain = 165.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.44  | TNS=-127   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1716f6b62

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1477.281 ; gain = 165.266

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 186011f4f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1487.117 ; gain = 175.102
Phase 4.1.2 GlobIterForTiming | Checksum: 18f15e336

Time (s): cpu = 00:02:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1487.117 ; gain = 175.102
Phase 4.1 Global Iteration 0 | Checksum: 18f15e336

Time (s): cpu = 00:02:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1487.117 ; gain = 175.102

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 697
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X19Y50/IMUX45
Overlapping nets: 2
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O7
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O18

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1cde4f239

Time (s): cpu = 00:02:30 ; elapsed = 00:01:40 . Memory (MB): peak = 1487.117 ; gain = 175.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.95  | TNS=-120   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b6b41736

Time (s): cpu = 00:02:30 ; elapsed = 00:01:40 . Memory (MB): peak = 1487.117 ; gain = 175.102
Phase 4 Rip-up And Reroute | Checksum: 1b6b41736

Time (s): cpu = 00:02:30 ; elapsed = 00:01:40 . Memory (MB): peak = 1487.117 ; gain = 175.102

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 13073a10b

Time (s): cpu = 00:02:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1487.117 ; gain = 175.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.44  | TNS=-123   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1c910951b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1487.117 ; gain = 175.102

Phase 6 TNS Cleanup

Phase 6.1 TNS Iteration 0

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4f9809e

Time (s): cpu = 00:02:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1487.117 ; gain = 175.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.16  | TNS=-62.2  | WHS=N/A    | THS=N/A    |


Phase 6.1.2 Fast Budgeting
Phase 6.1.2 Fast Budgeting | Checksum: 25b1c9f7f

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1498.883 ; gain = 186.867
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 6.1 TNS Iteration 0 | Checksum: 18fb97072

Time (s): cpu = 00:02:42 ; elapsed = 00:01:49 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 6.2 TNS Iteration 1

Phase 6.2.1 Update Timing
Phase 6.2.1 Update Timing | Checksum: 12a5efe61

Time (s): cpu = 00:02:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1498.883 ; gain = 186.867
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.3   | TNS=-62.3  | WHS=N/A    | THS=N/A    |

Phase 6.2 TNS Iteration 1 | Checksum: 260f57aa2

Time (s): cpu = 00:02:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1498.883 ; gain = 186.867
Phase 6 TNS Cleanup | Checksum: 260f57aa2

Time (s): cpu = 00:02:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 7 Clock Skew Optimization
Phase 7 Clock Skew Optimization | Checksum: 260f57aa2

Time (s): cpu = 00:02:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 8 Post Hold Fix

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 2b65740f9

Time (s): cpu = 00:02:48 ; elapsed = 00:01:53 . Memory (MB): peak = 1498.883 ; gain = 186.867
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.16  | TNS=-62.2  | WHS=-0.272 | THS=-3.61  |

Phase 8 Post Hold Fix | Checksum: d8299a5e

Time (s): cpu = 00:02:48 ; elapsed = 00:01:53 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 9 Timing Verification

Phase 9.1 Update Timing
Phase 9.1 Update Timing | Checksum: 11bb3ecbf

Time (s): cpu = 00:02:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1498.883 ; gain = 186.867
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.43  | TNS=-64.6  | WHS=N/A    | THS=N/A    |

Phase 9 Timing Verification | Checksum: 11bb3ecbf

Time (s): cpu = 00:02:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 10 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.3332 %
  Global Horizontal Routing Utilization  = 11.028 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y103 -> INT_L_X40Y103
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 10 Route finalize | Checksum: 11bb3ecbf

Time (s): cpu = 00:02:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 11 Verifying routed nets

 Verification completed successfully
Phase 11 Verifying routed nets | Checksum: 11bb3ecbf

Time (s): cpu = 00:02:56 ; elapsed = 00:01:57 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 12 Depositing Routes
Phase 12 Depositing Routes | Checksum: 1b4ca0ad7

Time (s): cpu = 00:02:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1498.883 ; gain = 186.867

Phase 13 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1498.883 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L1_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L2_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/Trig_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.579. For the most accurate timing information please run report_timing.
Phase 13 Incr Placement Change | Checksum: 1b4ca0ad7

Time (s): cpu = 00:03:48 ; elapsed = 00:02:40 . Memory (MB): peak = 1524.234 ; gain = 212.219

Phase 14 Build RT Design
Phase 14 Build RT Design | Checksum: 1e049fbf6

Time (s): cpu = 00:03:54 ; elapsed = 00:02:45 . Memory (MB): peak = 1524.234 ; gain = 212.219

Phase 15 Router Initialization

Phase 15.1 Create Timer
Phase 15.1 Create Timer | Checksum: bb1155d8

Time (s): cpu = 00:03:56 ; elapsed = 00:02:48 . Memory (MB): peak = 1524.234 ; gain = 212.219

Phase 15.2 Pre Route Cleanup
Phase 15.2 Pre Route Cleanup | Checksum: 1beebe0f1

Time (s): cpu = 00:03:56 ; elapsed = 00:02:48 . Memory (MB): peak = 1524.234 ; gain = 212.219
 Number of Nodes with overlaps = 0

Phase 15.3 Update Timing
Phase 15.3 Update Timing | Checksum: 1f5faef8b

Time (s): cpu = 00:04:21 ; elapsed = 00:03:04 . Memory (MB): peak = 1533.133 ; gain = 221.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.67  | TNS=-65.4  | WHS=-1.59  | THS=-5.25e+03|

Phase 15 Router Initialization | Checksum: 24967846b

Time (s): cpu = 00:04:31 ; elapsed = 00:03:10 . Memory (MB): peak = 1533.133 ; gain = 221.117

Phase 16 Initial Routing
Phase 16 Initial Routing | Checksum: 1e72bf04d

Time (s): cpu = 00:04:32 ; elapsed = 00:03:10 . Memory (MB): peak = 1533.133 ; gain = 221.117

Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 863
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 13f652824

Time (s): cpu = 00:04:53 ; elapsed = 00:03:22 . Memory (MB): peak = 1533.133 ; gain = 221.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.07  | TNS=-34.8  | WHS=N/A    | THS=N/A    |


Phase 17.1.2 GlobIterForTiming

Phase 17.1.2.1 Update Timing
Phase 17.1.2.1 Update Timing | Checksum: 118a87b20

Time (s): cpu = 00:04:54 ; elapsed = 00:03:23 . Memory (MB): peak = 1533.133 ; gain = 221.117

Phase 17.1.2.2 Fast Budgeting
Phase 17.1.2.2 Fast Budgeting | Checksum: 1199dbc22

Time (s): cpu = 00:04:56 ; elapsed = 00:03:25 . Memory (MB): peak = 1548.094 ; gain = 236.078
Phase 17.1.2 GlobIterForTiming | Checksum: 243a531a6

Time (s): cpu = 00:04:57 ; elapsed = 00:03:26 . Memory (MB): peak = 1548.094 ; gain = 236.078
Phase 17.1 Global Iteration 0 | Checksum: 243a531a6

Time (s): cpu = 00:04:57 ; elapsed = 00:03:26 . Memory (MB): peak = 1548.094 ; gain = 236.078

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 623
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0

Phase 17.2.1 Update Timing
Phase 17.2.1 Update Timing | Checksum: 20669636e

Time (s): cpu = 00:05:08 ; elapsed = 00:03:34 . Memory (MB): peak = 1548.094 ; gain = 236.078
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.83  | TNS=-35.3  | WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 12ae25ec8

Time (s): cpu = 00:05:08 ; elapsed = 00:03:34 . Memory (MB): peak = 1548.094 ; gain = 236.078
Phase 17 Rip-up And Reroute | Checksum: 12ae25ec8

Time (s): cpu = 00:05:08 ; elapsed = 00:03:34 . Memory (MB): peak = 1548.094 ; gain = 236.078

Phase 18 Delay CleanUp

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 11adf0a72

Time (s): cpu = 00:05:11 ; elapsed = 00:03:36 . Memory (MB): peak = 1548.094 ; gain = 236.078
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.07  | TNS=-33.6  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18 Delay CleanUp | Checksum: 1a89d6bde

Time (s): cpu = 00:05:12 ; elapsed = 00:03:36 . Memory (MB): peak = 1548.094 ; gain = 236.078

Phase 19 TNS Cleanup

Phase 19.1 TNS Iteration 0

Phase 19.1.1 Update Timing
Phase 19.1.1 Update Timing | Checksum: 16413b9df

Time (s): cpu = 00:05:12 ; elapsed = 00:03:37 . Memory (MB): peak = 1548.094 ; gain = 236.078
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.94  | TNS=-30.4  | WHS=N/A    | THS=N/A    |


Phase 19.1.2 Fast Budgeting
Phase 19.1.2 Fast Budgeting | Checksum: 1c6573566

Time (s): cpu = 00:05:15 ; elapsed = 00:03:39 . Memory (MB): peak = 1549.582 ; gain = 237.566
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 19.1 TNS Iteration 0 | Checksum: 1856bdc2f

Time (s): cpu = 00:05:20 ; elapsed = 00:03:43 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 19.2 TNS Iteration 1

Phase 19.2.1 Update Timing
Phase 19.2.1 Update Timing | Checksum: 1cd3cf482

Time (s): cpu = 00:05:20 ; elapsed = 00:03:43 . Memory (MB): peak = 1549.582 ; gain = 237.566
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.09  | TNS=-30.5  | WHS=N/A    | THS=N/A    |

Phase 19.2 TNS Iteration 1 | Checksum: 1f03a0c5c

Time (s): cpu = 00:05:20 ; elapsed = 00:03:43 . Memory (MB): peak = 1549.582 ; gain = 237.566
Phase 19 TNS Cleanup | Checksum: 1f03a0c5c

Time (s): cpu = 00:05:20 ; elapsed = 00:03:44 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 20 Clock Skew Optimization
Phase 20 Clock Skew Optimization | Checksum: 1f03a0c5c

Time (s): cpu = 00:05:20 ; elapsed = 00:03:44 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 21 Post Hold Fix

Phase 21.1 Update Timing
Phase 21.1 Update Timing | Checksum: 11690e09e

Time (s): cpu = 00:05:25 ; elapsed = 00:03:46 . Memory (MB): peak = 1549.582 ; gain = 237.566
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.04  | TNS=-30.5  | WHS=-0.152 | THS=-0.456 |

Phase 21 Post Hold Fix | Checksum: 16f3836ed

Time (s): cpu = 00:05:25 ; elapsed = 00:03:46 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 22 Timing Verification

Phase 22.1 Update Timing
Phase 22.1 Update Timing | Checksum: 132f1825f

Time (s): cpu = 00:05:32 ; elapsed = 00:03:50 . Memory (MB): peak = 1549.582 ; gain = 237.566
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.05  | TNS=-31.8  | WHS=N/A    | THS=N/A    |

Phase 22 Timing Verification | Checksum: 132f1825f

Time (s): cpu = 00:05:33 ; elapsed = 00:03:51 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 23 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.3819 %
  Global Horizontal Routing Utilization  = 11.0597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y68 -> INT_L_X22Y68
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y103 -> INT_L_X40Y103
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 23 Route finalize | Checksum: 132f1825f

Time (s): cpu = 00:05:33 ; elapsed = 00:03:51 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 24 Verifying routed nets

 Verification completed successfully
Phase 24 Verifying routed nets | Checksum: 132f1825f

Time (s): cpu = 00:05:33 ; elapsed = 00:03:51 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 25 Depositing Routes
Phase 25 Depositing Routes | Checksum: 15878d2cc

Time (s): cpu = 00:05:36 ; elapsed = 00:03:54 . Memory (MB): peak = 1549.582 ; gain = 237.566

Phase 26 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.048 | TNS=-31.710| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 26 Post Router Timing | Checksum: 15878d2cc

Time (s): cpu = 00:05:53 ; elapsed = 00:04:03 . Memory (MB): peak = 1549.582 ; gain = 237.566
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:04:04 . Memory (MB): peak = 1549.582 ; gain = 237.566
INFO: [Common 17-83] Releasing license: Implementation
607 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:59 ; elapsed = 00:04:07 . Memory (MB): peak = 1549.582 ; gain = 276.496
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.582 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.582 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project/project.runs/impl_2/TopLevel_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.582 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1549.582 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.582 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 28724efdc
----- Checksum: : 25b82c90f : 2ba226cd 

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1549.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1549.582 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.048 | TNS=-31.710 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net TriggerManager_0/Trig_Delayer/state_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_trigger_s_reg_P. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/SelectableLogic_0/hit_num327_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-31.688 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/TRIGGER_OUT33_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/O16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/minusOp[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-29.809 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16.  Re-placed instance MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-29.525 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-29.004 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_13.  Re-placed instance MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_13
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-28.225 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-663] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7.  Re-placed instance MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-28.212 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-27.674 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TriggerManager_0/BusyManager_0/O1.  Re-placed instance TriggerManager_0/BusyManager_0/BUSY_reg
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-27.674 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net TriggerManager_0/BusyManager_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.025 | TNS=-27.663 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-702] Processed net TriggerManager_0/CurrentState[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DOUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_HOLD/n_0_CurrentState[0]_i_2__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_HOLD/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/Trig_Delayer/state_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/n_0_trigger_s_reg_P. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/SelectableLogic_0/hit_num327_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/O4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/O3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/TRIGGER_OUT33_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/O16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/minusOp[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/CurrentState[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DOUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_HOLD/n_0_CurrentState[0]_i_2__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TriggerManager_0/SynchEdgeDetector_HOLD/D[0]. Optimizations did not improve timing on the net.
Phase 2 Critical Path Optimization | Checksum: 420868519
----- Checksum: : 342735606 : de132f13 

Time (s): cpu = 00:05:15 ; elapsed = 00:04:02 . Memory (MB): peak = 1784.996 ; gain = 235.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1784.996 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-4.025 | TNS=-27.663 | WHS=0.054 | THS=0.000 |
Ending Physical Synthesis Task | Checksum: 412c66295
----- Checksum: : 334b33382 : de132f13 

Time (s): cpu = 00:00:00 ; elapsed = 00:04:04 . Memory (MB): peak = 1784.996 ; gain = 235.414
INFO: [Common 17-83] Releasing license: Implementation
713 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:22 ; elapsed = 00:04:08 . Memory (MB): peak = 1784.996 ; gain = 235.414
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1784.996 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.996 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 05 15:56:25 2020...
