 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:32:45 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: M0/Q_reg[1]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[1]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[1]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[1] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[1] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[1]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[1]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[2]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[2]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[2]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[2] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[2] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[2]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[2]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[3]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[3]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[3]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[3] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[3] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[3]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[3]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[4]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[4]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[4]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[4] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[4] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[4]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[4]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[5]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[5]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[5]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[5] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[5] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[5]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[5]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[6]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[6]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[6]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[6] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[6] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[6]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[6]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[7]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[7]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[7]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[7] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[7] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[7]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[7]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[8]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[8]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[8]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[8] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[8] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[8]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[8]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[9]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[9]/CK (SDFF_X1)                 0.00      52.80 r
  M0/Q_reg[9]/Q (SDFF_X1)                  0.06      52.86 r
  M0/result[9] (boothMultiplier)           0.00      52.86 r
  R2/reg_in[9] (register_N64_3)            0.00      52.86 r
  R2/reg_out_reg[9]/SE (SDFF_X1)           0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[9]/CK (SDFF_X1)           0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: M0/Q_reg[10]
              (rising edge-triggered flip-flop clocked by iclk)
  Endpoint: R2/reg_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  52.80      52.80
  clock network delay (ideal)              0.00      52.80
  M0/Q_reg[10]/CK (SDFF_X1)                0.00      52.80 r
  M0/Q_reg[10]/Q (SDFF_X1)                 0.06      52.86 r
  M0/result[10] (boothMultiplier)          0.00      52.86 r
  R2/reg_in[10] (register_N64_3)           0.00      52.86 r
  R2/reg_out_reg[10]/SE (SDFF_X1)          0.02      52.88 r
  data arrival time                                  52.88

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R2/reg_out_reg[10]/CK (SDFF_X1)          0.00      52.80 r
  library hold time                       -0.02      52.78
  data required time                                 52.78
  -----------------------------------------------------------
  data required time                                 52.78
  data arrival time                                 -52.88
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: R0/reg_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[0]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[0]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[0]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[0] (register_N64_2)           0.00       0.06 r
  M0/b[0] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[0]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[0]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[1]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[1]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[1]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[1] (register_N64_2)           0.00       0.06 r
  M0/b[1] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[1]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[1]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[2]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[2]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[2]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[2] (register_N64_2)           0.00       0.06 r
  M0/b[2] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[2]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[2]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[3]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[3]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[3]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[3] (register_N64_2)           0.00       0.06 r
  M0/b[3] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[3]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[3]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[4]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[4]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[4]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[4] (register_N64_2)           0.00       0.06 r
  M0/b[4] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[4]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[4]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[5]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[5]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[5]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[5] (register_N64_2)           0.00       0.06 r
  M0/b[5] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[5]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[5]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[6]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[6]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[6]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[6] (register_N64_2)           0.00       0.06 r
  M0/b[6] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[6]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[6]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[7]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[7]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[7]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[7] (register_N64_2)           0.00       0.06 r
  M0/b[7] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[7]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[7]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[8]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[8]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[8]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[8] (register_N64_2)           0.00       0.06 r
  M0/b[8] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[8]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[8]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: R0/reg_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/Q_reg[9]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R0/reg_out_reg[9]/CK (SDFF_X1)           0.00       0.00 r
  R0/reg_out_reg[9]/Q (SDFF_X1)            0.06       0.06 r
  R0/reg_out[9] (register_N64_2)           0.00       0.06 r
  M0/b[9] (boothMultiplier)                0.00       0.06 r
  M0/Q_reg[9]/D (SDFF_X1)                  0.01       0.06 r
  data arrival time                                   0.06

  clock iclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  M0/Q_reg[9]/CK (SDFF_X1)                 0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
