{
    "top": "global.DesignTop",
    "namespaces": {
        "global": {
            "modules": {
                "DesignTop": {
                    "type": [
                        "Record",
                        [
                            [
                                "in",
                                [
                                    "Record",
                                    [
                                        [
                                            "arg_0",
                                            [
                                                "Array",
                                                1,
                                                [
                                                    "Array",
                                                    1,
                                                    [
                                                        "Array",
                                                        16,
                                                        "BitIn"
                                                    ]
                                                ]
                                            ]
                                        ]
                                    ]
                                ]
                            ],
                            [
                                "reset",
                                "BitIn"
                            ],
                            [
                                "out",
                                [
                                    "Array",
                                    1,
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            16,
                                            "Bit"
                                        ]
                                    ]
                                ]
                            ],
                            [
                                "valid",
                                "Bit"
                            ]
                        ]
                    ],
                    "instances": {
                        "_conv_stencil0_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "_conv_stencil1_mux1_0": {
                            "genref": "commonlib.muxn",
                            "genargs": {
                                "N": [
                                    "Int",
                                    1
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_242_246_247": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_248_252_253": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_254_258_259": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_260_264_265": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_266_270_271": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_272_276_277": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_278_282_283": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_284_288_289": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_290_294_295": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "add_kernel_s0_x_240_241": {
                            "genref": "coreir.add",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "const0_0": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0000"
                                ]
                            }
                        },
                        "const0_0$1": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0000"
                                ]
                            }
                        },
                        "const11_11": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h000b"
                                ]
                            }
                        },
                        "const12_12": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h000c"
                                ]
                            }
                        },
                        "const13_13": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h000d"
                                ]
                            }
                        },
                        "const14_14": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h000e"
                                ]
                            }
                        },
                        "const16_16": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0010"
                                ]
                            }
                        },
                        "const17_17": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0011"
                                ]
                            }
                        },
                        "const18_18": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0012"
                                ]
                            }
                        },
                        "const19_19": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0013"
                                ]
                            }
                        },
                        "const3_3": {
                            "genref": "coreir.const",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "value": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'h0003"
                                ]
                            }
                        },
                        "count__hw_output_x___scan_dim_0": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    61
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__hw_output_x___scan_dim_0_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "count__hw_output_y___scan_dim_1": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    61
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__kernel_s0_x": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    2
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "count__kernel_s0_x_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "count__kernel_s0_y": {
                            "genref": "commonlib.counter",
                            "genargs": {
                                "inc": [
                                    "Int",
                                    1
                                ],
                                "max": [
                                    "Int",
                                    2
                                ],
                                "min": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_243_245_246": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_249_251_252": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_255_257_258": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_261_263_264": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_267_269_270": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_273_275_276": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_279_281_282": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_285_287_288": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_291_293_294": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "mul_kernel_s0_y3_240": {
                            "genref": "coreir.mul",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_conv_stencil0_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "selslice_conv_stencil1_mux1_0": {
                            "genref": "coreir.slice",
                            "genargs": {
                                "hi": [
                                    "Int",
                                    1
                                ],
                                "lo": [
                                    "Int",
                                    0
                                ],
                                "width": [
                                    "Int",
                                    16
                                ]
                            }
                        },
                        "ub_hw_input_stencil_update_stream_in_reshape": {
                            "genref": "commonlib.reshape",
                            "genargs": {
                                "input_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            1,
                                            [
                                                "Array",
                                                16,
                                                "BitIn"
                                            ]
                                        ]
                                    ]
                                ],
                                "output_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        1,
                                        [
                                            "Array",
                                            16,
                                            "Bit"
                                        ]
                                    ]
                                ]
                            }
                        },
                        "ub_hw_input_stencil_update_stream_out_reshape": {
                            "genref": "commonlib.reshape",
                            "genargs": {
                                "input_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        9,
                                        [
                                            "Array",
                                            16,
                                            "BitIn"
                                        ]
                                    ]
                                ],
                                "output_type": [
                                    "CoreIRType",
                                    [
                                        "Array",
                                        3,
                                        [
                                            "Array",
                                            3,
                                            [
                                                "Array",
                                                16,
                                                "Bit"
                                            ]
                                        ]
                                    ]
                                ]
                            }
                        },
                        "ub_hw_input_stencil_update_stream_wen": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    true
                                ]
                            }
                        },
                        "linebuffer_bank_0_0": {
                            "genref": "commonlib.unified_buffer",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ],
                                "depth": [
                                    "Int",
                                    64
                                ],
                                "logical_size": [
                                    "Json",
                                    {
                                        "capacity": [
                                            64
                                        ]
                                    }
                                ],
                                "rate_matched": [
                                    "Bool",
                                    true
                                ],
                                "dimensionality": [
                                    "Int",
                                    1
                                ],
                                "iter_cnt": [
                                    "Int",
                                    64
                                ],
                                "stencil_width": [
                                    "Int",
                                    0
                                ],
                                "stride_0": [
                                    "Int",
                                    1
                                ],
                                "input_stride_0": [
                                    "Int",
                                    1
                                ],
                                "range_0": [
                                    "Int",
                                    64
                                ],
                                "input_range_0": [
                                    "Int",
                                    64
                                ],
                                "chain_en": [
                                    "Bool",
                                    false
                                ],
                                "chain_idx": [
                                    "Int",
                                    0
                                ],
                                "output_starting_addrs": [
                                    "Json",
                                    {
                                        "output_start": [
                                            0
                                        ]
                                    }
                                ]
                            }
                        },
                        "linebuffer_bank_0_0_0": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_0_1": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_1_0": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_1_1": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_1": {
                            "genref": "commonlib.unified_buffer",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ],
                                "depth": [
                                    "Int",
                                    64
                                ],
                                "logical_size": [
                                    "Json",
                                    {
                                        "capacity": [
                                            64
                                        ]
                                    }
                                ],
                                "rate_matched": [
                                    "Bool",
                                    true
                                ],
                                "dimensionality": [
                                    "Int",
                                    1
                                ],
                                "iter_cnt": [
                                    "Int",
                                    64
                                ],
                                "stencil_width": [
                                    "Int",
                                    3
                                ],
                                "stride_0": [
                                    "Int",
                                    1
                                ],
                                "input_stride_0": [
                                    "Int",
                                    1
                                ],
                                "range_0": [
                                    "Int",
                                    64
                                ],
                                "input_range_0": [
                                    "Int",
                                    64
                                ],
                                "chain_en": [
                                    "Bool",
                                    false
                                ],
                                "chain_idx": [
                                    "Int",
                                    0
                                ],
                                "output_starting_addrs": [
                                    "Json",
                                    {
                                        "output_start": [
                                            0
                                        ]
                                    }
                                ]
                            }
                        },
                        "linebuffer_bank_0_2_0": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_2_1": {
                            "genref": "coreir.reg",
                            "genargs": {
                                "width": [
                                    "Int",
                                    16
                                ]
                            },
                            "modargs": {
                                "clk_posedge": [
                                    "Bool",
                                    true
                                ],
                                "init": [
                                    [
                                        "BitVector",
                                        16
                                    ],
                                    "16'hxxxx"
                                ]
                            }
                        },
                        "linebuffer_bank_0_0_flush": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    false
                                ]
                            }
                        },
                        "linebuffer_bank_0_1_flush": {
                            "modref": "corebit.const",
                            "modargs": {
                                "value": [
                                    "Bool",
                                    false
                                ]
                            }
                        }
                    },
                    "connections": [
                        [
                            "add_290_294_295.out",
                            "_conv_stencil0_mux1_0.in.data.0"
                        ],
                        [
                            "selslice_conv_stencil0_mux1_0.out",
                            "_conv_stencil0_mux1_0.in.sel"
                        ],
                        [
                            "_conv_stencil1_mux1_0.in.data.0",
                            "_conv_stencil0_mux1_0.out"
                        ],
                        [
                            "selslice_conv_stencil1_mux1_0.out",
                            "_conv_stencil1_mux1_0.in.sel"
                        ],
                        [
                            "self.out.0.0",
                            "_conv_stencil1_mux1_0.out"
                        ],
                        [
                            "const0_0.out",
                            "add_242_246_247.in0"
                        ],
                        [
                            "mul_243_245_246.out",
                            "add_242_246_247.in1"
                        ],
                        [
                            "add_248_252_253.in0",
                            "add_242_246_247.out"
                        ],
                        [
                            "mul_249_251_252.out",
                            "add_248_252_253.in1"
                        ],
                        [
                            "add_254_258_259.in0",
                            "add_248_252_253.out"
                        ],
                        [
                            "mul_255_257_258.out",
                            "add_254_258_259.in1"
                        ],
                        [
                            "add_260_264_265.in0",
                            "add_254_258_259.out"
                        ],
                        [
                            "mul_261_263_264.out",
                            "add_260_264_265.in1"
                        ],
                        [
                            "add_266_270_271.in0",
                            "add_260_264_265.out"
                        ],
                        [
                            "mul_267_269_270.out",
                            "add_266_270_271.in1"
                        ],
                        [
                            "add_272_276_277.in0",
                            "add_266_270_271.out"
                        ],
                        [
                            "mul_273_275_276.out",
                            "add_272_276_277.in1"
                        ],
                        [
                            "add_278_282_283.in0",
                            "add_272_276_277.out"
                        ],
                        [
                            "mul_279_281_282.out",
                            "add_278_282_283.in1"
                        ],
                        [
                            "add_284_288_289.in0",
                            "add_278_282_283.out"
                        ],
                        [
                            "mul_285_287_288.out",
                            "add_284_288_289.in1"
                        ],
                        [
                            "add_290_294_295.in0",
                            "add_284_288_289.out"
                        ],
                        [
                            "mul_291_293_294.out",
                            "add_290_294_295.in1"
                        ],
                        [
                            "count__kernel_s0_x.out",
                            "add_kernel_s0_x_240_241.in0"
                        ],
                        [
                            "mul_kernel_s0_y3_240.out",
                            "add_kernel_s0_x_240_241.in1"
                        ],
                        [
                            "mul_267_269_270.in0",
                            "const0_0$1.out"
                        ],
                        [
                            "mul_243_245_246.in0",
                            "const11_11.out"
                        ],
                        [
                            "mul_261_263_264.in0",
                            "const12_12.out"
                        ],
                        [
                            "mul_279_281_282.in0",
                            "const13_13.out"
                        ],
                        [
                            "mul_249_251_252.in0",
                            "const14_14.out"
                        ],
                        [
                            "mul_285_287_288.in0",
                            "const16_16.out"
                        ],
                        [
                            "mul_255_257_258.in0",
                            "const17_17.out"
                        ],
                        [
                            "mul_273_275_276.in0",
                            "const18_18.out"
                        ],
                        [
                            "mul_291_293_294.in0",
                            "const19_19.out"
                        ],
                        [
                            "mul_kernel_s0_y3_240.in1",
                            "const3_3.out"
                        ],
                        [
                            "count__hw_output_x___scan_dim_0_wen.out",
                            "count__hw_output_x___scan_dim_0.en"
                        ],
                        [
                            "selslice_conv_stencil1_mux1_0.in",
                            "count__hw_output_x___scan_dim_0.out"
                        ],
                        [
                            "count__hw_output_y___scan_dim_1.en",
                            "count__hw_output_x___scan_dim_0.overflow"
                        ],
                        [
                            "self.reset",
                            "count__hw_output_x___scan_dim_0.reset"
                        ],
                        [
                            "selslice_conv_stencil0_mux1_0.in",
                            "count__hw_output_y___scan_dim_1.out"
                        ],
                        [
                            "self.reset",
                            "count__hw_output_y___scan_dim_1.reset"
                        ],
                        [
                            "count__kernel_s0_x_wen.out",
                            "count__kernel_s0_x.en"
                        ],
                        [
                            "count__kernel_s0_y.en",
                            "count__kernel_s0_x.overflow"
                        ],
                        [
                            "self.reset",
                            "count__kernel_s0_x.reset"
                        ],
                        [
                            "mul_kernel_s0_y3_240.in0",
                            "count__kernel_s0_y.out"
                        ],
                        [
                            "self.reset",
                            "count__kernel_s0_y.reset"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.0.0",
                            "mul_243_245_246.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.0.1",
                            "mul_249_251_252.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.0.2",
                            "mul_255_257_258.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.1.0",
                            "mul_261_263_264.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.1.1",
                            "mul_267_269_270.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.1.2",
                            "mul_273_275_276.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.2.0",
                            "mul_279_281_282.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.2.1",
                            "mul_285_287_288.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.out.2.2",
                            "mul_291_293_294.in1"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_in_reshape.in",
                            "self.in.arg_0"
                        ],
                        [
                            "self.reset",
                            "linebuffer_bank_0_0.reset"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.5",
                            "linebuffer_bank_0_0.dataout"
                        ],
                        [
                            "linebuffer_bank_0_1.wen",
                            "linebuffer_bank_0_0.valid"
                        ],
                        [
                            "linebuffer_bank_0_1.ren",
                            "linebuffer_bank_0_0.valid"
                        ],
                        [
                            "linebuffer_bank_0_1.datain",
                            "linebuffer_bank_0_0.dataout"
                        ],
                        [
                            "self.reset",
                            "linebuffer_bank_0_1.reset"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.2",
                            "linebuffer_bank_0_1.dataout"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.8",
                            "ub_hw_input_stencil_update_stream_in_reshape.out.0"
                        ],
                        [
                            "linebuffer_bank_0_0.wen",
                            "ub_hw_input_stencil_update_stream_wen.out"
                        ],
                        [
                            "linebuffer_bank_0_0.ren",
                            "ub_hw_input_stencil_update_stream_wen.out"
                        ],
                        [
                            "linebuffer_bank_0_0.datain",
                            "ub_hw_input_stencil_update_stream_in_reshape.out.0"
                        ],
                        [
                            "linebuffer_bank_0_0_0.clk",
                            "self.clk"
                        ],
                        [
                            "linebuffer_bank_0_0_0.in",
                            "ub_hw_input_stencil_update_stream_in_reshape.out.0"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.7",
                            "linebuffer_bank_0_0_0.out"
                        ],
                        [
                            "linebuffer_bank_0_0_1.clk",
                            "self.clk"
                        ],
                        [
                            "linebuffer_bank_0_0_1.in",
                            "linebuffer_bank_0_0_0.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.6",
                            "linebuffer_bank_0_0_1.out"
                        ],
                        [
                            "linebuffer_bank_0_1_0.clk",
                            "self.clk"
                        ],
                        [
                            "linebuffer_bank_0_1_0.in",
                            "linebuffer_bank_0_0.dataout"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.4",
                            "linebuffer_bank_0_1_0.out"
                        ],
                        [
                            "linebuffer_bank_0_1_1.clk",
                            "self.clk"
                        ],
                        [
                            "linebuffer_bank_0_1_1.in",
                            "linebuffer_bank_0_1_0.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.3",
                            "linebuffer_bank_0_1_1.out"
                        ],
                        [
                            "linebuffer_bank_0_2_0.clk",
                            "self.clk"
                        ],
                        [
                            "linebuffer_bank_0_2_0.in",
                            "linebuffer_bank_0_1.dataout"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.1",
                            "linebuffer_bank_0_2_0.out"
                        ],
                        [
                            "linebuffer_bank_0_2_1.clk",
                            "self.clk"
                        ],
                        [
                            "linebuffer_bank_0_2_1.in",
                            "linebuffer_bank_0_2_0.out"
                        ],
                        [
                            "ub_hw_input_stencil_update_stream_out_reshape.in.0",
                            "linebuffer_bank_0_2_1.out"
                        ],
                        [
                            "self.valid",
                            "linebuffer_bank_0_1.valid"
                        ],
                        [
                            "linebuffer_bank_0_0_flush.out",
                            "linebuffer_bank_0_0.flush"
                        ],
                        [
                            "linebuffer_bank_0_1_flush.out",
                            "linebuffer_bank_0_1.flush"
                        ]
                    ]
                }
            }
        }
    }
}