TimeQuest Timing Analyzer report for CII_Starter_USB_API
Thu Aug 08 19:50:56 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 16. Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'CLOCK_50'
 34. Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 37. Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_50'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CII_Starter_USB_API                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C20F484C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; CII_Starter_USB_API.sdc ; OK     ; Thu Aug 08 19:50:54 2013 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                                                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0] } ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2] } ;
; CLOCK_50                                                                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; 91.11 MHz  ; 91.11 MHz       ; CLOCK_50                                                                                                  ;      ;
; 180.67 MHz ; 180.67 MHz      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 9.024  ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 11.835 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -2.141 ; -23.757       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.445  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 8.889 ; 0.000         ;
; CLOCK_50                                                                                                  ; 8.889 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                   ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.024  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 11.014     ;
; 9.197  ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.841     ;
; 9.223  ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.814     ;
; 9.246  ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.792     ;
; 9.275  ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.762     ;
; 9.302  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.736     ;
; 9.311  ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.727     ;
; 9.361  ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.676     ;
; 9.371  ; Laser_Controller:inst10|TicksToRun[13] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.668     ;
; 9.393  ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.645     ;
; 9.399  ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.637     ;
; 9.447  ; Laser_Controller:inst10|TicksToRun[6]  ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.592     ;
; 9.456  ; Laser_Controller:inst10|TicksToRun[10] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.581     ;
; 9.475  ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.563     ;
; 9.476  ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.562     ;
; 9.491  ; Laser_Controller:inst10|TicksToRun[11] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.546     ;
; 9.501  ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.536     ;
; 9.504  ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.535     ;
; 9.524  ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.514     ;
; 9.553  ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.484     ;
; 9.575  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.462     ;
; 9.589  ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.449     ;
; 9.590  ; Laser_Controller:inst10|TicksToRun[12] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.449     ;
; 9.596  ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.442     ;
; 9.639  ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.398     ;
; 9.649  ; Laser_Controller:inst10|TicksToRun[13] ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.390     ;
; 9.671  ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.367     ;
; 9.677  ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.359     ;
; 9.684  ; Laser_Controller:inst10|Ticks[12]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.352     ;
; 9.699  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.338     ;
; 9.725  ; Laser_Controller:inst10|TicksToRun[6]  ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.314     ;
; 9.734  ; Laser_Controller:inst10|TicksToRun[10] ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.303     ;
; 9.748  ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.289     ;
; 9.754  ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.284     ;
; 9.769  ; Laser_Controller:inst10|TicksToRun[11] ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.268     ;
; 9.774  ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.262     ;
; 9.782  ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.257     ;
; 9.789  ; Laser_Controller:inst10|TicksToRun[17] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.249     ;
; 9.797  ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.240     ;
; 9.814  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.223     ;
; 9.823  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.214     ;
; 9.826  ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.210     ;
; 9.859  ; Laser_Controller:inst10|TicksToRun[14] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.180     ;
; 9.862  ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.175     ;
; 9.864  ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.174     ;
; 9.868  ; Laser_Controller:inst10|TicksToRun[12] ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.171     ;
; 9.872  ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.165     ;
; 9.874  ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.164     ;
; 9.898  ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.138     ;
; 9.901  ; Laser_Controller:inst10|TicksToRun[15] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.138     ;
; 9.912  ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.124     ;
; 9.921  ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.116     ;
; 9.922  ; Laser_Controller:inst10|TicksToRun[13] ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.116     ;
; 9.938  ; Laser_Controller:inst10|Ticks[14]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.098     ;
; 9.944  ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.093     ;
; 9.950  ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 10.085     ;
; 9.950  ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.086     ;
; 9.962  ; Laser_Controller:inst10|Ticks[12]      ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.074     ;
; 9.983  ; Laser_Controller:inst10|TicksToRun[22] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.056     ;
; 9.986  ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.051     ;
; 9.987  ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.050     ;
; 9.989  ; Laser_Controller:inst10|TicksToRun[16] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.050     ;
; 9.996  ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.041     ;
; 9.998  ; Laser_Controller:inst10|TicksToRun[6]  ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.040     ;
; 10.001 ; Laser_Controller:inst10|Ticks[15]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.035     ;
; 10.007 ; Laser_Controller:inst10|TicksToRun[10] ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.029     ;
; 10.013 ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.023     ;
; 10.022 ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.014     ;
; 10.027 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.010     ;
; 10.030 ; Laser_Controller:inst10|TicksToRun[20] ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.009     ;
; 10.036 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.000     ;
; 10.036 ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.001     ;
; 10.037 ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.000     ;
; 10.037 ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|LaserState[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.001     ;
; 10.037 ; Laser_Controller:inst10|Ticks[6]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.001     ;
; 10.042 ; Laser_Controller:inst10|TicksToRun[11] ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.994      ;
; 10.045 ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.992      ;
; 10.046 ; Laser_Controller:inst10|TicksToRun[13] ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.992      ;
; 10.054 ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.983      ;
; 10.055 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.983      ;
; 10.063 ; Laser_Controller:inst10|TicksToRun[7]  ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.974      ;
; 10.065 ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.971      ;
; 10.067 ; Laser_Controller:inst10|Ticks[16]      ; Laser_Controller:inst10|LaserState[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.969      ;
; 10.067 ; Laser_Controller:inst10|TicksToRun[17] ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.971      ;
; 10.068 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.969      ;
; 10.074 ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 9.961      ;
; 10.074 ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.962      ;
; 10.086 ; Laser_Controller:inst10|Ticks[7]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.952      ;
; 10.101 ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.936      ;
; 10.109 ; Laser_Controller:inst10|Ticks[5]       ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.930      ;
; 10.110 ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.927      ;
; 10.115 ; Laser_Controller:inst10|TicksToRun[8]  ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.922      ;
; 10.122 ; Laser_Controller:inst10|TicksToRun[6]  ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.916      ;
; 10.131 ; Laser_Controller:inst10|TicksToRun[10] ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.905      ;
; 10.137 ; Laser_Controller:inst10|TicksToRun[14] ; Laser_Controller:inst10|LaserState[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.902      ;
; 10.141 ; Laser_Controller:inst10|TicksToRun[12] ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.897      ;
; 10.147 ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|TicksToRun[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.890      ;
; 10.151 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.886      ;
; 10.151 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.885      ;
; 10.151 ; Laser_Controller:inst10|Ticks[8]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.887      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 11.835 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 5.453      ;
; 11.836 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 5.452      ;
; 12.070 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 5.218      ;
; 12.070 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 5.218      ;
; 12.079 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 5.208      ;
; 12.080 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 5.207      ;
; 12.314 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.973      ;
; 12.314 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.973      ;
; 12.399 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.888      ;
; 12.400 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.887      ;
; 12.498 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 4.790      ;
; 12.634 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.653      ;
; 12.634 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.653      ;
; 12.742 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.545      ;
; 13.062 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.225      ;
; 13.414 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 3.874      ;
; 13.415 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 3.873      ;
; 13.513 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.771      ;
; 13.514 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.770      ;
; 13.649 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 3.639      ;
; 13.649 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 3.639      ;
; 13.748 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.536      ;
; 13.748 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.536      ;
; 13.760 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.522      ;
; 13.766 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.516      ;
; 13.766 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.516      ;
; 13.769 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.513      ;
; 13.770 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.512      ;
; 13.772 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.510      ;
; 13.774 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.508      ;
; 13.834 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 3.453      ;
; 13.902 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 3.385      ;
; 13.983 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.292      ;
; 13.983 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.292      ;
; 13.984 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.291      ;
; 13.986 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.289      ;
; 13.986 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.289      ;
; 13.986 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.289      ;
; 13.986 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.289      ;
; 14.050 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.232      ;
; 14.069 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.213      ;
; 14.077 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 3.211      ;
; 14.086 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.198      ;
; 14.087 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.197      ;
; 14.088 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.196      ;
; 14.090 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.194      ;
; 14.176 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.108      ;
; 14.289 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.986      ;
; 14.337 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.950      ;
; 14.337 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.950      ;
; 14.339 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.948      ;
; 14.339 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.948      ;
; 14.340 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.947      ;
; 14.340 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.947      ;
; 14.393 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 2.883      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.465 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.573      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.536      ;
; 14.636 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.651      ;
; 14.636 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 2.651      ;
; 14.640 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.643      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
; 14.687 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.351      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.141 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.899      ;
; -2.135 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.905      ;
; -2.134 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.906      ;
; -1.992 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.048      ;
; -1.320 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.710      ;
; -1.311 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.719      ;
; -1.309 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.721      ;
; -1.306 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.724      ;
; -1.292 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.738      ;
; -1.269 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.761      ;
; -1.183 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.847      ;
; -1.180 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.850      ;
; -1.173 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.857      ;
; -1.170 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 1.860      ;
; -1.005 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 2.025      ;
; -0.993 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.744      ; 2.037      ;
; -0.844 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.750      ; 2.192      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[23]                                   ; Laser_Controller:inst10|TicksToRun[23]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                   ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[22]                                   ; Laser_Controller:inst10|TicksToRun[22]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP                ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[21]                                   ; Laser_Controller:inst10|TicksToRun[21]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[20]                                   ; Laser_Controller:inst10|TicksToRun[20]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[19]                                   ; Laser_Controller:inst10|TicksToRun[19]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79            ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000001          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000001         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.900      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.618 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.904      ;
; 0.620 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.910      ;
; 0.629 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.641 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.927      ;
; 0.650 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.936      ;
; 0.655 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.941      ;
; 0.659 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.945      ;
; 0.667 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.953      ;
; 0.673 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.959      ;
; 0.675 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.961      ;
; 0.681 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.967      ;
; 0.761 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.764 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.767 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.770 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.057      ;
; 0.773 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.776 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.851 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.137      ;
; 0.852 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.137      ;
; 0.853 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.139      ;
; 0.856 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.142      ;
; 0.859 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.145      ;
; 0.859 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.145      ;
; 0.860 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.146      ;
; 0.904 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.189      ;
; 0.945 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.231      ;
; 0.946 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.232      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.960 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.246      ;
; 0.962 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.248      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.966 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.252      ;
; 0.966 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.252      ;
; 0.967 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.253      ;
; 0.967 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.254      ;
; 0.970 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.257      ;
; 0.975 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.985 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.275      ;
; 1.003 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.289      ;
; 1.004 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.290      ;
; 1.005 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.291      ;
; 1.007 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.293      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 6.965 ; 6.965 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 6.984 ; 6.984 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 6.919 ; 6.919 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 7.126 ; 7.126 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 7.140 ; 7.140 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 6.649 ; 6.649 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 6.486 ; 6.486 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 6.644 ; 6.644 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 6.574 ; 6.574 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 7.275 ; 7.275 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 6.605 ; 6.605 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 8.721 ; 8.721 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 8.721 ; 8.721 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 5.228 ; 5.228 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 5.509 ; 5.509 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 4.398 ; 4.398 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 6.618 ; 6.618 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 5.585 ; 5.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 6.234 ; 6.234 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 5.806 ; 5.806 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 5.507 ; 5.507 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 5.530 ; 5.530 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 5.269 ; 5.269 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 5.418 ; 5.418 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 4.887 ; 4.887 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 6.463 ; 6.463 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 5.792 ; 5.792 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 6.618 ; 6.618 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 5.581 ; 5.581 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 6.012 ; 6.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 5.768 ; 5.768 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 5.070 ; 5.070 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -6.238 ; -6.238 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -6.717 ; -6.717 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -6.848 ; -6.848 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -6.736 ; -6.736 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -6.671 ; -6.671 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -6.878 ; -6.878 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -6.892 ; -6.892 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -7.092 ; -7.092 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -6.807 ; -6.807 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -6.401 ; -6.401 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -6.238 ; -6.238 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -6.396 ; -6.396 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -6.326 ; -6.326 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -6.489 ; -6.489 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -6.585 ; -6.585 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -7.027 ; -7.027 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -6.357 ; -6.357 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -7.404 ; -7.404 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -7.404 ; -7.404 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -5.730 ; -5.730 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -5.730 ; -5.730 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -4.782 ; -4.782 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -4.505 ; -4.505 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -4.673 ; -4.673 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -5.063 ; -5.063 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -4.150 ; -4.150 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -4.639 ; -4.639 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -5.337 ; -5.337 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -5.986 ; -5.986 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -5.558 ; -5.558 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -5.259 ; -5.259 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -5.282 ; -5.282 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -5.021 ; -5.021 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -5.170 ; -5.170 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -4.639 ; -4.639 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -6.215 ; -6.215 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -5.544 ; -5.544 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -6.370 ; -6.370 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -5.333 ; -5.333 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -5.788 ; -5.788 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -5.764 ; -5.764 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -5.520 ; -5.520 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -4.822 ; -4.822 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -4.195 ; -4.195 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.540  ; 6.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.065  ; 6.065  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.540  ; 6.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.176  ; 6.176  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.284  ; 6.284  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.237  ; 6.237  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.040  ; 6.040  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.611  ; 5.611  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.186  ; 5.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.664  ; 4.664  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.648  ; 5.648  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 6.608  ; 6.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.406  ; 6.406  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.637  ; 5.637  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.046  ; 7.046  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.046  ; 7.046  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.975  ; 5.975  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.533  ; 5.533  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.912  ; 6.912  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.923  ; 6.923  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.540  ; 5.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.532  ; 5.532  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.667  ; 6.667  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.678  ; 5.678  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.355  ; 6.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.342  ; 5.342  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.807  ; 5.807  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.498  ; 5.498  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.128  ; 8.128  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 12.147 ; 12.147 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.554 ; 11.554 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.721 ; 10.721 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.266 ; 11.266 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.590 ; 11.590 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 10.948 ; 10.948 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 12.147 ; 12.147 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 11.514 ; 11.514 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.619 ; 11.619 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.249 ; 11.249 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.691 ; 10.691 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.925 ; 10.925 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 11.335 ; 11.335 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.095  ; 9.095  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.062  ; 9.062  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.845  ; 8.845  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.324  ; 9.324  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.402  ; 9.402  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.555  ; 9.555  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.345  ; 9.345  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.062  ; 9.062  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.611  ; 9.611  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 10.813 ; 10.813 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.479  ; 9.479  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.791  ; 9.791  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.766  ; 9.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.789 ; 10.789 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.505 ; 10.505 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.027 ; 10.027 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.813 ; 10.813 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 7.676  ; 7.676  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.860  ; 9.860  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 11.528 ; 11.528 ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 11.311 ; 11.311 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 10.686 ; 10.686 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 11.009 ; 11.009 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 10.760 ; 10.760 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 10.817 ; 10.817 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 11.553 ; 11.553 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 10.864 ; 10.864 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 10.825 ; 10.825 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 9.974  ; 9.974  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 9.578  ; 9.578  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 9.974  ; 9.974  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 9.182  ; 9.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.289  ; 8.289  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 8.311  ; 8.311  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 8.290  ; 8.290  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 8.977  ; 8.977  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 8.812  ; 8.812  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 8.354  ; 8.354  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.024  ; 9.024  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.182  ; 9.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.276  ; 8.276  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 10.590 ; 10.590 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 10.592 ; 10.592 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 11.482 ; 11.482 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 11.300 ; 11.300 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 11.698 ; 11.698 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 11.418 ; 11.418 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 12.050 ; 12.050 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 11.080 ; 11.080 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 10.028 ; 10.028 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 12.374 ; 12.374 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.107 ; 10.107 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.454 ; 10.454 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.758 ; 10.758 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.591 ; 10.591 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.417 ; 10.417 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.814  ; 9.814  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.954  ; 9.954  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.947  ; 9.947  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.521  ; 9.521  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.502  ; 9.502  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.944  ; 9.944  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.841  ; 9.841  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.231 ; 10.231 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.366 ; 10.366 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.739 ; 10.739 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 10.530 ; 10.530 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 10.025 ; 10.025 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 10.230 ; 10.230 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 10.192 ; 10.192 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.976  ; 9.976  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 10.115 ; 10.115 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.039  ; 9.039  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.623  ; 9.623  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.610  ; 9.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.462 ; 10.462 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 10.308 ; 10.308 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 10.359 ; 10.359 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.540 ; 10.540 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 10.607 ; 10.607 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 10.842 ; 10.842 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 11.180 ; 11.180 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.664  ; 4.664  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.065  ; 6.065  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.540  ; 6.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.176  ; 6.176  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.284  ; 6.284  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.237  ; 6.237  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.040  ; 6.040  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.611  ; 5.611  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.186  ; 5.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.664  ; 4.664  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.648  ; 5.648  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 6.608  ; 6.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.406  ; 6.406  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.637  ; 5.637  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.342  ; 5.342  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.046  ; 7.046  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.975  ; 5.975  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.533  ; 5.533  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.912  ; 6.912  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.923  ; 6.923  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.540  ; 5.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.532  ; 5.532  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.667  ; 6.667  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.678  ; 5.678  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.355  ; 6.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.342  ; 5.342  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.807  ; 5.807  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.498  ; 5.498  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.128  ; 8.128  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 8.446  ; 8.446  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.256  ; 9.256  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 8.881  ; 8.881  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.945  ; 9.945  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 8.798  ; 8.798  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.598  ; 9.598  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 9.313  ; 9.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.631  ; 9.631  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.365  ; 9.365  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.446  ; 8.446  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 8.538  ; 8.538  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.786  ; 8.786  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.741  ; 8.741  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.494  ; 8.494  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.789  ; 8.789  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.031  ; 9.031  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.041  ; 9.041  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.194  ; 9.194  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.989  ; 8.989  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 8.514  ; 8.514  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.258  ; 9.258  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 8.533  ; 8.533  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.827  ; 8.827  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.533  ; 8.533  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 8.740  ; 8.740  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.818  ; 8.818  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 9.767  ; 9.767  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 9.345  ; 9.345  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 8.974  ; 8.974  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 9.573  ; 9.573  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 7.676  ; 7.676  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 8.539  ; 8.539  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 9.835  ; 9.835  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 8.727  ; 8.727  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 9.457  ; 9.457  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 9.506  ; 9.506  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 9.218  ; 9.218  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 8.966  ; 8.966  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 8.947  ; 8.947  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 8.961  ; 8.961  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 9.578  ; 9.578  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 9.578  ; 9.578  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 9.974  ; 9.974  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.289  ; 8.289  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 8.311  ; 8.311  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 8.290  ; 8.290  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 8.977  ; 8.977  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 8.812  ; 8.812  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 8.354  ; 8.354  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.024  ; 9.024  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.182  ; 9.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.276  ; 8.276  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 8.897  ; 8.897  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 9.172  ; 9.172  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 9.628  ; 9.628  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 10.307 ; 10.307 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 10.195 ; 10.195 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 9.876  ; 9.876  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 10.199 ; 10.199 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 9.489  ; 9.489  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 8.111  ; 8.111  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 10.510 ; 10.510 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.837  ; 8.837  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.857  ; 9.857  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.203 ; 10.203 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.107 ; 10.107 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.193 ; 10.193 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.939  ; 9.939  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.328  ; 9.328  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.188  ; 9.188  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.262  ; 9.262  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.837  ; 8.837  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.034  ; 9.034  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.015  ; 9.015  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.328  ; 9.328  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.460  ; 9.460  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.617  ; 9.617  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.254 ; 10.254 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.445 ; 10.445 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.445 ; 10.445 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.234  ; 8.234  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.754  ; 9.754  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.847  ; 9.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.414  ; 9.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.414  ; 9.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.234  ; 8.234  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.701  ; 8.701  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.788  ; 8.788  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.083  ; 9.083  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.351  ; 9.351  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.337  ; 9.337  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.015  ; 9.015  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.056  ; 9.056  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.140  ; 9.140  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.089  ; 9.089  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.355  ; 9.355  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.387  ; 9.387  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 9.994  ; 9.994  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 9.540  ; 9.540  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+------------------+-------------+--------+--------+--------+--------+
; Input Port       ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------------+-------------+--------+--------+--------+--------+
; LaserLockIn397_1 ; LEDG[3]     ; 10.708 ;        ;        ; 10.708 ;
; LaserLockIn397_2 ; LEDG[4]     ; 10.389 ;        ;        ; 10.389 ;
; LaserLockIn729   ; LEDG[6]     ;        ; 11.213 ; 11.213 ;        ;
; LaserLockInRedSC ; LEDG[5]     ; 9.942  ;        ;        ; 9.942  ;
; MainsTrigIn      ; LEDG[7]     ; 10.413 ;        ;        ; 10.413 ;
; PMT_In_A         ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B         ; HEX1[0]     ; 10.283 ;        ;        ; 10.283 ;
+------------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+------------------+-------------+--------+--------+--------+--------+
; Input Port       ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------------+-------------+--------+--------+--------+--------+
; LaserLockIn397_1 ; LEDG[3]     ; 10.708 ;        ;        ; 10.708 ;
; LaserLockIn397_2 ; LEDG[4]     ; 10.389 ;        ;        ; 10.389 ;
; LaserLockIn729   ; LEDG[6]     ;        ; 11.213 ; 11.213 ;        ;
; LaserLockInRedSC ; LEDG[5]     ; 9.942  ;        ;        ; 9.942  ;
; MainsTrigIn      ; LEDG[7]     ; 10.413 ;        ;        ; 10.413 ;
; PMT_In_A         ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B         ; HEX1[0]     ; 10.283 ;        ;        ; 10.283 ;
+------------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.138  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.744  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.744  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.760  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.760  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.775  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.745  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.785  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.755  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.755  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.749  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.749  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.138  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.138  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.138  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.138  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 7.644  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 7.644  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 7.953  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 7.963  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 7.963  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.542  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.548  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.817  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.807  ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 10.297 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.473 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.483 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 11.028 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 11.038 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.894 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.894 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.858 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.297 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.314 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.314 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.998 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.319 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.339 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.008 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.453 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.003 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.138 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.744 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.744 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.760 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.760 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.775 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.745 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.755 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.755 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.749 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.749 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.138 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.138 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.138 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.138 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 7.644 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 7.644 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 7.953 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 7.963 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 7.963 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.542 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.548 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.817 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.807 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.657 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.833 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.843 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.388 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.398 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.254 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.254 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.218 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.657 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.674 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.674 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.358 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.679 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.699 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.368 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.813 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.363 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.744     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.744     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.760     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.760     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.775     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.745     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.755     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.755     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.749     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.749     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 7.644     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 7.644     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 7.953     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 7.963     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 7.963     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.542     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.548     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.817     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.807     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 10.297    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.473    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.483    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 11.028    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 11.038    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.894    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.894    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.858    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.297    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.314    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.314    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.998    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.319    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.339    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.008    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.453    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.003    ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.744     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.744     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.760     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.760     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.775     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.745     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.755     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.755     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.749     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.749     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.138     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 7.644     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 7.644     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 7.953     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 7.963     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 7.963     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.542     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.548     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.817     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.807     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.657     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.833     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.843     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.388     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.398     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.254     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.254     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.218     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.657     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.674     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.674     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.358     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.679     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.699     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.368     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.813     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.363     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 15.787 ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 15.821 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -1.821 ; -26.673       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 9.000 ; 0.000         ;
; CLOCK_50                                                                                                  ; 9.000 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.787 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.245      ;
; 15.876 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.156      ;
; 15.879 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.153      ;
; 15.893 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.139      ;
; 15.901 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.131      ;
; 15.901 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.131      ;
; 15.925 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.107      ;
; 15.936 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.096      ;
; 15.963 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.069      ;
; 15.970 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.061      ;
; 15.971 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.063      ;
; 15.972 ; Laser_Controller:inst10|TicksToRun[6]              ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.062      ;
; 15.979 ; Laser_Controller:inst10|TicksToRun[13]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.055      ;
; 15.982 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.050      ;
; 15.983 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.049      ;
; 15.985 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.047      ;
; 15.986 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.044      ;
; 16.001 ; Laser_Controller:inst10|TicksToRun[11]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.031      ;
; 16.002 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.030      ;
; 16.007 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.025      ;
; 16.007 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.025      ;
; 16.021 ; Laser_Controller:inst10|TicksToRun[12]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.013      ;
; 16.022 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.008      ;
; 16.031 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.001      ;
; 16.042 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.990      ;
; 16.046 ; Laser_Controller:inst10|Ticks[11]                  ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.986      ;
; 16.069 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.963      ;
; 16.075 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.955      ;
; 16.075 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.955      ;
; 16.076 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.955      ;
; 16.077 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.957      ;
; 16.078 ; Laser_Controller:inst10|TicksToRun[6]              ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.956      ;
; 16.078 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.952      ;
; 16.079 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.951      ;
; 16.085 ; Laser_Controller:inst10|TicksToRun[13]             ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.949      ;
; 16.089 ; Laser_Controller:inst10|Ticks[12]                  ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.942      ;
; 16.089 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.943      ;
; 16.100 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.932      ;
; 16.100 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.930      ;
; 16.100 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.930      ;
; 16.106 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.926      ;
; 16.107 ; Laser_Controller:inst10|TicksToRun[11]             ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.925      ;
; 16.108 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.924      ;
; 16.111 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.919      ;
; 16.114 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.916      ;
; 16.124 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.906      ;
; 16.127 ; Laser_Controller:inst10|TicksToRun[12]             ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.907      ;
; 16.135 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.895      ;
; 16.136 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.894      ;
; 16.136 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.894      ;
; 16.152 ; Laser_Controller:inst10|Ticks[11]                  ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.880      ;
; 16.160 ; Laser_Controller:inst10|TicksToRun[14]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.874      ;
; 16.160 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.870      ;
; 16.162 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.868      ;
; 16.164 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.866      ;
; 16.166 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.864      ;
; 16.167 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.863      ;
; 16.168 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.862      ;
; 16.169 ; Laser_Controller:inst10|TicksToRun[17]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.863      ;
; 16.169 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.860      ;
; 16.170 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.865      ;
; 16.170 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.865      ;
; 16.170 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.865      ;
; 16.170 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.171 ; Laser_Controller:inst10|TicksToRun[6]              ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.861      ;
; 16.171 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.859      ;
; 16.171 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.859      ;
; 16.176 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[18]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.854      ;
; 16.178 ; Laser_Controller:inst10|TicksToRun[13]             ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.854      ;
; 16.182 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.848      ;
; 16.183 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[22]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.847      ;
; 16.189 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.841      ;
; 16.189 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.841      ;
; 16.189 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.843      ;
; 16.192 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.840      ;
; 16.193 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.837      ;
; 16.193 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.837      ;
; 16.194 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.838      ;
; 16.195 ; Laser_Controller:inst10|Ticks[12]                  ; Laser_Controller:inst10|LaserState[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.836      ;
; 16.195 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.837      ;
; 16.198 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.832      ;
; 16.198 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.834      ;
; 16.199 ; Laser_Controller:inst10|TicksToRun[15]             ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.835      ;
; 16.200 ; Laser_Controller:inst10|TicksToRun[11]             ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.830      ;
; 16.201 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.829      ;
; 16.205 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.824      ;
; 16.206 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.826      ;
; 16.207 ; Laser_Controller:inst10|TicksToRun[6]              ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.825      ;
; 16.213 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.817      ;
; 16.214 ; Laser_Controller:inst10|TicksToRun[13]             ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.818      ;
; 16.214 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.818      ;
; 16.214 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.818      ;
; 16.217 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.813      ;
; 16.218 ; Laser_Controller:inst10|Ticks[14]                  ; Laser_Controller:inst10|LaserState[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.813      ;
; 16.218 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.812      ;
; 16.220 ; Laser_Controller:inst10|TicksToRun[12]             ; Laser_Controller:inst10|TicksToRun[21]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.812      ;
; 16.220 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.812      ;
; 16.220 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.812      ;
; 16.224 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.806      ;
; 16.228 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.802      ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.821 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 2.158      ;
; 15.823 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 2.156      ;
; 15.823 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 2.156      ;
; 15.849 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 2.130      ;
; 15.982 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.994      ;
; 15.984 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.992      ;
; 15.984 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.992      ;
; 16.010 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.966      ;
; 16.072 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.904      ;
; 16.074 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.902      ;
; 16.074 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.902      ;
; 16.083 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 1.896      ;
; 16.100 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.876      ;
; 16.244 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.732      ;
; 16.334 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.642      ;
; 16.500 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 1.479      ;
; 16.502 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 1.477      ;
; 16.502 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 1.477      ;
; 16.528 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 1.451      ;
; 16.532 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.439      ;
; 16.532 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.439      ;
; 16.533 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.438      ;
; 16.536 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.435      ;
; 16.536 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.435      ;
; 16.538 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.433      ;
; 16.540 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.431      ;
; 16.543 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.431      ;
; 16.545 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.429      ;
; 16.545 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.429      ;
; 16.571 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.403      ;
; 16.581 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.384      ;
; 16.582 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.383      ;
; 16.582 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.383      ;
; 16.584 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.381      ;
; 16.584 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.381      ;
; 16.584 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.381      ;
; 16.585 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.380      ;
; 16.622 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.354      ;
; 16.641 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.335      ;
; 16.668 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.303      ;
; 16.672 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.300      ;
; 16.672 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.300      ;
; 16.673 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.299      ;
; 16.674 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.298      ;
; 16.674 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.296      ;
; 16.720 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.245      ;
; 16.739 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.237      ;
; 16.741 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.235      ;
; 16.742 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.234      ;
; 16.743 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.233      ;
; 16.743 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.233      ;
; 16.743 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.233      ;
; 16.762 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.053     ; 1.217      ;
; 16.764 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 1.202      ;
; 16.805 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.169      ;
; 16.866 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.110      ;
; 16.885 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.091      ;
; 16.888 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.088      ;
; 16.894 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 1.071      ;
; 16.895 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 1.071      ;
; 16.907 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.064      ;
; 16.919 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.057      ;
; 16.919 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.053      ;
; 16.924 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.048      ;
; 16.926 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.046      ;
; 16.927 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.045      ;
; 16.933 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.043      ;
; 16.938 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.039      ;
; 16.938 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.039      ;
; 16.938 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.038      ;
; 16.940 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.037      ;
; 16.940 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.037      ;
; 16.965 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.012      ;
; 16.966 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.011      ;
; 16.967 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.010      ;
; 16.971 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.006      ;
; 16.985 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 0.981      ;
; 16.991 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 0.975      ;
; 16.994 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.982      ;
; 16.994 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.982      ;
; 16.995 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.981      ;
; 16.998 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.978      ;
; 16.998 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.978      ;
; 16.999 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.977      ;
; 17.001 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.975      ;
; 17.006 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 0.965      ;
; 17.014 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_ADDR[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.954      ;
; 17.016 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.949      ;
; 17.016 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.949      ;
; 17.016 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.949      ;
; 17.019 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.946      ;
; 17.023 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.942      ;
; 17.023 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.942      ;
; 17.024 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 0.941      ;
; 17.046 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.930      ;
; 17.047 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.929      ;
; 17.048 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.928      ;
; 17.052 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 0.919      ;
; 17.055 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.921      ;
; 17.056 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 0.915      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.821 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.389      ;
; -1.817 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.393      ;
; -1.816 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.394      ;
; -1.733 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.477      ;
; -1.510 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.694      ;
; -1.506 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.698      ;
; -1.505 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.699      ;
; -1.502 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.702      ;
; -1.493 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.711      ;
; -1.479 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.725      ;
; -1.426 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.778      ;
; -1.425 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.779      ;
; -1.421 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.783      ;
; -1.420 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.784      ;
; -1.385 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.819      ;
; -1.378 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.052      ; 0.826      ;
; -1.303 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.903      ;
; -0.733 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.053      ; 1.472      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[23]                                   ; Laser_Controller:inst10|TicksToRun[23]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                   ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[22]                                   ; Laser_Controller:inst10|TicksToRun[22]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP                ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[21]                                   ; Laser_Controller:inst10|TicksToRun[21]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[20]                                   ; Laser_Controller:inst10|TicksToRun[20]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[19]                                   ; Laser_Controller:inst10|TicksToRun[19]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79            ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000001          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000001         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.253 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.260 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.412      ;
; 0.262 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.415      ;
; 0.269 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.422      ;
; 0.274 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.426      ;
; 0.291 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.443      ;
; 0.294 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.448      ;
; 0.315 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.467      ;
; 0.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.473      ;
; 0.323 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.484      ;
; 0.349 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.501      ;
; 0.351 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.503      ;
; 0.355 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.520      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[12]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[12]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 4.234 ; 4.234 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 3.988 ; 3.988 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 3.970 ; 3.970 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 4.234 ; 4.234 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 4.034 ; 4.034 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 3.850 ; 3.850 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 3.838 ; 3.838 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 3.902 ; 3.902 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 3.965 ; 3.965 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 4.161 ; 4.161 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 3.822 ; 3.822 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 4.772 ; 4.772 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 4.772 ; 4.772 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 2.934 ; 2.934 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 2.934 ; 2.934 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 2.332 ; 2.332 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 2.241 ; 2.241 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 2.260 ; 2.260 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 2.505 ; 2.505 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 2.039 ; 2.039 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 2.453 ; 2.453 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 2.668 ; 2.668 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 2.500 ; 2.500 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 2.407 ; 2.407 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 2.366 ; 2.366 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 2.271 ; 2.271 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 2.341 ; 2.341 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 2.132 ; 2.132 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 2.814 ; 2.814 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 2.583 ; 2.583 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 2.472 ; 2.472 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 2.641 ; 2.641 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 2.624 ; 2.624 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 2.532 ; 2.532 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 2.263 ; 2.263 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 2.022 ; 2.022 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -3.634 ; -3.634 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -3.848 ; -3.848 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -3.922 ; -3.922 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -3.868 ; -3.868 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -3.850 ; -3.850 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -3.952 ; -3.952 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -3.953 ; -3.953 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -4.114 ; -4.114 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -3.914 ; -3.914 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.730 ; -3.730 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -3.634 ; -3.634 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -3.718 ; -3.718 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.675 ; -3.675 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -3.782 ; -3.782 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -3.845 ; -3.845 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -4.041 ; -4.041 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -3.702 ; -3.702 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -4.243 ; -4.243 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -4.243 ; -4.243 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -2.567 ; -2.567 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -2.567 ; -2.567 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -2.179 ; -2.179 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -2.088 ; -2.088 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -2.140 ; -2.140 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -2.352 ; -2.352 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -1.919 ; -1.919 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -2.333 ; -2.333 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -2.548 ; -2.548 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -2.380 ; -2.380 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -2.287 ; -2.287 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -2.246 ; -2.246 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -2.151 ; -2.151 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -2.221 ; -2.221 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -2.694 ; -2.694 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -2.463 ; -2.463 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -2.711 ; -2.711 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -2.352 ; -2.352 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -2.521 ; -2.521 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -2.504 ; -2.504 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -2.412 ; -2.412 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -2.143 ; -2.143 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -1.902 ; -1.902 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.608  ; 2.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.490  ; 2.490  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.608  ; 2.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.503  ; 2.503  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.485  ; 2.485  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.443  ; 2.443  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.211  ; 2.211  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.091  ; 2.091  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.902  ; 1.902  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.304  ; 2.304  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.735  ; 2.735  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.675  ; 2.675  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.258  ; 2.258  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.258  ; 2.258  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.777  ; 2.777  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.694  ; 2.694  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.787  ; 2.787  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.553  ; 2.553  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.247  ; 2.247  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.212  ; 2.212  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.683  ; 2.683  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.326  ; 2.326  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.543  ; 2.543  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.196  ; 2.196  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.164  ; 2.164  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 5.735  ; 5.735  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.568  ; 5.568  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.230  ; 5.230  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.444  ; 5.444  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.560  ; 5.560  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.314  ; 5.314  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.735  ; 5.735  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.528  ; 5.528  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.549  ; 5.549  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.433  ; 5.433  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.202  ; 5.202  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.296  ; 5.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.434  ; 5.434  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.625  ; 4.625  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.710  ; 4.710  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.728  ; 4.728  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.809  ; 4.809  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 5.339  ; 5.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.661  ; 4.661  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.773  ; 4.773  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.896  ; 4.896  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.880  ; 4.880  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.339  ; 5.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.155  ; 5.155  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.017  ; 5.017  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.277  ; 5.277  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.112  ; 4.112  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.926  ; 4.926  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 5.061  ; 5.061  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 5.447  ; 5.447  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 5.280  ; 5.280  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 5.225  ; 5.225  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 5.220  ; 5.220  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 5.652  ; 5.652  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 5.249  ; 5.249  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 5.228  ; 5.228  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 5.019  ; 5.019  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 5.019  ; 5.019  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.256  ; 4.256  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.270  ; 4.270  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.301  ; 4.301  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.539  ; 4.539  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.340  ; 4.340  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.285  ; 4.285  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 5.247  ; 5.247  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 5.260  ; 5.260  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 5.596  ; 5.596  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 5.480  ; 5.480  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.648  ; 5.648  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.543  ; 5.543  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 5.802  ; 5.802  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 5.552  ; 5.552  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 5.038  ; 5.038  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 5.923  ; 5.923  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.378  ; 5.378  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.067  ; 5.067  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.174  ; 5.174  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.298  ; 5.298  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.242  ; 5.242  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.185  ; 5.185  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.918  ; 4.918  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.995  ; 4.995  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.989  ; 4.989  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.060  ; 5.060  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.803  ; 4.803  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.978  ; 4.978  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.091  ; 5.091  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.288  ; 5.288  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.378  ; 5.378  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.343  ; 5.343  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.289  ; 5.289  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.189  ; 5.189  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.072  ; 5.072  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.008  ; 5.008  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.040  ; 5.040  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.634  ; 4.634  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.852  ; 4.852  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.848  ; 4.848  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.180  ; 5.180  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.110  ; 5.110  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.150  ; 5.150  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.229  ; 5.229  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.289  ; 5.289  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 5.339  ; 5.339  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 5.402  ; 5.402  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.835  ; 4.835  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.902  ; 1.902  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.490  ; 2.490  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.608  ; 2.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.503  ; 2.503  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.485  ; 2.485  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.443  ; 2.443  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.211  ; 2.211  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.091  ; 2.091  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.902  ; 1.902  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.304  ; 2.304  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.735  ; 2.735  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.675  ; 2.675  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.258  ; 2.258  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.196  ; 2.196  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.258  ; 2.258  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.777  ; 2.777  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.694  ; 2.694  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.787  ; 2.787  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.553  ; 2.553  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.247  ; 2.247  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.212  ; 2.212  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.683  ; 2.683  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.326  ; 2.326  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.543  ; 2.543  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.196  ; 2.196  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.164  ; 2.164  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.358  ; 4.358  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.380  ; 4.380  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.941  ; 4.941  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 4.801  ; 4.801  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.723  ; 4.723  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.358  ; 4.358  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.480  ; 4.480  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.484  ; 4.484  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.495  ; 4.495  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.594  ; 4.594  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.660  ; 4.660  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.695  ; 4.695  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.554  ; 4.554  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.396  ; 4.396  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.683  ; 4.683  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.512  ; 4.512  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.920  ; 4.920  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.729  ; 4.729  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.632  ; 4.632  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.112  ; 4.112  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.461  ; 4.461  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 4.859  ; 4.859  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 4.460  ; 4.460  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 4.705  ; 4.705  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 4.691  ; 4.691  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 4.613  ; 4.613  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.481  ; 4.481  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 4.494  ; 4.494  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 4.479  ; 4.479  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 5.019  ; 5.019  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.256  ; 4.256  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.270  ; 4.270  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.301  ; 4.301  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.539  ; 4.539  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.340  ; 4.340  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.285  ; 4.285  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 4.550  ; 4.550  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 4.659  ; 4.659  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 4.854  ; 4.854  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.059  ; 5.059  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 4.931  ; 4.931  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 5.063  ; 5.063  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 4.890  ; 4.890  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 4.283  ; 4.283  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 5.174  ; 5.174  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.970  ; 4.970  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.076  ; 5.076  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.754  ; 4.754  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.637  ; 4.637  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.598  ; 4.598  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.804  ; 4.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.904  ; 4.904  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.110  ; 5.110  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.213  ; 5.213  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.156  ; 5.156  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.322  ; 4.322  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.898  ; 4.898  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.947  ; 4.947  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.767  ; 4.767  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.758  ; 4.758  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.322  ; 4.322  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.525  ; 4.525  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.639  ; 4.639  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.728  ; 4.728  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.602  ; 4.602  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.651  ; 4.651  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.723  ; 4.723  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.744  ; 4.744  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 5.009  ; 5.009  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.810  ; 4.810  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.835  ; 4.835  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; LaserLockIn397_1 ; LEDG[3]     ; 5.526 ;       ;       ; 5.526 ;
; LaserLockIn397_2 ; LEDG[4]     ; 5.415 ;       ;       ; 5.415 ;
; LaserLockIn729   ; LEDG[6]     ;       ; 5.776 ; 5.776 ;       ;
; LaserLockInRedSC ; LEDG[5]     ; 5.217 ;       ;       ; 5.217 ;
; MainsTrigIn      ; LEDG[7]     ; 5.468 ;       ;       ; 5.468 ;
; PMT_In_A         ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B         ; HEX1[0]     ; 5.393 ;       ;       ; 5.393 ;
+------------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; LaserLockIn397_1 ; LEDG[3]     ; 5.526 ;       ;       ; 5.526 ;
; LaserLockIn397_2 ; LEDG[4]     ; 5.415 ;       ;       ; 5.415 ;
; LaserLockIn729   ; LEDG[6]     ;       ; 5.776 ; 5.776 ;       ;
; LaserLockInRedSC ; LEDG[5]     ; 5.217 ;       ;       ; 5.217 ;
; MainsTrigIn      ; LEDG[7]     ; 5.468 ;       ;       ; 5.468 ;
; PMT_In_A         ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B         ; HEX1[0]     ; 5.393 ;       ;       ; 5.393 ;
+------------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                               ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.288 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.288 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.301 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.301 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.314 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.284 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.324 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.299 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.299 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.294 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.294 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.091 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.091 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.212 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.220 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.220 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.440 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.445 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.543 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.533 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.074 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.150 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.160 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.352 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.362 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.295 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.295 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.261 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.074 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.451 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.451 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.322 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.452 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.472 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.130 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.322 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.288 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.288 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.301 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.301 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.314 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.284 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.324 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.299 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.299 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.294 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.294 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.058 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.091 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.091 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.212 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.220 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.220 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.440 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.445 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.543 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.533 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.482 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.558 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.568 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.760 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.770 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.703 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.703 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.669 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.482 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.859 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.859 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.730 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.860 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.880 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.740 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.538 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.730 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.288     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.288     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.301     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.301     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.314     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.284     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.324     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.299     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.299     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.294     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.294     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.091     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.091     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.212     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.220     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.220     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.440     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.445     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.543     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.533     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.074     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.150     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.160     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.352     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.362     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.295     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.295     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.261     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.074     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.451     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.451     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.322     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.452     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.472     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.130     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.322     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.288     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.288     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.301     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.301     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.314     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.284     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.324     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.299     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.299     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.294     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.294     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.058     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.091     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.091     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.212     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.220     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.220     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.440     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.445     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.543     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.533     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.482     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.558     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.568     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.760     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.770     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.703     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.703     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.669     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.482     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.859     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.859     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.730     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.860     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.880     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.740     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.538     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.730     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                                                      ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                           ; 9.024  ; -2.141  ; N/A      ; N/A     ; 8.889               ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 11.835 ; 0.215   ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                                                                                  ; 9.024  ; -2.141  ; N/A      ; N/A     ; 8.889               ;
; Design-wide TNS                                                                                            ; 0.0    ; -26.673 ; 0.0      ; 0.0     ; 0.0                 ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                                  ; 0.000  ; -26.673 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 6.965 ; 6.965 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 6.984 ; 6.984 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 6.919 ; 6.919 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 7.126 ; 7.126 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 7.140 ; 7.140 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 6.649 ; 6.649 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 6.486 ; 6.486 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 6.644 ; 6.644 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 6.574 ; 6.574 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 7.275 ; 7.275 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 6.605 ; 6.605 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 8.721 ; 8.721 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 8.721 ; 8.721 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 5.228 ; 5.228 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 5.509 ; 5.509 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 4.398 ; 4.398 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 6.618 ; 6.618 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 5.585 ; 5.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 6.234 ; 6.234 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 5.806 ; 5.806 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 5.507 ; 5.507 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 5.530 ; 5.530 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 5.269 ; 5.269 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 5.418 ; 5.418 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 4.887 ; 4.887 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 6.463 ; 6.463 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 5.792 ; 5.792 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 6.618 ; 6.618 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 5.581 ; 5.581 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 6.012 ; 6.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 5.768 ; 5.768 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 5.070 ; 5.070 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -3.634 ; -3.634 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -3.848 ; -3.848 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -3.922 ; -3.922 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -3.868 ; -3.868 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -3.850 ; -3.850 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -3.952 ; -3.952 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -3.953 ; -3.953 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -4.114 ; -4.114 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -3.914 ; -3.914 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.730 ; -3.730 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -3.634 ; -3.634 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -3.718 ; -3.718 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.675 ; -3.675 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -3.782 ; -3.782 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -3.845 ; -3.845 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -4.041 ; -4.041 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -3.702 ; -3.702 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -4.243 ; -4.243 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -4.243 ; -4.243 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -2.567 ; -2.567 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -2.567 ; -2.567 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -2.179 ; -2.179 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -2.088 ; -2.088 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -2.140 ; -2.140 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -2.352 ; -2.352 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -1.919 ; -1.919 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -2.333 ; -2.333 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -2.548 ; -2.548 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -2.380 ; -2.380 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -2.287 ; -2.287 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -2.246 ; -2.246 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -2.151 ; -2.151 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -2.221 ; -2.221 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -2.694 ; -2.694 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -2.463 ; -2.463 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -2.711 ; -2.711 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -2.352 ; -2.352 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -2.521 ; -2.521 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -2.504 ; -2.504 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -2.412 ; -2.412 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -2.143 ; -2.143 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -1.902 ; -1.902 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.540  ; 6.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.065  ; 6.065  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.540  ; 6.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.176  ; 6.176  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.284  ; 6.284  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.237  ; 6.237  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.040  ; 6.040  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.611  ; 5.611  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.186  ; 5.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.664  ; 4.664  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.648  ; 5.648  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 6.608  ; 6.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.406  ; 6.406  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.637  ; 5.637  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.046  ; 7.046  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.046  ; 7.046  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.975  ; 5.975  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.533  ; 5.533  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.912  ; 6.912  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.923  ; 6.923  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.540  ; 5.540  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.532  ; 5.532  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.667  ; 6.667  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.678  ; 5.678  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.355  ; 6.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.342  ; 5.342  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.807  ; 5.807  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.498  ; 5.498  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.128  ; 8.128  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 12.147 ; 12.147 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.554 ; 11.554 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.721 ; 10.721 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.266 ; 11.266 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.590 ; 11.590 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 10.948 ; 10.948 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 12.147 ; 12.147 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 11.514 ; 11.514 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.619 ; 11.619 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.249 ; 11.249 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.691 ; 10.691 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.925 ; 10.925 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 11.335 ; 11.335 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.095  ; 9.095  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.062  ; 9.062  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.845  ; 8.845  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.324  ; 9.324  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.402  ; 9.402  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.555  ; 9.555  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.345  ; 9.345  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.062  ; 9.062  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.611  ; 9.611  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 10.813 ; 10.813 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.479  ; 9.479  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.791  ; 9.791  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.766  ; 9.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.789 ; 10.789 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.505 ; 10.505 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.027 ; 10.027 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.813 ; 10.813 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 7.676  ; 7.676  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.860  ; 9.860  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 11.528 ; 11.528 ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 11.311 ; 11.311 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 10.686 ; 10.686 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 11.009 ; 11.009 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 10.760 ; 10.760 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 10.817 ; 10.817 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 11.553 ; 11.553 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 10.864 ; 10.864 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 10.825 ; 10.825 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 9.974  ; 9.974  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 9.578  ; 9.578  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 9.974  ; 9.974  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 9.182  ; 9.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.289  ; 8.289  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 8.311  ; 8.311  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 8.290  ; 8.290  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 8.977  ; 8.977  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 8.812  ; 8.812  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 8.354  ; 8.354  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.024  ; 9.024  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.182  ; 9.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.276  ; 8.276  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 10.590 ; 10.590 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 10.592 ; 10.592 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 11.482 ; 11.482 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 11.300 ; 11.300 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 11.698 ; 11.698 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 11.418 ; 11.418 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 12.050 ; 12.050 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 11.080 ; 11.080 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 10.028 ; 10.028 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 12.374 ; 12.374 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.107 ; 10.107 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.454 ; 10.454 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.758 ; 10.758 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.591 ; 10.591 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.417 ; 10.417 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.814  ; 9.814  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.954  ; 9.954  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.947  ; 9.947  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.521  ; 9.521  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.502  ; 9.502  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.944  ; 9.944  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.841  ; 9.841  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.231 ; 10.231 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.366 ; 10.366 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.739 ; 10.739 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 10.530 ; 10.530 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 10.025 ; 10.025 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 10.230 ; 10.230 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 10.192 ; 10.192 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.976  ; 9.976  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 10.115 ; 10.115 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.039  ; 9.039  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.623  ; 9.623  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.610  ; 9.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.462 ; 10.462 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 10.308 ; 10.308 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 10.359 ; 10.359 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.540 ; 10.540 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 10.607 ; 10.607 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 10.842 ; 10.842 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 11.180 ; 11.180 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.902  ; 1.902  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.490  ; 2.490  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.608  ; 2.608  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.503  ; 2.503  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.485  ; 2.485  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.443  ; 2.443  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.211  ; 2.211  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.091  ; 2.091  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.902  ; 1.902  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.304  ; 2.304  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.735  ; 2.735  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.675  ; 2.675  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.258  ; 2.258  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.196  ; 2.196  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.258  ; 2.258  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.777  ; 2.777  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.694  ; 2.694  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.787  ; 2.787  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.553  ; 2.553  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.247  ; 2.247  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.212  ; 2.212  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.248  ; 2.248  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.683  ; 2.683  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.326  ; 2.326  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.543  ; 2.543  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.196  ; 2.196  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.164  ; 2.164  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.215  ; 2.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.358  ; 4.358  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.380  ; 4.380  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.941  ; 4.941  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 4.801  ; 4.801  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.723  ; 4.723  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.358  ; 4.358  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.480  ; 4.480  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.484  ; 4.484  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.495  ; 4.495  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.594  ; 4.594  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.660  ; 4.660  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.695  ; 4.695  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.554  ; 4.554  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.396  ; 4.396  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.683  ; 4.683  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.512  ; 4.512  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.920  ; 4.920  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.729  ; 4.729  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.632  ; 4.632  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.112  ; 4.112  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.461  ; 4.461  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 4.859  ; 4.859  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 4.460  ; 4.460  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 4.705  ; 4.705  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 4.691  ; 4.691  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 4.613  ; 4.613  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.481  ; 4.481  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 4.494  ; 4.494  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 4.479  ; 4.479  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 5.019  ; 5.019  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.256  ; 4.256  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.270  ; 4.270  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.301  ; 4.301  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.539  ; 4.539  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.340  ; 4.340  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.285  ; 4.285  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 4.550  ; 4.550  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 4.659  ; 4.659  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 4.854  ; 4.854  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.059  ; 5.059  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 4.931  ; 4.931  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 5.063  ; 5.063  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 4.890  ; 4.890  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 4.283  ; 4.283  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 5.174  ; 5.174  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.970  ; 4.970  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.076  ; 5.076  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.754  ; 4.754  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.637  ; 4.637  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.598  ; 4.598  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.804  ; 4.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.904  ; 4.904  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.110  ; 5.110  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.213  ; 5.213  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.156  ; 5.156  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.322  ; 4.322  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.898  ; 4.898  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.947  ; 4.947  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.767  ; 4.767  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.758  ; 4.758  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.322  ; 4.322  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.525  ; 4.525  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.639  ; 4.639  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.728  ; 4.728  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.602  ; 4.602  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.651  ; 4.651  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.723  ; 4.723  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.744  ; 4.744  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 5.009  ; 5.009  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.810  ; 4.810  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.835  ; 4.835  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+------------------+-------------+--------+--------+--------+--------+
; Input Port       ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------------+-------------+--------+--------+--------+--------+
; LaserLockIn397_1 ; LEDG[3]     ; 10.708 ;        ;        ; 10.708 ;
; LaserLockIn397_2 ; LEDG[4]     ; 10.389 ;        ;        ; 10.389 ;
; LaserLockIn729   ; LEDG[6]     ;        ; 11.213 ; 11.213 ;        ;
; LaserLockInRedSC ; LEDG[5]     ; 9.942  ;        ;        ; 9.942  ;
; MainsTrigIn      ; LEDG[7]     ; 10.413 ;        ;        ; 10.413 ;
; PMT_In_A         ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B         ; HEX1[0]     ; 10.283 ;        ;        ; 10.283 ;
+------------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; LaserLockIn397_1 ; LEDG[3]     ; 5.526 ;       ;       ; 5.526 ;
; LaserLockIn397_2 ; LEDG[4]     ; 5.415 ;       ;       ; 5.415 ;
; LaserLockIn729   ; LEDG[6]     ;       ; 5.776 ; 5.776 ;       ;
; LaserLockInRedSC ; LEDG[5]     ; 5.217 ;       ;       ; 5.217 ;
; MainsTrigIn      ; LEDG[7]     ; 5.468 ;       ;       ; 5.468 ;
; PMT_In_A         ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B         ; HEX1[0]     ; 5.393 ;       ;       ; 5.393 ;
+------------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1376     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 192      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 46364    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1376     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 192      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 46364    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 327   ; 327  ;
; Unconstrained Output Ports      ; 147   ; 147  ;
; Unconstrained Output Port Paths ; 441   ; 441  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Aug 08 19:50:51 2013
Info: Command: quartus_sta CII_Starter_USB_API -c CII_Starter_USB_API
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Reading SDC File: 'CII_Starter_USB_API.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID
    Info: create_clock -period "2.500 ns" \
             -name {TCK} {TCK}
Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 9.024
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.024         0.000 CLOCK_50 
    Info:    11.835         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -2.141
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.141       -23.757 CLOCK_50 
    Info:     0.445         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.889
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.889         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.889         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 15.787
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.787         0.000 CLOCK_50 
    Info:    15.821         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -1.821
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.821       -26.673 CLOCK_50 
    Info:     0.215         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.000         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Thu Aug 08 19:50:56 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


