# do Top.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:19 on Jul 25,2019
# vlog -work work Top.vo 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 18:40:19 on Jul 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:19 on Jul 25,2019
# vlog -work work Top_test.vwf.vt 
# -- Compiling module Top_vlg_vec_tst
# 
# Top level modules:
# 	Top_vlg_vec_tst
# End time: 18:40:20 on Jul 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Top_vlg_vec_tst 
# Start time: 18:40:20 on Jul 25,2019
# Loading work.Top_vlg_vec_tst
# Loading work.Top
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 27500  Instance: Top_vlg_vec_tst.i1.\USB_Clock_PLL_inst|altpll_component|auto_generated|pll1 
# Simulation time: 2562500 ps
# Simulation time: 2562500 ps
# ** Note: $finish    : Top_test.vwf.vt(65)
#    Time: 23 us  Iteration: 0  Instance: /Top_vlg_vec_tst
# End time: 18:40:25 on Jul 25,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
