INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laptop/Desktop/Vivado Lab projects/DSD Projects Vivado/bcd_seven_segment/bcd_seven_segment.srcs/sources_1/new/bcd_seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_decoder
INFO: [VRFC 10-311] analyzing module top_module
