\hypertarget{struct_x_gpu_packet_in_struct}{}\section{X\+Gpu\+Packet\+In\+Struct Struct Reference}
\label{struct_x_gpu_packet_in_struct}\index{X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}}


{\ttfamily \#include $<$global\+\_\+definitions.\+h$>$}



Collaboration diagram for X\+Gpu\+Packet\+In\+Struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=211pt]{struct_x_gpu_packet_in_struct__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \hyperlink{struct_x_gpu_packet_in_struct_a3e77083a74a6582d5c3b92c161acdd90}{timestamp\+\_\+u64}
\item 
uint64\+\_\+t \hyperlink{struct_x_gpu_packet_in_struct_aea83ca75c7038265b61ad0da0c7363b8}{f\+Engines\+Present\+\_\+u64}
\item 
uint64\+\_\+t \hyperlink{struct_x_gpu_packet_in_struct_a24ec55c89338104cadc92d84e8c39076}{frequency\+Base\+\_\+u64}
\item 
uint8\+\_\+t \hyperlink{struct_x_gpu_packet_in_struct_af91c1a16261264fedf825dedb28ec037}{num\+Fengine\+Packets\+Processed}
\item 
\hyperlink{global__definitions_8h_a15a16a561045b7779c1db048066fc364}{Dual\+Poll\+Complex\+\_\+in} $\ast$ \hyperlink{struct_x_gpu_packet_in_struct_af64b52e9201cc30d39113a3b888a707e}{samples\+\_\+s}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
/brief Struct containting the data that will be fed into x\+G\+PU.

Struct containting the data that will be fed into x\+G\+PU. The samples are ordered from \mbox{[}time\mbox{]}\mbox{[}channel\mbox{]}\mbox{[}station\mbox{]}\mbox{[}polarization\mbox{]}\mbox{[}complexity\mbox{]}(ordered from slowest to fastest changing values) when not using D\+P4A instructions.

The ordering is different if D\+P4A is required, the general ordering remains the same but the timestamps are interleaved . D\+P4A instructions have not been implemented 

\subsection{Member Data Documentation}
\index{X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}!f\+Engines\+Present\+\_\+u64@{f\+Engines\+Present\+\_\+u64}}
\index{f\+Engines\+Present\+\_\+u64@{f\+Engines\+Present\+\_\+u64}!X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}}
\subsubsection[{\texorpdfstring{f\+Engines\+Present\+\_\+u64}{fEnginesPresent_u64}}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t X\+Gpu\+Packet\+In\+Struct\+::f\+Engines\+Present\+\_\+u64}\hypertarget{struct_x_gpu_packet_in_struct_aea83ca75c7038265b61ad0da0c7363b8}{}\label{struct_x_gpu_packet_in_struct_aea83ca75c7038265b61ad0da0c7363b8}
The bits in this field from 0 to N\+U\+M\+\_\+\+A\+N\+T\+E\+N\+N\+AS will be set to 1 if the corresponding F-\/\+Engine packet has been recieved or 0 otherwise. \index{X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}!frequency\+Base\+\_\+u64@{frequency\+Base\+\_\+u64}}
\index{frequency\+Base\+\_\+u64@{frequency\+Base\+\_\+u64}!X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}}
\subsubsection[{\texorpdfstring{frequency\+Base\+\_\+u64}{frequencyBase_u64}}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t X\+Gpu\+Packet\+In\+Struct\+::frequency\+Base\+\_\+u64}\hypertarget{struct_x_gpu_packet_in_struct_a24ec55c89338104cadc92d84e8c39076}{}\label{struct_x_gpu_packet_in_struct_a24ec55c89338104cadc92d84e8c39076}
Base Frequency of the samples packet. Frequencies in a packet run from frequency\+Base\+\_\+u64 to frequency\+Base\+\_\+u64+\+N\+U\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+P\+E\+R\+\_\+\+X\+E\+N\+G\+I\+NE \index{X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}!num\+Fengine\+Packets\+Processed@{num\+Fengine\+Packets\+Processed}}
\index{num\+Fengine\+Packets\+Processed@{num\+Fengine\+Packets\+Processed}!X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}}
\subsubsection[{\texorpdfstring{num\+Fengine\+Packets\+Processed}{numFenginePacketsProcessed}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t X\+Gpu\+Packet\+In\+Struct\+::num\+Fengine\+Packets\+Processed}\hypertarget{struct_x_gpu_packet_in_struct_af91c1a16261264fedf825dedb28ec037}{}\label{struct_x_gpu_packet_in_struct_af91c1a16261264fedf825dedb28ec037}
Number of F-\/\+Engine packets received, equal to N\+U\+M\+\_\+\+A\+N\+T\+E\+N\+N\+AS if all packets are received, missing antennas should have their data zeroed \index{X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}!samples\+\_\+s@{samples\+\_\+s}}
\index{samples\+\_\+s@{samples\+\_\+s}!X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}}
\subsubsection[{\texorpdfstring{samples\+\_\+s}{samples_s}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Dual\+Poll\+Complex\+\_\+in}$\ast$ X\+Gpu\+Packet\+In\+Struct\+::samples\+\_\+s}\hypertarget{struct_x_gpu_packet_in_struct_af64b52e9201cc30d39113a3b888a707e}{}\label{struct_x_gpu_packet_in_struct_af64b52e9201cc30d39113a3b888a707e}
Pointer to the F-\/\+Engine samples. The samples\+\_\+s array should contain N\+U\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+P\+E\+R\+\_\+\+X\+E\+N\+G\+I\+N\+E$\ast$\+N\+U\+M\+\_\+\+A\+N\+T\+E\+N\+N\+A\+S$\ast$\+N\+U\+M\+\_\+\+T\+I\+M\+E\+\_\+\+S\+A\+M\+P\+L\+ES samples \index{X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}!timestamp\+\_\+u64@{timestamp\+\_\+u64}}
\index{timestamp\+\_\+u64@{timestamp\+\_\+u64}!X\+Gpu\+Packet\+In\+Struct@{X\+Gpu\+Packet\+In\+Struct}}
\subsubsection[{\texorpdfstring{timestamp\+\_\+u64}{timestamp_u64}}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t X\+Gpu\+Packet\+In\+Struct\+::timestamp\+\_\+u64}\hypertarget{struct_x_gpu_packet_in_struct_a3e77083a74a6582d5c3b92c161acdd90}{}\label{struct_x_gpu_packet_in_struct_a3e77083a74a6582d5c3b92c161acdd90}
Timestamp. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{global__definitions_8h}{global\+\_\+definitions.\+h}\end{DoxyCompactItemize}
