// Seed: 2485019292
module module_0 (
    output tri1 id_0
    , id_23,
    input uwire id_1,
    input wor id_2
    , id_24,
    output tri1 id_3,
    input tri1 id_4,
    output supply0 id_5
    , id_25,
    input wor id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply0 id_12,
    input wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    output uwire id_16,
    input uwire id_17,
    input wire id_18,
    output supply0 id_19,
    input wand id_20,
    input wire id_21
);
  logic id_26;
  ;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input wor id_11,
    output supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    input tri1 id_15
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_14,
      id_3,
      id_5,
      id_3,
      id_11,
      id_4,
      id_14,
      id_3,
      id_12,
      id_8,
      id_6,
      id_10,
      id_9,
      id_1,
      id_12,
      id_6,
      id_8,
      id_12,
      id_8,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
