Fitter report for NeoGeo
Fri Dec 24 23:11:21 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 23:11:20 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; NeoGeo                                          ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 17,409 / 41,910 ( 42 % )                        ;
; Total registers                 ; 22319                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,923,562 / 5,662,720 ( 52 % )                  ;
; Total RAM Blocks                ; 391 / 553 ( 71 % )                              ;
; Total DSP Blocks                ; 39 / 112 ( 35 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                             ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A|Q~CLKENA0                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|WideNor0~CLKENA0                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; Add1~10                                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; Add23~14                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; Equal34~0                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|Add5~38                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_rptr~11                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add17~46                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add20~46                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add160~45                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add161~1                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Add163~14                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan27~5                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan28~2                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan28~3                                                                                                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan28~8                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN2652_BDD2653                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN2654_BDD2655                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~0                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~2                                                                                                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~4                                                                                                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~5                                                                                                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN1541_BDD1542                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN2668_BDD2669                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN2670_BDD2671                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Mux295~2                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Mux295~2_RESYN1321_BDD1322                                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Selector43~0                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Selector43~0_RESYN2656_BDD2657                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hacc~12                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_vacc~12                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_lastv[0]~3                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_lastv[0]~3_RESYN1287_BDD1288                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_lastv[1]~5                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_lastv[1]~5_RESYN1313_BDD1314                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~5                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~5_RESYN2666_BDD2667                                                                                                                                                                            ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~6                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~6_RESYN2614_BDD2615                                                                                                                                                                            ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~6_RESYN2616_BDD2617                                                                                                                                                                            ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~7                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~7_RESYN2618_BDD2619                                                                                                                                                                            ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_off~7_RESYN2620_BDD2621                                                                                                                                                                            ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add1~54                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add2~92                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add3~54                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|Add1~66                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|Add2~97                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|Add3~66                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; cnt[0]~5                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ADPCMB_ACK_COUNTER~6                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add7~74                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add9~1                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add12~10                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add13~10                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add14~9                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add16~97                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add16~98                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add28~22                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Add29~10                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Equal9~0                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Equal9~0_RESYN1431_BDD1432                                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Equal37~0                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Equal37~0_RESYN1439_BDD1440                                                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Equal38~0                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Equal38~0_RESYN1433_BDD1434                                                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan8~3                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan8~4                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~4                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~7                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~8                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~9                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~10                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~10_RESYN1447_BDD1448                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~10_RESYN1449_BDD1450                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~10_RESYN1449_RESYN2672_BDD2673                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~10_RESYN1451_BDD1452                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|LessThan12~10_RESYN1451_RESYN2674_BDD2675                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK~3                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK~3_RESYN1443_BDD1444                                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK~46                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK~46_RESYN1453_BDD1454                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK~46_RESYN1455_BDD1456                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK~46_RESYN1457_BDD1458                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V1ROM_MASK~26                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V1ROM_MASK~54                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V2ROM_MASK~25                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V2ROM_MASK~55                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~4                                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~5                                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~6                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~6_RESYN1435_BDD1436                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~6_RESYN1437_BDD1438                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~8                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|always10~8_RESYN1441_BDD1442                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|Add2~14                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_TIMER[0]~10                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Add0~2                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Add2~2                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Add4~2                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_F~1                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_M~1                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S~2                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus~50                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add1~58                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add4~58                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add5~26                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add8~57                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add9~58                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add11~58                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add13~58                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Add15~53                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|IncDecZ~1                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC~51                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC~56                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|RegDIL[0]~6                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP~21                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_ALU:alu|Add3~26                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_ALU:alu|Add5~22                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~13                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~14                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_MCode:mcode|Mux74~12                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_MCode:mcode|Mux74~13                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_MCode:mcode|Mux97~12                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_MCode:mcode|Mux97~35                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ~67                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ~68                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ~69                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add0~85                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add0~86                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add1~1                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add2~85                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add2~86                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add3~1                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add4~34                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Add5~2                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~0                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~1                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~1_RESYN2642_BDD2643                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~2                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~3                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~4                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~4_RESYN2644_BDD2645                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~5                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~6                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~6_RESYN2646_BDD2647                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~8                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~9                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~10                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~10_RESYN2648_BDD2649                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~11                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~11_RESYN1087_BDD1088                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal1~11_RESYN1089_BDD1090                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~0                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~1                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~1_RESYN2634_BDD2635                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~5                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~6                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~7                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~8                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~9                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~9_RESYN2636_BDD2637                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~9_RESYN2638_BDD2639                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~9_RESYN2640_BDD2641                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~10                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~10_RESYN1077_BDD1078                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal3~10_RESYN1077_RESYN2622_BDD2623                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~8                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~13                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~14                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~16                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~16_RESYN1065_BDD1066                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~16_RESYN1067_BDD1068                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~18                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~19                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~21                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1177_BDD1178                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1179_BDD1180                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1181_BDD1182                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1181_RESYN2630_BDD2631                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1181_RESYN2632_BDD2633                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1343_BDD1344                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~22_RESYN1345_BDD1346                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~24                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~24_RESYN1347_BDD1348                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~26                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|Equal5~26_RESYN2598_BDD2599                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~2                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~4                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~6                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~7                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~7_RESYN1165_BDD1166                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~7_RESYN1167_BDD1168                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~8                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~9                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~9_RESYN1091_BDD1092                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~10                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~10_RESYN1175_BDD1176                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~12                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~13                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~13_RESYN1093_BDD1094                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~41                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[3]~41_RESYN1199_BDD1200                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~15                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~16                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~17                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~18                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~18_RESYN1349_BDD1350                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~18_RESYN1351_BDD1352                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~19                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~20                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~21                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~21_RESYN1095_BDD1096                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~22                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~22_RESYN1183_BDD1184                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~22_RESYN1185_BDD1186                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[4]~22_RESYN1185_RESYN1557_BDD1558                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~23                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~24                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~24_RESYN1187_BDD1188                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~24_RESYN1189_BDD1190                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~25                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~26                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~26_RESYN1099_BDD1100                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~27                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~28                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[5]~28_RESYN2650_BDD2651                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~30                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~31                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~31_RESYN1191_BDD1192                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~31_RESYN1193_BDD1194                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~32                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~33                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~34                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~34_RESYN1195_BDD1196                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~34_RESYN1197_BDD1198                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~35                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~36                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~36_RESYN1103_BDD1104                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~37                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~38                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[6]~38_RESYN1105_BDD1106                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~42                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~43                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~43_RESYN1201_BDD1202                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~43_RESYN1203_BDD1204                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~44                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~45                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~45_RESYN1205_BDD1206                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[7]~45_RESYN1207_BDD1208                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~47                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~49                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~50                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~51                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~51_RESYN1355_BDD1356                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~51_RESYN1357_BDD1358                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[8]~51_RESYN1359_BDD1360                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~53                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~54                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~54_RESYN1209_BDD1210                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~55                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~56                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~57                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~58                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~58_RESYN1109_BDD1110                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~58_RESYN1111_BDD1112                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[9]~58_RESYN1113_BDD1114                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~96                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~97                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~99                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~100                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~101                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~102                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~102_RESYN1211_BDD1212                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~102_RESYN1211_RESYN1559_BDD1560                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~102_RESYN1211_RESYN1561_BDD1562                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~102_RESYN1213_BDD1214                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~103                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~104                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~104_RESYN1415_BDD1416                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~104_RESYN1417_BDD1418                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~104_RESYN1419_BDD1420                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[19]~104_RESYN1421_BDD1422                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~105                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~106                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~107                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~108                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~108_RESYN1215_BDD1216                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~108_RESYN1215_RESYN1563_BDD1564                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~108_RESYN1215_RESYN1565_BDD1566                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~108_RESYN1217_BDD1218                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~109                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~110                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~110_RESYN1423_BDD1424                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~110_RESYN1425_BDD1426                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~110_RESYN1427_BDD1428                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[20]~110_RESYN1429_BDD1430                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[21]~112                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[21]~113                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[21]~113_RESYN1219_BDD1220                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[21]~113_RESYN1221_BDD1222                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~117                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~118                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~119                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~120                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~121                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~122                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~122_RESYN1123_BDD1124                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~122_RESYN1127_BDD1128                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~122_RESYN1127_RESYN2624_BDD2625                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~122_RESYN1127_RESYN2626_BDD2627                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[22]~122_RESYN1127_RESYN2628_BDD2629                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[23]~124                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[23]~125                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[23]~126                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[23]~126_RESYN1227_BDD1228                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[23]~126_RESYN1229_BDD1230                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address[23]~126_RESYN1231_BDD1232                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~3                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~3_RESYN1163_BDD1164                                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~60                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~62                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~62_RESYN1361_BDD1362                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~62_RESYN1363_BDD1364                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~62_RESYN1365_BDD1366                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~65                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~66                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~66_RESYN1367_BDD1368                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~66_RESYN1369_BDD1370                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~66_RESYN1371_BDD1372                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~69                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~70                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~70_RESYN1373_BDD1374                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~70_RESYN1375_BDD1376                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~70_RESYN1377_BDD1378                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~73                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~74                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~74_RESYN1379_BDD1380                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~74_RESYN1381_BDD1382                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~74_RESYN1383_BDD1384                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~77                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~78                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~78_RESYN1385_BDD1386                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~78_RESYN1387_BDD1388                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~78_RESYN1389_BDD1390                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~81                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~82                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~82_RESYN1391_BDD1392                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~82_RESYN1393_BDD1394                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~82_RESYN1395_BDD1396                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~85                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~86                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~86_RESYN1397_BDD1398                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~86_RESYN1399_BDD1400                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~86_RESYN1401_BDD1402                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~89                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~90                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~90_RESYN1403_BDD1404                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~90_RESYN1405_BDD1406                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~90_RESYN1407_BDD1408                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~93                                                                                                                                                                               ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~94                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~94_RESYN1409_BDD1410                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~94_RESYN1411_BDD1412                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|ram_address~94_RESYN1413_BDD1414                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|state~21                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|state~22                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ddram:DDRAM|state~22_RESYN1129_BDD1130                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add5~2                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add7~5                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add7~6                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add11~10                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|RTC[0]~4                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|RTC[16]~6                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|RTC[32]~9                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|Selector215~0                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~1                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[1]~32                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[20]~9                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[20]~10                                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[20]~11                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[20]~11_RESYN1235_BDD1236                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[20]~11_RESYN1237_BDD1238                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[20]~27                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[21]~0                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|ioctl_addr_offset[21]~0_RESYN1233_BDD1234                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|Add0~6                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc~0                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_right|Add0~38                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_right|acc~8                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|Add6~18                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_b1h:cntr5|counter_comb_bita0~COUT                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~1                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|x5~4                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|Add0~82                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|addr1~19                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_e1h:cntr6|counter_comb_bita0~COUT                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_e1h:cntr6|counter_reg_bit0~1                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1|counter_comb_bita0~COUT                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~0                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1|counter_comb_bita0~COUT                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~0                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_b1h:cntr5|counter_comb_bita0~COUT                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~1                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|Add0~66                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|cnt~15                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1|counter_comb_bita0~COUT                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~0                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_final:u_final|Add0~2                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_final:u_final|Add2~25                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_final:u_final|eg_pream[0]~0                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|Add0~21                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|Decoder0~0                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|Mux5~5                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|step_idx[5]~0                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|step~0                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|Add1~6                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|Add2~22                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|atten_internal_IX[2]                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|aux_VIII[0]                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|cntr_shf:cntr1|counter_comb_bita0~COUT                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~0                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_inc:u_inc|Add0~29                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_inc:u_inc|Mux15~3                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pm:u_pm|Add0~10                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pm:u_pm|Selector6~0                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|Add0~46                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count~0                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB|Add0~30                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB|count~0                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chC|Add0~34                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chC|count~0                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_envdiv|Add0~62                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_envdiv|count~0                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|Add3~25                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|Add4~25                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|Add5~29                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|PBUS_OUT[0]~23                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|PBUS_OUT[0]~38                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:R103|Q~5                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|IS_ACTIVE~0                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|IS_ACTIVE~1                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|neo_b1:B1|watchdog:WD|Add0~0                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|neo_b1:B1|watchdog:WD|WDCNT[3]~4                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|neo_pvc:neo_pvc|Add0~62                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|neo_sma:neo_sma|Add0~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~4                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~5                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~6                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7_RESYN1239_BDD1240                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7_RESYN1241_BDD1242                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7_RESYN1243_BDD1244                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~10                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~13                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~14                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~17                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1_RESYN1259_BDD1260                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2_RESYN1257_BDD1258                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~5                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~4                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~5                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~6                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~6_RESYN1251_BDD1252                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~6_RESYN1253_BDD1254                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~6_RESYN1255_BDD1256                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~4                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~4_RESYN1247_BDD1248                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~4_RESYN1249_BDD1250                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~5                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~10                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~11                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~5                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~6                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~7                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~8                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~9                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~5                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~6                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~7                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~9                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~10                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~51                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~14                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75_RESYN1135_BDD1136                         ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~6                     ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~3                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~3_RESYN1245_BDD1246 ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~11                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~15                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~16                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~17                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~19                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[10]~26                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|Selector5~5                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|Selector11~1                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|Selector55~0                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add5~26                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add6~26                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan1~4                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan3~1                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add2~29                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~9                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~10                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal4~0                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal5~0                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan1~1                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~4                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add18~0                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add18~1                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add18~2                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add18~3                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add18~4                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add19~57                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add20~2                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add22~58                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Add24~34                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~1                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~3                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~3_RESYN1141_BDD1142                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~3_RESYN1143_BDD1144                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~6                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal10~11_RESYN2664_BDD2665                                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal12~2_RESYN2660_BDD2661                                                                                                                                                                         ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~7                                                                                                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~8                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~8_RESYN1289_BDD1290                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~8_RESYN1291_BDD1292                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~13                                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~14                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~14_RESYN1293_BDD1294                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|LessThan9~14_RESYN1295_BDD1296                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|always3~1                                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|f1~0                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|f1~0_RESYN1527_BDD1528                                                                                                                                                                              ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~12                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~0                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~1                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~1_RESYN2602_BDD2603                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~1_RESYN2604_BDD2605                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~2                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~3                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~4                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~4_RESYN2658_BDD2659                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~5                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~6                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~6_RESYN1467_BDD1468                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~6_RESYN1469_BDD1470                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~7                                                                                                                                                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~8                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1281_BDD1282                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1281_RESYN1567_BDD1568                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1281_RESYN1569_BDD1570                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN1283_BDD1284                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~5                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~5_RESYN1153_BDD1154                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~6                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~6_RESYN1297_BDD1298                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~6_RESYN1299_BDD1300                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~7                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~7_RESYN1301_BDD1302                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~7_RESYN1303_BDD1304                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~11                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~11_RESYN1155_BDD1156                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~12                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~12_RESYN1305_BDD1306                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~12_RESYN1307_BDD1308                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt[1]~13                                                                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~12                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~15                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~15_RESYN1475_BDD1476                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~15_RESYN1477_BDD1478                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~20                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~20_RESYN1479_BDD1480                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~20_RESYN1481_BDD1482                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~21                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~21_RESYN1483_BDD1484                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~21_RESYN1485_BDD1486                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~22                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~22_RESYN1487_BDD1488                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~22_RESYN1489_BDD1490                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~23                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~23_RESYN1491_BDD1492                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~23_RESYN1493_BDD1494                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~24                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~24_RESYN1495_BDD1496                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~24_RESYN1497_BDD1498                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25_RESYN1499_BDD1500                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25_RESYN1501_BDD1502                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~26                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~26_RESYN1503_BDD1504                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~26_RESYN1505_BDD1506                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~27                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~27_RESYN1507_BDD1508                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~27_RESYN1509_BDD1510                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~28                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~28_RESYN1511_BDD1512                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~28_RESYN1513_BDD1514                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~29                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~29_RESYN1515_BDD1516                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~29_RESYN1517_BDD1518                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~30                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~30_RESYN1519_BDD1520                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~30_RESYN1521_BDD1522                                                                                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~0                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~0_RESYN1145_BDD1146                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~0_RESYN1147_BDD1148                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~1                                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~2                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~2_RESYN1149_BDD1150                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]~2_RESYN1151_BDD1152                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_cnt~5                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_cnt~5_RESYN1523_BDD1524                                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_cnt~5_RESYN1525_BDD1526                                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~21                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~21_RESYN1309_BDD1310                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~21_RESYN1309_RESYN1571_BDD1572                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~22                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~22_RESYN1311_BDD1312                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|Add17~10                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|Add19~41                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|Add20~42                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|Add22~26                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|Add24~30                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|Equal12~2                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_comb_bita0~COUT                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~0                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_osd_start~8                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~2                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|osd_vcnt~15                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|v_cnt~5                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~11                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~5                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~6                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~4                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~9                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~10                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                                            ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~0                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~121                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~129                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~130                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~131                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~138                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~140                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~141                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~142                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~213                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~214                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~286                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~379                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~16                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~151                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~152                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[2]~91                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~14                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~2              ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~4              ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|Equal0~2                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait~0                         ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~54                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~2                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~4                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~10                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~10                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~10                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_rhf:cntr1|counter_comb_bita0~COUT                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~0                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|Add2~18                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter~7                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~1                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~2                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~3                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~4                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~4_RESYN1059_BDD1060                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~4_RESYN1061_BDD1062                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~4_RESYN1063_BDD1064                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~17                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~8                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~3                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~3_RESYN1277_BDD1278                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21_RESYN2662_BDD2663                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                      ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                     ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a0                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a1                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a2                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a3                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a4                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a5                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a6                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a7                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a8                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a9                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a10                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a11                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a12                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a13                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a14                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a15                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a16                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a17                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a18                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a19                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a20                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a21                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a22                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a23                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a24                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a25                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a26                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a27                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a28                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a29                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a30                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a31                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a32                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a33                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a34                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ram_block1a35                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                             ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|lin2[9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8                                                                                                   ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[1]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[2]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[3]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[4]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[5]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[6]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[7]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[8]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[9]                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[10]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[11]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[12]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[13]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[14]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|pcm_out[15]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; RESULTA          ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[0]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[1]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[2]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[3]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[4]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[5]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[6]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[7]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8                                                                                                  ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[30][11]                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum|Mult0~8                                                                                                           ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[30][11]                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[30][11]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[30][11]~SCLR_LUT                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[31][11]                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum|Mult0~8                                                                                                           ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[31][11]                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[31][11]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[31][11]~SCLR_LUT                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[32][11]                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum|Mult0~8                                                                                                           ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[32][11]                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[32][11]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[32][11]~SCLR_LUT                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[33][11]                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum|Mult0~8                                                                                                           ; AX               ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[33][11]                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[33][11]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[33][11]~SCLR_LUT                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a0                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a1                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a2                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a3                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a4                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a5                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a6                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a7                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a8                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|mantissa_XI[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ram_block1a9                                                           ; PORTADATAOUT     ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[3]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[4]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[5]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[6]                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_A[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[6]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[7]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[8]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[9]                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_A[9]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[9]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[10]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_A[10]~_Duplicate_1                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[10]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[11]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_A[11]~_Duplicate_1                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[11]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[11]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[12]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_A[12]~_Duplicate_1                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[12]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[12]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_A[12]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMH~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_BA[0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_BA[0]~_Duplicate_1                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_BA[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_BA[1]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|SDRAM_BA[1]~_Duplicate_1                                                                                                                                                              ; Q                ;                       ;
; emu:emu|sdram:ram1|SDRAM_BA[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[0]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[0]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[0]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[1]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[1]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[1]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[2]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[2]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[2]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[3]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[3]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[3]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[4]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[4]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[4]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[5]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[5]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[5]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[6]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[6]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[6]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[7]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[7]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[7]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[8]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[8]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[8]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[9]~en                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                       ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[9]~en                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[9]~reg0                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                       ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[10]~en                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[10]~en                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[10]~reg0                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[11]~en                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[11]~en                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[11]~reg0                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[12]~en                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[12]~en                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[12]~reg0                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[13]~en                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[13]~en                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[13]~reg0                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[14]~en                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[14]~en                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[14]~reg0                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[15]~en                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                      ; OE               ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[15]~en                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|SDRAM_DQ[15]~reg0                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                      ; I                ;                       ;
; emu:emu|sdram:ram1|chip                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:ram1|chip~_Duplicate_1                                                                                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:ram1|chip                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCS~output                                                                                                                                                                                         ; I                ;                       ;
; emu:emu|sdram:ram1|command[0]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nWE~output                                                                                                                                                                                         ; I                ;                       ;
; emu:emu|sdram:ram1|command[1]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCAS~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|command[2]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nRAS~output                                                                                                                                                                                        ; I                ;                       ;
; emu:emu|sdram:ram1|dout[0]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[1]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[2]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[3]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[4]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[5]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[6]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[7]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[8]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[9]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                        ; O                ;                       ;
; emu:emu|sdram:ram1|dout[10]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:ram1|dout[11]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:ram1|dout[12]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:ram1|dout[13]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:ram1|dout[14]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|sdram:ram1|dout[15]                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                       ; O                ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[0]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a0                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[1]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a1                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[2]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a2                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[3]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a3                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[4]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a4                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[5]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a5                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[6]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a6                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma[7]                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ram_block1a7                                                                                ; PORTBDATAOUT     ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                      ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                        ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                        ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                 ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                        ; I                ;                       ;
; shadowmask:HDMI_shadowmask|lut[0]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a0                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[1]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a1                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[2]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a2                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[3]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a3                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[4]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a4                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[5]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a5                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[6]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a6                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[7]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a7                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[8]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a8                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[9]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a9                                                                                                         ; PORTBDATAOUT     ;                       ;
; shadowmask:HDMI_shadowmask|lut[10]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ram_block1a10                                                                                                        ; PORTBDATAOUT     ;                       ;
; FB_FMT[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_FMT[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; FB_FMT[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_FMT[2]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; FB_STRIDE[2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_STRIDE[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; FREESCALE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FREESCALE~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; HSET[2]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; HSET[4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; LFB_BASE[4]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; LFB_BASE[7]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[7]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; LFB_BASE[9]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[9]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; LFB_BASE[15]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[15]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; LFB_BASE[26]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[26]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; LFB_BASE[31]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[31]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; VSET[9]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; VSET[9]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; acx_att[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; acx_att[4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_len[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|buf_len[5]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[5]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|buf_len[9]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[9]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|buf_len[11]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[11]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_len[14]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[14]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_len[15]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[15]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_wptr[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_wptr[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_wptr[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_wptr[17]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|data2[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|data2[20]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[20]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[21]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[21]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[23]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[23]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[26]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[26]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[30]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[30]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[31]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[31]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[36]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[36]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[37]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[37]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[50]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[50]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[55]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[55]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|spicnt[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|spicnt[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|spicnt[6]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|avl_o_vs                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_o_vs~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|i_adrsi[14]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_de_delay[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_de_delay[1]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_de_delay[3]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_divcpt[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_divcpt[4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_h_frac[11]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_h_frac[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hburst[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hburst[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hcpt[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hmax[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hmax[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hmax[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hmax[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix.b[3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix.b[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hpix.b[6]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix.b[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hpix1.b[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.b[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1DUPLICATE                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|i_lrad[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_lwad[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_pushend                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pushend~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_pushhead3                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pushhead3~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[9]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_shift[19]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[22]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[22]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[24]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[24]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[25]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[25]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[30]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[30]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[32]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[32]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[33]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[33]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[37]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[37]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[42]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[42]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[44]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[44]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[45]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[45]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[46]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[46]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[47]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[47]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[51]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[51]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[56]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[56]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[57]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[57]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[61]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[61]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[62]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[62]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[63]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[63]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[64]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[64]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[69]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[69]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[70]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[70]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[71]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[71]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[72]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[72]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[73]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[73]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[74]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[74]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[75]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[75]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[78]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[78]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[82]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[82]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[83]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[83]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[85]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[85]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[87]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[87]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[88]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[88]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[90]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[90]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[93]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[93]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[98]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[98]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[103]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[103]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[106]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[106]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[107]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[107]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[108]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[108]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[109]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[109]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[111]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[111]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[115]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[115]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[116]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[116]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[117]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[117]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[118]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[118]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_vacc[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_vcpt[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_ven5                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_ven5~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|i_wad[2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_wr                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wr~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_acpt4[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_ad2[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ad2[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_adrs[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_adrs[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_dcpt[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_dcpt[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_dcpt[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|o_dcptv[1][6]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_dcptv[1][9]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][9]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_divcpt[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_divrun                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divrun~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hbcpt[3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hbcpt[4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_ibuf0[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_ibuf0[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_obuf0[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_obuf0[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_obuf0[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_obuf0[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_shift[136]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[136]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[140]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[140]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[142]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[142]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|poly_tdw[14]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|poly_tdw[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[14]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[14]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[9]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[9]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[10]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[10]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; audio_out:audio_out|cl2[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cl2[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|cr2[12]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cr2[12]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|cr2[14]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cr2[14]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[5]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; cfg_custom_p1[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p1[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[2]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p2[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p2[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[3]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p2[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[6]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p2[7]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[7]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p2[8]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[8]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; cfg_custom_p2[17]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[17]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[18]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[18]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[28]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[28]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[31]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[31]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cnt[4]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; coef_addr[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_addr[0]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; coef_data[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; coef_data[8]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[8]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_hdmi|h_cnt[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_hdmi|h_cnt[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_hdmi|h_cnt[10]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[10]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|h_cnt[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; div[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; div[22]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[22]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[27]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[27]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[31]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|ADPCMA_ADDR_LATCH[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMA_ADDR_LATCH[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|ADPCMA_ADDR_LATCH[4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMA_ADDR_LATCH[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|ADPCMA_ADDR_LATCH[12]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMA_ADDR_LATCH[12]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMA_ADDR_LATCH[18]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMA_ADDR_LATCH[18]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMA_ADDR_LATCH[19]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMA_ADDR_LATCH[19]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMA_ADDR_LATCH[21]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMA_ADDR_LATCH[21]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMB_ACK_COUNTER[7]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMB_ACK_COUNTER[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMB_ACK_COUNTER[9]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMB_ACK_COUNTER[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMB_ACK_COUNTER[10]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMB_ACK_COUNTER[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|ADPCMB_ADDR_LATCH[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMB_ADDR_LATCH[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|ADPCMB_ADDR_LATCH[11]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMB_ADDR_LATCH[11]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ADPCMB_ADDR_LATCH[17]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ADPCMB_ADDR_LATCH[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|CROM_MASK[16]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|CROM_MASK[16]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|CROM_MASK[21]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|CROM_MASK[21]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|CROM_MASK[24]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|CROM_MASK[24]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|CROM_START[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|CROM_START[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|CROM_START[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|CROM_START[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|CROM_START[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|CROM_START[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|MROM_MASK[12]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|MROM_MASK[12]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|MROM_MASK[13]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|MROM_MASK[13]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|MROM_MASK[17]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|MROM_MASK[17]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|MROM_MASK[18]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|MROM_MASK[18]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|MROM_MASK[23]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|MROM_MASK[23]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|P2ROM_MASK[15]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[15]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|P2ROM_MASK[16]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[16]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|P2ROM_MASK[17]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|P2ROM_MASK[21]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[21]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|P2ROM_MASK[26]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|P2ROM_MASK[26]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|PAL_RAM_REG[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|PAL_RAM_REG[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TRASH_ADDR[11]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|TRASH_ADDR[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TRASH_ADDR[12]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|TRASH_ADDR[12]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V1ROM_MASK[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V1ROM_MASK[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V1ROM_MASK[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V1ROM_MASK[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V1ROM_MASK[11]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V1ROM_MASK[12]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[12]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V1ROM_MASK[13]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[13]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V1ROM_MASK[17]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V1ROM_MASK[18]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V1ROM_MASK[20]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V1ROM_MASK[20]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V2ROM_MASK[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V2ROM_MASK[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V2ROM_MASK[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V2ROM_MASK[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|V2ROM_MASK[10]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V2ROM_MASK[10]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V2ROM_MASK[14]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V2ROM_MASK[14]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V2ROM_MASK[17]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V2ROM_MASK[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|V2ROM_MASK[18]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|V2ROM_MASK[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|address_reg_b[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|address_reg_b[0]~DUPLICATE                                                                              ;                  ;                       ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|address_reg_b[1]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|address_reg_b[1]~DUPLICATE                                                                              ;                  ;                       ;
; emu:emu|bk_lba[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|bk_lba[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|bk_lba[6]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[6]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|bk_lba[7]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[7]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|bk_lba[9]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[9]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|bk_lba[10]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[10]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|bk_lba[20]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[20]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|bk_lba[23]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[23]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|bk_lba[26]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_lba[26]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|bk_pending                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|bk_pending~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|CACHE_ADDR[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|CACHE_ADDR[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|CACHE_ADDR[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|CACHE_ADDR[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|CD_IRQ_FLAGS[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|CD_IRQ_FLAGS[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|CD_TR_AREA[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|CD_TR_AREA[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[6]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[7]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[15]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[15]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[17]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[17]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[18]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[18]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[4]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[6]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[6]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[8]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[8]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[14]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[14]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[15]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[15]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[18]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[18]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[3]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[7]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[14]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[14]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[9]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[15]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[15]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[20]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[20]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[3]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[7]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[8]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[13]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[13]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[14]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[14]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[15]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[15]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_MODE.01                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_MODE.01~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_MODE.10                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_MODE.10~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_RUNNING                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_RUNNING~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_STATE.0001                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_STATE.0001~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_STATE.0011                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_STATE.0011~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_STATE.0100                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_STATE.0100~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_STATE.0111                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_STATE.0111~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_STATE.1001                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_STATE.1001~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|DMA_WR_OUT                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|DMA_WR_OUT~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|LOADING_STATE.00                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|LOADING_STATE.00~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|LOADING_STATE.10                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|LOADING_STATE.10~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_READY                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_READY~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[6]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[8]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[13]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[13]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[23]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[23]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|CDCK                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|CDCK~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][3]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[0][3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[3][1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[3][1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[3][2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[3][2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[3][3]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[3][3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[5][1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[5][1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[5][2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[5][2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[5][3]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMMAND_DATA[5][3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMM_STATE.00                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMM_STATE.00~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMM_STATE.01                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|COMM_STATE.01~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DOUT_COUNTER[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DOUT_COUNTER[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DOUT_COUNTER[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DOUT_COUNTER[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DOUT_COUNTER[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DOUT_COUNTER[2]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_F[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_F[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_F[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_F[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_M[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_M[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[6]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[7]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[7][1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[7][1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[7][3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[7][3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|AR[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|lc8951:LC8951|AR[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|AR[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|lc8951:LC8951|AR[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|AR[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|lc8951:LC8951|AR[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|nRD_PREV                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|lc8951:LC8951|nRD_PREV~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|nWR_PREV                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cd_sys:cdsystem|lc8951:LC8951|nWR_PREV~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|cfg[20]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cfg[20]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|cfg[27]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cfg[27]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|cfg_data[13]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cfg_data[13]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|com:COM|TOGGLE_BIT                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|com:COM|TOGGLE_BIT~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|cp_end[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_end[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|cp_end[3]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_end[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|cp_end[4]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_end[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|cp_end[11]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_end[11]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|cp_idx[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_idx[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|cp_idx[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_idx[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|cp_idx[3]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_idx[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|cp_size[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_size[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|cp_size[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_size[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|cp_size[11]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_size[11]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cp_size[17]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_size[17]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cp_size[18]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_size[18]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cp_size[22]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cp_size[22]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cpram:cpram|rdaddress[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpram:cpram|rdaddress[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|cpram:cpram|rdaddress[8]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpram:cpram|rdaddress[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[3]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[9]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[4]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[5]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[9]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|busPhase.SRMC_RES                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|busPhase.SRMC_RES~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|eCntr[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|eCntr[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Abd[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Abd[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbd[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbd[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbd[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbd[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbd[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbd[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbh[7]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbh[7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbl[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbl[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbl[12]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Dbl[12]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[1]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[22]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[22]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[24]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[24]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[7]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[10]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[10]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[12]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[12]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[15]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[15]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|pswCcr[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|pswCcr[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[12]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[12]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[13]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[13]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[14]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[14]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[15]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|prenLatch[15]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[5]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[6]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[15]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|inl[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|inl[0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|inl[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|inl[2]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|intPend                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|intPend~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.alu2Dbd                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.alu2Dbd~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.ath2Abh                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.ath2Abh~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.atl2Abl                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.atl2Abl~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.auCntrl[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.auCntrl[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[8]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[39]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[39]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[61]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[61]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[62]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[62]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[65]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[65]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|rIpl[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|rIpl[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|tState.T1                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|tState.T1~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus_last[12]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus_last[12]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus_last[15]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus_last[15]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ACC[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ACC[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ACC[3]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ACC[3]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|I[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|I[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|I[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|I[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|IntE_FF1                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|IntE_FF1~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC[15]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC[15]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[7]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[7]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Read_To_Reg_r[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Read_To_Reg_r[0]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|RegAddrB_r[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|RegAddrB_r[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP[6]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP[6]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP[9]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP[9]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[9]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[9]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[14]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[14]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|cur_off[11]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cur_off[11]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cur_off[13]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cur_off[13]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cur_off[15]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cur_off[15]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cur_off[19]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cur_off[19]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|cur_off[22]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cur_off[22]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|ddram_wait                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ddram_wait~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|address_reg_b[0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|address_reg_b[0]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[4]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[7]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[7]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[5]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[7]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[17]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[17]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[18]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[18]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[20]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[22]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[22]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[23]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[23]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cmd[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cmd[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[3]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[7]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[9]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[9]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[10]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[12]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[12]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[14]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[14]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[18]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[18]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[20]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[20]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[21]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[21]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[22]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[22]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[23]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[23]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_dout[10]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_dout[10]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[6]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[7]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_0[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_0[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[5]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[6]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[7]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[12]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[16]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[16]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[20]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[20]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_ack[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_ack[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[7]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[7]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_rrb[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_rrb[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_rrb[1]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_rrb[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_rrb[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_rrb[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_rrb[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_rrb[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|sdn_ack[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sdn_ack[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|spinner_1[8]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|spinner_1[8]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[18]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[18]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[20]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[20]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[21]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[21]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[32]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[32]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[39]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[39]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[40]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[40]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[41]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[41]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~reg1DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[22]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[20]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[20]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[20]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[20]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[25]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[25]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[8]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[8]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[7]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~reg1                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[29]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[29]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~reg1                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc[7]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc[7]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc[11]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left|acc[11]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_left|last[2]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_left|last[2]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_left|pcm_full[17]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_left|pcm_full[17]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|acc[6]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|acc[6]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|last[16]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|last[16]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[14]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[14]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[15]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[15]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[16]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[16]~DUPLICATE                                                                                ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|done_sr[0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|done_sr[0]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|done_sr[3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|done_sr[3]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~DUPLICATE      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|pcm1[15]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|pcm1[15]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[1]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[5]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[5]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[13]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[13]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[14]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_step3[14]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_x5[15]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|next_x5[15]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[6]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[6]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[7]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[7]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[10]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[10]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[13]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[13]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[16]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[16]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[20]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[20]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[22]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|addr[22]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[1]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[1]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[2]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[2]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[4]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[4]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[6]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[6]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[7]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[7]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[8]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[8]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[10]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[10]~DUPLICATE                                                                           ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[12]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[12]~DUPLICATE                                                                           ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[14]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[14]~DUPLICATE                                                                           ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[1]~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[6]~DUPLICATE                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[15]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[15]~DUPLICATE                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|eg_in_III[8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|eg_in_III[8]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[3]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[5]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[7]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[11]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[11]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_egsh|bits[5][20]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_egsh|bits[5][20]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|lfo_mod[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|lfo_mod[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|adpcm_cnt666[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|adpcm_cnt666[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|adpcm_cnt666[3]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|adpcm_cnt666[3]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|cur_op[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|cur_op[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|cur_op[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|cur_op[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[1][11]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|bits[1][11]~DUPLICATE                                                                              ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch_rl|bits[0][5]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch_rl|bits[0][5]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[3]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|load_B                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|load_B~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|selected_register[3]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|selected_register[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|up_ch[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|up_ch[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                  ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|op_result_internal[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|op_result_internal[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|op_result_internal[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|op_result_internal[3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[3]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[4]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[5]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[6]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[7]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[9]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[11]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|pm_preshift_II[11]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[0]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[3]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[5]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[7]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[11]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|count[11]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB|count[5]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB|count[5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|jt49_div:u_div|count[3]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|jt49_div:u_div|count[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|poly17[14]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|poly17[14]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|log[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|log[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[3][0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[3][0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[5][0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[5][0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[6][0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[6][0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[7][0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[7][0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[11][0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[11][0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[11][3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[11][3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[12][1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[12][1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[12][5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[12][5]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDM:C68|Q                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDM:C68|Q~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDM:C71|Q                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDM:C71|Q~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDM:C75|Q                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDM:C75|Q~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA|Q[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA|Q[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA|Q[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA|Q[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA|Q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA|Q[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellB|Q[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellB|Q[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellB|Q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellB|Q[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellC|Q[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellC|Q[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellC|Q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellC|Q[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellD|Q[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellD|Q[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:D151|Q[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:D151|Q[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:I151|Q[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:I151|Q[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:I151|Q[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:I151|Q[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:K178|Q[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:K178|Q[3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O123|Q[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O123|Q[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O123|Q[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O123|Q[2]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47|FDSCell:CellD|Q[3]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47|FDSCell:CellD|Q[3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellA|Q[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellA|Q[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellB|Q[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellB|Q[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellD|Q[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellD|Q[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L127|Q[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L127|Q[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:H57|Q                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:H57|Q~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellA|Q[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellA|Q[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellA|Q[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellA|Q[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellC|Q[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellC|Q[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|P15_Q[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|videosync:VS|P15_Q[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|RASTERC[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|videosync:VS|RASTERC[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|T116_REG[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|lspc2_a2:LSPC|videosync:VS|T116_REG[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|memcp_wait                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|memcp_wait~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|neo_b1:B1|linebuffer:RAMTL|ADDR_COUNTER[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_b1:B1|linebuffer:RAMTL|ADDR_COUNTER[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|neo_b1:B1|linebuffer:RAMTR|ADDR_COUNTER[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_b1:B1|linebuffer:RAMTR|ADDR_COUNTER[4]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|neo_cmc:neo_cmc|line[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_cmc:neo_cmc|line[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|neo_cmc:neo_cmc|line[4]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_cmc:neo_cmc|line[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|neo_cmc:neo_cmc|skip                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_cmc:neo_cmc|skip~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|neo_pvc:neo_pvc|bank[1]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_pvc:neo_pvc|bank[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|neo_pvc:neo_pvc|bank[11]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_pvc:neo_pvc|bank[11]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|neo_pvc:neo_pvc|bank[13]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_pvc:neo_pvc|bank[13]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|neo_sma:neo_sma|RNG_ADDR1[11]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_sma:neo_sma|RNG_ADDR1[11]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|neo_sma:neo_sma|rng[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_sma:neo_sma|rng[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|neo_sma:neo_sma|rng[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_sma:neo_sma|rng[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|neo_sma:neo_sma|rng[14]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_sma:neo_sma|rng[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[18]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[18]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[29]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[29]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|old_rst                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_rst~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                             ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE                               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE                               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK~DUPLICATE                    ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE~DUPLICATE                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                         ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX~DUPLICATE                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN~DUPLICATE                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE                                 ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14]~DUPLICATE                      ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]~DUPLICATE                                ;                  ;                       ;
; emu:emu|sdram:ram1|dout[24]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|dout[24]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|sdram:ram1|dout[29]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|dout[29]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|sdram:ram1|dout[33]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|dout[33]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[5]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[7]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[8]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[8]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[9]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[9]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[10]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[10]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[11]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[11]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|sdram:ram1|refresh_count[12]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|refresh_count[12]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|sdram:ram1|saved_burst                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|saved_burst~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|sdram:ram1|state.STATE_IDLE                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|state.STATE_IDLE~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:ram1|state.STATE_IDLE_1                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|state.STATE_IDLE_1~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:ram1|state.STATE_STARTUP                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:ram1|state.STATE_STARTUP~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|CD_REMAP_TR_ADDR[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|CD_REMAP_TR_ADDR[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|CD_WR_RUN                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|CD_WR_RUN~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|M68K_RD_RUN                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|M68K_RD_RUN~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[6]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[11]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[13]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[13]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|SDRAM_M68K_SIG_SR                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|SDRAM_M68K_SIG_SR~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram_mux:SDRAM_MUX|SROM_RD_RUN                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram_mux:SDRAM_MUX|SROM_RD_RUN~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|state.00                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|state.00~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; emu:emu|state.01                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|state.01~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; emu:emu|state[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|state[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; emu:emu|syslatch:SL|SLATCH[5]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|syslatch:SL|SLATCH[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|syslatch:SL|SLATCH[7]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|syslatch:SL|SLATCH[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|timeout[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|timeout[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|timeout[16]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|timeout[16]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|timeout[18]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|timeout[18]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|uPD4990:RTC|CMD_REG[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|uPD4990:RTC|CMD_REG[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|uPD4990:RTC|CMD_REG[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|uPD4990:RTC|CMD_REG[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|uPD4990:RTC|TP_HSECONDS[3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|uPD4990:RTC|TP_HSECONDS[3]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|uPD4990:RTC|TP_SEL[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|uPD4990:RTC|TP_SEL[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|vblcnt[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vblcnt[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|VGA_HS                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|VGA_HS~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[7]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[10]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[14]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[15]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[15]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[17]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[20]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[20]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[22]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[25]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[25]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[26]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[26]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[29]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|s2                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|s2~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[11]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[11]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[14]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[14]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[17]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[17]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[18]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[18]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[28]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|cnt[28]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|neg[14]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|neg[14]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|neg[16]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|neg[16]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[12]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[12]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[19]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[19]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARXG[23]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARXG[23]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[23]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[23]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|arx[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|arx[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[5]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[6]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[7]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[8]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[8]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[13]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[13]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[15]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[15]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[18]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[18]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[19]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[19]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[20]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[20]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[22]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[22]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[5]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[5]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[2]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[14]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[14]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[17]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[17]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[19]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[19]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[22]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[22]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|vadj[5]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vadj[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|vadj[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vadj[8]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcalc[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcalc[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[8]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[11]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[6]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[6]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[7]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[7]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[10]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[10]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[37]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[37]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[10]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[10]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[12]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[12]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[14]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[14]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[17]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[17]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[20]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[20]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[21]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[21]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[22]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[22]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[11]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[11]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[9]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[10]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[10]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[23]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[23]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[10]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_B[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_B[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_B[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_B[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_G[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_G[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_HS                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_HS~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_R[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_R[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_R[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_R[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|HSync_out                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|HSync_out~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|old_ce                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|old_ce~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|hde                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|hde~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|old_vs                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|old_vs~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[15]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[15]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[14]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[18]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[22]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[12]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[12]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[13]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[13]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[21]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[21]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|df_rule[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|df_rule[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[5]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[19]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[19]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[8]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[16]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[16]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[1]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[7]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[9]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[10]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[10]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[17]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[17]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[9]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[17]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[17]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[3]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[17]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[17]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[3]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[5]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[5]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[19]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[19]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[20]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[20]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[23]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[23]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[8]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[12]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[12]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[2]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[5]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[5]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[19]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[19]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[3]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[13]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[13]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[14]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[14]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[18]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[18]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[19]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[19]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[7]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[7]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[2]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[3]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[6]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[16]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[16]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[17]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[17]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[22]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[22]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[5]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[5]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[6]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|b_d[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|b_d[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|b_d[7]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|b_d[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hbo[6]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hbo[6]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[2]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[7]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[7]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[10]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[10]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[14]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[14]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[17]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[17]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[18]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[18]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[19]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[19]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[21]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[21]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[29]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[29]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[30]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[30]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[31]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[31]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|r_d[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|r_d[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|r_d[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|r_d[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|r_d[5]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|r_d[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[11]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[11]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|z80rd_req                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|z80rd_req~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc2_dot:ZMC2DOT|SR[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc2_dot:ZMC2DOT|SR[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[11]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc2_dot:ZMC2DOT|SR[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[18]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc2_dot:ZMC2DOT|SR[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[21]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc2_dot:ZMC2DOT|SR[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[24]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc2_dot:ZMC2DOT|SR[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|zmc:ZMC|WINDOW_0[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc:ZMC|WINDOW_0[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|zmc:ZMC|WINDOW_0[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc:ZMC|WINDOW_0[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|zmc:ZMC|WINDOW_2[3]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc:ZMC|WINDOW_2[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|zmc:ZMC|WINDOW_2[4]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|zmc:ZMC|WINDOW_2[4]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; has_cmd                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|old_clk                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|old_clk~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; hss[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hss[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; line_cnt[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; line_cnt[2]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[2]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; line_cnt[4]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; line_cnt[6]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[6]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; line_cnt[11]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[11]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|old_clk                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|old_clk~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|idx[3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|rw                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|rw~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|bcnt[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|bcnt[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[1]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|bcnt[10]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[10]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[11]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[11]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[12]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|bcnt[12]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[8]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[11]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[15]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[19]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[19]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoh[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoh[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|infow[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|infow[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|infow[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|osd_mux                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|osd_mux~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[6]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[8]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[10]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[11]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[14]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[15]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[16]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[18]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                         ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                         ;                  ;                       ;
; osd:vga_osd|bcnt[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|bcnt[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|h_cnt[7]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|h_cnt[12]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[22]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[22]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|hs_out                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|hs_out~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; osd:vga_osd|infoh[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[4]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infoh[6]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoh[6]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infow[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infow[5]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[5]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infow[6]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[6]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infow[7]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infow[7]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infox[5]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infox[5]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infox[8]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infox[8]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infoy[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoy[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|infoy[7]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|infoy[7]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|pixcnt[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|pixcnt[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|pixcnt[14]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[14]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[18]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[21]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE         ;                  ;                       ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|scanline[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; shadowmask:HDMI_shadowmask|g4[8]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|g4[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; shadowmask:HDMI_shadowmask|hcount[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|hcount[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|hcount[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|hcount[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|hcount[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|hcount[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|hcount[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|hcount[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vcount[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vcount[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vcount[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vcount[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vcount[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vcount[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vcount[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vcount[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vcount[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vcount[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vid[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vid[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; shadowmask:HDMI_shadowmask|vmax[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; shadowmask:HDMI_shadowmask|vmax[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; state[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_h|cnt[7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_h|cnt[9]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_h|cnt[10]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[15]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[19]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[21]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[22]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[23]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[23]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[24]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[24]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[25]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[25]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[27]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[27]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[29]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[30]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_v|cnt[2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_v|cnt[4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_v|cnt[7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_v|cnt[9]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sync_fix:sync_v|cnt[15]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[19]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[23]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[23]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[31]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[3]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[3]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[5]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[9]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[9]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[7]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[7]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[20]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[20]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[11]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[11]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[20]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[20]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[21]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[21]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage~DUPLICATE                                                                                                             ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|lock_stage                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|lock_stage~DUPLICATE                                                                                                             ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~DUPLICATE                                                                                                      ;                  ;                       ;
; sysmem_lite:sysmem|timeout[8]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|timeout[13]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[13]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; vcnt[4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; vcnt[11]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vde                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vde~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; vga_out:vga_out|din1[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_out|din1[11]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|din1[13]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|din1[14]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|din1[19]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|pb_2[12]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|pb_2[13]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|pb_2[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|y_2[11]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_out|y_2[13]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[13]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|din1[11]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|din1[14]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[13]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_2[13]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[14]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_2[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[16]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_2[16]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[17]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_2[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[12]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pr_2[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|y_2[16]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|y_2[16]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_0002*|altera_pll:altera_pll_i*|*      ; ON              ; rtl/pll/pll_0002.qip           ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 50657 ) ; 0.00 % ( 0 / 50657 )       ; 0.00 % ( 0 / 50657 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 50657 ) ; 0.00 % ( 0 / 50657 )       ; 0.00 % ( 0 / 50657 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 50606 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 51 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/output_files/NeoGeo.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17,409 / 41,910       ; 42 %  ;
; ALMs needed [=A-B+C]                                        ; 17,409                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 21,057 / 41,910       ; 50 %  ;
;         [a] ALMs used for LUT logic and registers           ; 5,707                 ;       ;
;         [b] ALMs used for LUT logic                         ; 10,498                ;       ;
;         [c] ALMs used for registers                         ; 4,852                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3,786 / 41,910        ; 9 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 138 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 8                     ;       ;
;         [c] Due to LAB input limits                         ; 130                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,681 / 4,191         ; 64 %  ;
;     -- Logic LABs                                           ; 2,681                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 26,907                ;       ;
;     -- 7 input functions                                    ; 431                   ;       ;
;     -- 6 input functions                                    ; 6,208                 ;       ;
;     -- 5 input functions                                    ; 4,133                 ;       ;
;     -- 4 input functions                                    ; 3,972                 ;       ;
;     -- <=3 input functions                                  ; 12,163                ;       ;
; Combinational ALUT usage for route-throughs                 ; 5,462                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 22,219                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 21,118 / 83,820       ; 25 %  ;
;         -- Secondary logic registers                        ; 1,101 / 83,820        ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 21,118                ;       ;
;         -- Routing optimization registers                   ; 1,101                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 100                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 391 / 553             ; 71 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,923,562 / 5,662,720 ; 52 %  ;
; Total block memory implementation bits                      ; 4,003,840 / 5,662,720 ; 71 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 39 / 112              ; 35 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 12                    ;       ;
;     -- Global clocks                                        ; 11 / 16               ; 69 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 18.0% / 18.2% / 17.3% ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.7% / 34.6% / 31.9% ;       ;
; Maximum fan-out                                             ; 4946                  ;       ;
; Highest non-global fan-out                                  ; 3649                  ;       ;
; Total fan-out                                               ; 201206                ;       ;
; Average fan-out                                             ; 3.63                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17409 / 41910 ( 42 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 17409                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 21057 / 41910 ( 50 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 5707                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 10498                  ; 0                              ;
;         [c] ALMs used for registers                         ; 4852                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3786 / 41910 ( 9 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 138 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 8                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 130                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2681 / 4191 ( 64 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2681                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 26907                  ; 0                              ;
;     -- 7 input functions                                    ; 431                    ; 0                              ;
;     -- 6 input functions                                    ; 6208                   ; 0                              ;
;     -- 5 input functions                                    ; 4133                   ; 0                              ;
;     -- 4 input functions                                    ; 3972                   ; 0                              ;
;     -- <=3 input functions                                  ; 12163                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 5462                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 21118 / 83820 ( 25 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1101 / 83820 ( 1 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 21118                  ; 0                              ;
;         -- Routing optimization registers                   ; 1101                   ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 139                    ; 6                              ;
; I/O registers                                               ; 96                     ; 4                              ;
; Total block memory bits                                     ; 2923562                ; 0                              ;
; Total block memory implementation bits                      ; 4003840                ; 0                              ;
; M10K block                                                  ; 391 / 553 ( 70 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 39 / 112 ( 34 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 10 / 116 ( 8 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 64 / 400 ( 16 % )      ; 2 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )                ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 16389                  ; 424                            ;
;     -- Registered Input Connections                         ; 15201                  ; 0                              ;
;     -- Output Connections                                   ; 455                    ; 16358                          ;
;     -- Registered Output Connections                        ; 93                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 215398                 ; 16931                          ;
;     -- Registered Connections                               ; 107295                 ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 16782                          ;
;     -- hard_block:auto_generated_inst                       ; 16782                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 427                            ;
;     -- Output Ports                                         ; 97                     ; 339                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 2                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 79                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1224                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 398                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)          ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]   ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)            ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[0]~en  ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[10]~en ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[11]~en ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[12]~en ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[13]~en ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[14]~en ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[15]~en ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[1]~en  ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[2]~en  ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[3]~en  ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[4]~en  ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[5]~en  ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[6]~en  ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[7]~en  ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[8]~en  ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:ram1|SDRAM_DQ[9]~en  ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)              ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)              ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)              ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                  ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LED[1]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; IO_SCL        ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; SDRAM_CKE     ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll             ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 483.356579 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 82.754640 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 2865308404 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 9                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter             ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 96.671315 MHz              ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter             ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 48.335657 MHz              ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y74_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y80_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y73_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                ; Library Name ;
+---------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                          ; 17408.5 (650.0)      ; 21056.5 (904.3)                  ; 3785.5 (256.4)                                    ; 137.5 (2.1)                      ; 0.0 (0.0)            ; 26907 (1109)        ; 22219 (1230)              ; 100 (100)     ; 2923562           ; 391   ; 39         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                          ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                    ; 264.0 (264.0)        ; 378.0 (378.0)                    ; 114.3 (114.3)                                     ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 403 (403)           ; 549 (549)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                                ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                                  ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                                      ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                                  ; 1590.2 (1590.2)      ; 2073.9 (2073.9)                  ; 499.1 (499.1)                                     ; 15.5 (15.5)                      ; 0.0 (0.0)            ; 2329 (2329)         ; 2583 (2583)               ; 0 (0)         ; 261248            ; 37    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                              ; ascal                      ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                      ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                                   ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                                      ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_uom1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_uom1:auto_generated                                                                                                                                                     ; altsyncram_uom1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_jfn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated                                                                                                                                                     ; altsyncram_jfn1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_3aj1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated                                                                                                                                                     ; altsyncram_3aj1            ; work         ;
;    |audio_out:audio_out|                                                                          ; 925.9 (91.0)         ; 1019.7 (107.7)                   ; 112.7 (16.7)                                      ; 18.9 (0.0)                       ; 0.0 (0.0)            ; 1470 (142)          ; 1018 (183)                ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                                      ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                          ; 69.3 (69.3)          ; 69.5 (69.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                          ; 69.3 (69.3)          ; 69.3 (69.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                     ; 424.3 (47.0)         ; 464.3 (74.4)                     ; 51.0 (31.3)                                       ; 10.9 (3.8)                       ; 0.0 (0.0)            ; 699 (58)            ; 354 (114)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                                ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                               ; 112.0 (112.0)        ; 130.5 (130.5)                    ; 20.2 (20.2)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 188 (188)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                               ; 134.3 (134.3)        ; 130.4 (130.4)                    ; 0.0 (0.0)                                         ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                               ; 130.6 (130.6)        ; 129.0 (129.0)                    ; 0.0 (0.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                                       ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                      ; 94.4 (94.4)          ; 108.1 (108.1)                    ; 17.6 (17.6)                                       ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 131 (131)           ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                      ; 94.4 (94.4)          ; 105.9 (105.9)                    ; 15.6 (15.6)                                       ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 129 (129)           ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                   ; 27.0 (27.0)          ; 35.0 (35.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                              ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                      ; 9.6 (9.6)            ; 9.7 (9.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                      ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                             ; 36.7 (36.7)          ; 40.3 (40.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                        ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                             ; 24.5 (24.5)          ; 31.0 (31.0)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                         ; csync                      ; work         ;
;    |csync:csync_vga|                                                                              ; 23.8 (23.8)          ; 31.3 (31.3)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                          ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                              ; 29.0 (29.0)          ; 85.7 (85.7)                      ; 57.3 (57.3)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                          ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                      ; 10332.7 (838.1)      ; 12639.6 (923.4)                  ; 2392.4 (88.9)                                     ; 85.5 (3.5)                       ; 0.0 (0.0)            ; 15770 (1445)        ; 12903 (647)               ; 0 (0)         ; 2593400           ; 339   ; 5          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                                  ; emu                        ; work         ;
;       |backup:BACKUP|                                                                             ; 29.7 (0.0)           ; 34.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 10 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP                                                                                                                                                                                                    ; backup                     ; work         ;
;          |dpram:SRAML|                                                                            ; 13.8 (0.0)           ; 17.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 6 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML                                                                                                                                                                                        ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 13.8 (0.0)           ; 17.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 6 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_qeo2:auto_generated|                                                   ; 13.8 (1.3)           ; 17.0 (2.0)                       ; 3.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 6 (6)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated                                                                                                                         ; altsyncram_qeo2            ; work         ;
;                   |decode_11a:rden_decode_a|                                                      ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_a                                                                                                ; decode_11a                 ; work         ;
;                   |decode_8la:decode2|                                                            ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2                                                                                                      ; decode_8la                 ; work         ;
;                   |mux_ofb:mux4|                                                                  ; 6.7 (6.7)            ; 8.0 (8.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|mux_ofb:mux4                                                                                                            ; mux_ofb                    ; work         ;
;                   |mux_ofb:mux5|                                                                  ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|mux_ofb:mux5                                                                                                            ; mux_ofb                    ; work         ;
;          |dpram:SRAMU|                                                                            ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 4 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU                                                                                                                                                                                        ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 4 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_qeo2:auto_generated|                                                   ; 15.9 (1.3)           ; 17.5 (2.0)                       ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 4 (4)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated                                                                                                                         ; altsyncram_qeo2            ; work         ;
;                   |decode_11a:rden_decode_b|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b                                                                                                ; decode_11a                 ; work         ;
;                   |decode_8la:decode2|                                                            ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2                                                                                                      ; decode_8la                 ; work         ;
;                   |decode_8la:decode3|                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3                                                                                                      ; decode_8la                 ; work         ;
;                   |mux_ofb:mux4|                                                                  ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|mux_ofb:mux4                                                                                                            ; mux_ofb                    ; work         ;
;                   |mux_ofb:mux5|                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|mux_ofb:mux5                                                                                                            ; mux_ofb                    ; work         ;
;       |cd_sys:cdsystem|                                                                           ; 445.8 (261.3)        ; 535.3 (311.3)                    ; 91.8 (51.9)                                       ; 2.4 (1.9)                        ; 0.0 (0.0)            ; 733 (442)           ; 658 (385)                 ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cd_sys:cdsystem                                                                                                                                                                                                  ; cd_sys                     ; work         ;
;          |cache:CACHE|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cd_sys:cdsystem|cache:CACHE                                                                                                                                                                                      ; cache                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cd_sys:cdsystem|cache:CACHE|altsyncram:altsyncram_component                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_jbl1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cd_sys:cdsystem|cache:CACHE|altsyncram:altsyncram_component|altsyncram_jbl1:auto_generated                                                                                                                       ; altsyncram_jbl1            ; work         ;
;          |cd_drive:DRIVE|                                                                         ; 136.8 (136.8)        ; 160.7 (160.7)                    ; 24.4 (24.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 223 (223)           ; 193 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cd_sys:cdsystem|cd_drive:DRIVE                                                                                                                                                                                   ; cd_drive                   ; work         ;
;          |lc8951:LC8951|                                                                          ; 47.7 (47.7)          ; 63.2 (63.2)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cd_sys:cdsystem|lc8951:LC8951                                                                                                                                                                                    ; lc8951                     ; work         ;
;       |com:COM|                                                                                   ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|com:COM                                                                                                                                                                                                          ; com                        ; work         ;
;       |cpram:cpram|                                                                               ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpram:cpram                                                                                                                                                                                                      ; cpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpram:cpram|altsyncram:altsyncram_component                                                                                                                                                                      ; altsyncram                 ; work         ;
;             |altsyncram_tfu1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpram:cpram|altsyncram:altsyncram_component|altsyncram_tfu1:auto_generated                                                                                                                                       ; altsyncram_tfu1            ; work         ;
;       |cpu_68k:M68KCPU|                                                                           ; 2110.0 (2.4)         ; 2288.9 (3.2)                     ; 208.6 (0.8)                                       ; 29.7 (0.1)                       ; 0.0 (0.0)            ; 3050 (4)            ; 1459 (2)                  ; 0 (0)         ; 39584             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU                                                                                                                                                                                                  ; cpu_68k                    ; work         ;
;          |fx68k:FX68K|                                                                            ; 2107.6 (145.3)       ; 2285.8 (173.0)                   ; 207.8 (29.6)                                      ; 29.6 (1.9)                       ; 0.0 (0.0)            ; 3046 (186)          ; 1457 (231)                ; 0 (0)         ; 39584             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K                                                                                                                                                                                      ; fx68k                      ; work         ;
;             |busArbiter:busArbiter|                                                               ; 12.0 (12.0)          ; 14.0 (14.0)                      ; 2.2 (2.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busArbiter:busArbiter                                                                                                                                                                ; busArbiter                 ; work         ;
;             |busControl:busControl|                                                               ; 21.8 (21.8)          ; 22.3 (22.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl                                                                                                                                                                ; busControl                 ; work         ;
;             |excUnit:excUnit|                                                                     ; 1437.5 (1171.0)      ; 1560.2 (1272.7)                  ; 150.1 (124.8)                                     ; 27.5 (23.1)                      ; 0.0 (0.0)            ; 2038 (1601)         ; 1127 (987)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit                                                                                                                                                                      ; excUnit                    ; work         ;
;                |dataIo:dataIo|                                                                    ; 23.5 (23.5)          ; 24.7 (24.7)                      ; 2.0 (2.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 20 (20)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo                                                                                                                                                        ; dataIo                     ; work         ;
;                |fx68kAlu:alu|                                                                     ; 231.9 (180.0)        ; 248.8 (190.9)                    ; 20.4 (14.3)                                       ; 3.5 (3.4)                        ; 0.0 (0.0)            ; 384 (265)           ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu                                                                                                                                                         ; fx68kAlu                   ; work         ;
;                   |aluCorf:aluCorf|                                                               ; 14.7 (14.7)          ; 15.1 (15.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf                                                                                                                                         ; aluCorf                    ; work         ;
;                   |aluGetOp:aluGetOp|                                                             ; 11.9 (11.9)          ; 12.5 (12.5)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp                                                                                                                                       ; aluGetOp                   ; work         ;
;                   |aluShifter:shifter|                                                            ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter                                                                                                                                      ; aluShifter                 ; work         ;
;                   |ccrTable:ccrTable|                                                             ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable                                                                                                                                       ; ccrTable                   ; work         ;
;                   |rowDecoder:rowDecoder|                                                         ; 17.7 (17.7)          ; 21.3 (21.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder                                                                                                                                   ; rowDecoder                 ; work         ;
;                |onehotEncoder4:dcrDecoder|                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|onehotEncoder4:dcrDecoder                                                                                                                                            ; onehotEncoder4             ; work         ;
;                |pren:rmPren|                                                                      ; 7.1 (7.1)            ; 10.0 (10.0)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|pren:rmPren                                                                                                                                                          ; pren                       ; work         ;
;             |irdDecode:irdDecode|                                                                 ; 15.2 (14.2)          ; 16.4 (15.1)                      ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|irdDecode:irdDecode                                                                                                                                                                  ; irdDecode                  ; work         ;
;                |onehotEncoder4:irdLines|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|irdDecode:irdDecode|onehotEncoder4:irdLines                                                                                                                                          ; onehotEncoder4             ; work         ;
;             |microToNanoAddr:microToNanoAddr|                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microToNanoAddr:microToNanoAddr                                                                                                                                                      ; microToNanoAddr            ; work         ;
;             |nDecoder3:nDecoder|                                                                  ; 29.1 (29.1)          ; 32.9 (32.9)                      ; 3.9 (3.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (46)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder                                                                                                                                                                   ; nDecoder3                  ; work         ;
;             |nanoRom:nanoRom|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoRom:nanoRom                                                                                                                                                                      ; nanoRom                    ; work         ;
;                |altsyncram:nRam_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoRom:nanoRom|altsyncram:nRam_rtl_0                                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_u3d1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_u3d1:auto_generated                                                                                                                 ; altsyncram_u3d1            ; work         ;
;             |sequencer:sequencer|                                                                 ; 40.8 (40.8)          ; 47.2 (47.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|sequencer:sequencer                                                                                                                                                                  ; sequencer                  ; work         ;
;             |uRom:uRom|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uRom:uRom                                                                                                                                                                            ; uRom                       ; work         ;
;                |altsyncram:uRam_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uRom:uRom|altsyncram:uRam_rtl_0                                                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_gnc1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_gnc1:auto_generated                                                                                                                       ; altsyncram_gnc1            ; work         ;
;             |uaddrDecode:uaddrDecode|                                                             ; 397.6 (6.8)          ; 411.8 (6.8)                      ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 615 (9)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uaddrDecode:uaddrDecode                                                                                                                                                              ; uaddrDecode                ; work         ;
;                |onehotEncoder4:irLineDecod|                                                       ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod                                                                                                                                   ; onehotEncoder4             ; work         ;
;                |pla_lined:pla_lined|                                                              ; 387.3 (387.3)        ; 402.5 (402.5)                    ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 600 (600)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uaddrDecode:uaddrDecode|pla_lined:pla_lined                                                                                                                                          ; pla_lined                  ; work         ;
;       |cpu_z80:Z80CPU|                                                                            ; 1074.2 (0.5)         ; 1144.2 (0.5)                     ; 82.0 (0.0)                                        ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 1698 (1)            ; 418 (0)                   ; 0 (0)         ; 128               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU                                                                                                                                                                                                   ; cpu_z80                    ; work         ;
;          |T80s:cpu|                                                                               ; 1073.7 (7.4)         ; 1143.7 (8.3)                     ; 82.0 (1.1)                                        ; 12.0 (0.1)                       ; 0.0 (0.0)            ; 1697 (8)            ; 418 (12)                  ; 0 (0)         ; 128               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu                                                                                                                                                                                          ; T80s                       ; work         ;
;             |T80:u0|                                                                              ; 1066.3 (511.9)       ; 1135.3 (538.8)                   ; 80.9 (36.5)                                       ; 11.9 (9.6)                       ; 0.0 (0.0)            ; 1689 (796)          ; 406 (245)                 ; 0 (0)         ; 128               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0                                                                                                                                                                                   ; T80                        ; work         ;
;                |T80_ALU:alu|                                                                      ; 82.1 (82.1)          ; 83.5 (83.5)                      ; 2.3 (2.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 136 (136)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_ALU:alu                                                                                                                                                                       ; T80_ALU                    ; work         ;
;                |T80_MCode:mcode|                                                                  ; 359.5 (359.5)        ; 376.0 (376.0)                    ; 17.1 (17.1)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 609 (609)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_MCode:mcode                                                                                                                                                                   ; T80_MCode                  ; work         ;
;                |T80_Reg:Regs|                                                                     ; 112.8 (112.8)        ; 137.1 (137.1)                    ; 25.0 (25.0)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 148 (148)           ; 161 (161)                 ; 0 (0)         ; 128               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs                                                                                                                                                                      ; T80_Reg                    ; work         ;
;                   |altsyncram:RegsH_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                                                                                                                               ; altsyncram                 ; work         ;
;                      |altsyncram_6tm1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                ; altsyncram_6tm1            ; work         ;
;                   |altsyncram:RegsL_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                                                                                                                               ; altsyncram                 ; work         ;
;                      |altsyncram_6tm1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                ; altsyncram_6tm1            ; work         ;
;       |ddram:DDRAM|                                                                               ; 599.8 (599.8)        ; 671.7 (671.7)                    ; 73.8 (73.8)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 753 (753)           ; 603 (603)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ddram:DDRAM                                                                                                                                                                                                      ; ddram                      ; work         ;
;       |dpram:LO|                                                                                  ; 17.3 (0.0)           ; 18.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 4 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:LO                                                                                                                                                                                                         ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                        ; 17.3 (0.0)           ; 18.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 4 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:LO|altsyncram:altsyncram_component                                                                                                                                                                         ; altsyncram                 ; work         ;
;             |altsyncram_reo2:auto_generated|                                                      ; 17.3 (1.0)           ; 18.5 (1.5)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 4 (4)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated                                                                                                                                          ; altsyncram_reo2            ; work         ;
;                |decode_61a:rden_decode_a|                                                         ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a                                                                                                                 ; decode_61a                 ; work         ;
;                |decode_61a:rden_decode_b|                                                         ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b                                                                                                                 ; decode_61a                 ; work         ;
;                |decode_dla:decode2|                                                               ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2                                                                                                                       ; decode_dla                 ; work         ;
;       |dpram:WRAML|                                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAML                                                                                                                                                                                                      ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                        ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAML|altsyncram:altsyncram_component                                                                                                                                                                      ; altsyncram                 ; work         ;
;             |altsyncram_qeo2:auto_generated|                                                      ; 5.0 (0.7)            ; 5.0 (1.0)                        ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (2)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated                                                                                                                                       ; altsyncram_qeo2            ; work         ;
;                |decode_11a:rden_decode_a|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_a                                                                                                              ; decode_11a                 ; work         ;
;                |decode_11a:rden_decode_b|                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b                                                                                                              ; decode_11a                 ; work         ;
;                |decode_8la:decode2|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2                                                                                                                    ; decode_8la                 ; work         ;
;       |dpram:WRAMU|                                                                               ; 6.2 (0.0)            ; 6.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAMU                                                                                                                                                                                                      ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                        ; 6.2 (0.0)            ; 6.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAMU|altsyncram:altsyncram_component                                                                                                                                                                      ; altsyncram                 ; work         ;
;             |altsyncram_qeo2:auto_generated|                                                      ; 6.2 (0.8)            ; 6.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 10 (0)              ; 2 (2)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated                                                                                                                                       ; altsyncram_qeo2            ; work         ;
;                |decode_8la:decode2|                                                               ; 3.3 (3.3)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2                                                                                                                    ; decode_8la                 ; work         ;
;                |decode_8la:decode3|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3                                                                                                                    ; decode_8la                 ; work         ;
;       |hps_io:hps_io|                                                                             ; 490.4 (283.9)        ; 629.6 (364.8)                    ; 142.6 (83.9)                                      ; 3.4 (2.9)                        ; 0.0 (0.0)            ; 793 (452)           ; 957 (467)                 ; 0 (0)         ; 14336             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                                    ; hps_io                     ; work         ;
;          |confstr_rom:confstr_rom|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14336             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                            ; confstr_rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14336             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_fq51:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14336             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_fq51:auto_generated                                                                                                                       ; altsyncram_fq51            ; work         ;
;          |video_calc:video_calc|                                                                  ; 206.6 (206.6)        ; 264.8 (264.8)                    ; 58.7 (58.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 341 (341)           ; 490 (490)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                              ; video_calc                 ; work         ;
;       |jt10:YM2610|                                                                               ; 1586.7 (0.0)         ; 2597.2 (0.0)                     ; 1014.0 (0.0)                                      ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 2636 (0)            ; 3967 (0)                  ; 0 (0)         ; 11057             ; 11    ; 5          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610                                                                                                                                                                                                      ; jt10                       ; work         ;
;          |jt12_top:u_jt12|                                                                        ; 1586.7 (5.7)         ; 2597.2 (5.7)                     ; 1014.0 (0.0)                                      ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 2636 (22)           ; 3967 (0)                  ; 0 (0)         ; 11057             ; 11    ; 5          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12                                                                                                                                                                                      ; jt12_top                   ; work         ;
;             |jt10_acc:gen_adpcm.u_acc|                                                            ; 85.1 (15.0)          ; 100.6 (15.0)                     ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 164 (30)            ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc                                                                                                                                                             ; jt10_acc                   ; work         ;
;                |jt12_single_acc:u_left|                                                           ; 34.5 (34.5)          ; 46.3 (46.3)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_left                                                                                                                                      ; jt12_single_acc            ; work         ;
;                |jt12_single_acc:u_right|                                                          ; 35.3 (35.3)          ; 39.3 (39.3)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_acc:gen_adpcm.u_acc|jt12_single_acc:u_right                                                                                                                                     ; jt12_single_acc            ; work         ;
;             |jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|                                                 ; 389.2 (19.1)         ; 460.7 (20.8)                     ; 71.9 (1.8)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 591 (38)            ; 574 (36)                  ; 0 (0)         ; 5063              ; 6     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a                                                                                                                                                  ; jt10_adpcm_drvA            ; work         ;
;                |jt10_adpcm:u_decoder|                                                             ; 51.1 (45.1)          ; 52.5 (45.5)                      ; 1.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (81)             ; 31 (23)                   ; 0 (0)         ; 4842              ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder                                                                                                                             ; jt10_adpcm                 ; work         ;
;                   |altshift_taps:x2_rtl_0|                                                        ; 6.0 (0.0)            ; 6.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 138               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0                                                                                                      ; altshift_taps              ; work         ;
;                      |shift_taps_fuv:auto_generated|                                              ; 6.0 (1.5)            ; 6.3 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 7 (3)                     ; 0 (0)         ; 138               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated                                                                        ; shift_taps_fuv             ; work         ;
;                         |altsyncram_nfc1:altsyncram4|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 138               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                            ; altsyncram_nfc1            ; work         ;
;                         |cntr_b1h:cntr5|                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_b1h:cntr5                                                         ; cntr_b1h                   ; work         ;
;                         |cntr_ohf:cntr1|                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_ohf:cntr1                                                         ; cntr_ohf                   ; work         ;
;                   |jt10_adpcma_lut:u_lut|                                                         ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 4704              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|jt10_adpcma_lut:u_lut                                                                                                       ; jt10_adpcma_lut            ; work         ;
;                      |altsyncram:lut_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4704              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|jt10_adpcma_lut:u_lut|altsyncram:lut_rtl_0                                                                                  ; altsyncram                 ; work         ;
;                         |altsyncram_sfe1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4704              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|jt10_adpcma_lut:u_lut|altsyncram:lut_rtl_0|altsyncram_sfe1:auto_generated                                                   ; altsyncram_sfe1            ; work         ;
;                |jt10_adpcm_acc:u_acc_left|                                                        ; 88.0 (88.0)          ; 93.0 (93.0)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (126)           ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_left                                                                                                                        ; jt10_adpcm_acc             ; work         ;
;                |jt10_adpcm_acc:u_acc_right|                                                       ; 88.0 (88.0)          ; 94.8 (94.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (131)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right                                                                                                                       ; jt10_adpcm_acc             ; work         ;
;                |jt10_adpcm_cnt:u_cnt|                                                             ; 63.3 (53.5)          ; 102.3 (91.8)                     ; 39.0 (38.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (108)           ; 154 (143)                 ; 0 (0)         ; 65                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt                                                                                                                             ; jt10_adpcm_cnt             ; work         ;
;                   |altshift_taps:zero_rtl_0|                                                      ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 65                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0                                                                                                    ; altshift_taps              ; work         ;
;                      |shift_taps_buv:auto_generated|                                              ; 9.8 (3.3)            ; 10.5 (4.0)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 11 (4)                    ; 0 (0)         ; 65                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated                                                                      ; shift_taps_buv             ; work         ;
;                         |altsyncram_hfc1:altsyncram5|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|altsyncram_hfc1:altsyncram5                                          ; altsyncram_hfc1            ; work         ;
;                         |cntr_e1h:cntr6|                                                          ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_e1h:cntr6                                                       ; cntr_e1h                   ; work         ;
;                         |cntr_rhf:cntr1|                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_rhf:cntr1                                                       ; cntr_rhf                   ; work         ;
;                |jt10_adpcm_gain:u_gain|                                                           ; 79.7 (63.2)          ; 97.3 (80.8)                      ; 17.9 (17.9)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 73 (41)             ; 176 (157)                 ; 0 (0)         ; 156               ; 2     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain                                                                                                                           ; jt10_adpcm_gain            ; work         ;
;                   |altshift_taps:lracl2_rtl_0|                                                    ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 12 (0)                    ; 0 (0)         ; 54                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0                                                                                                ; altshift_taps              ; work         ;
;                      |shift_taps_1tv:auto_generated|                                              ; 10.0 (3.2)           ; 10.0 (3.5)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (7)              ; 12 (4)                    ; 0 (0)         ; 54                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated                                                                  ; shift_taps_1tv             ; work         ;
;                         |altsyncram_tcc1:altsyncram5|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 54                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|altsyncram_tcc1:altsyncram5                                      ; altsyncram_tcc1            ; work         ;
;                         |cntr_g1h:cntr6|                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_g1h:cntr6                                                   ; cntr_g1h                   ; work         ;
;                         |cntr_shf:cntr1|                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_shf:cntr1                                                   ; cntr_shf                   ; work         ;
;                   |altshift_taps:lracl2_rtl_1|                                                    ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 102               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1                                                                                                ; altshift_taps              ; work         ;
;                      |shift_taps_euv:auto_generated|                                              ; 6.3 (1.7)            ; 6.5 (2.0)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 7 (3)                     ; 0 (0)         ; 102               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated                                                                  ; shift_taps_euv             ; work         ;
;                         |altsyncram_ifc1:altsyncram4|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 102               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|altsyncram_ifc1:altsyncram4                                      ; altsyncram_ifc1            ; work         ;
;                         |cntr_b1h:cntr5|                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_b1h:cntr5                                                   ; cntr_b1h                   ; work         ;
;                         |cntr_ohf:cntr1|                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_ohf:cntr1                                                   ; cntr_ohf                   ; work         ;
;             |jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|                                                 ; 178.2 (11.0)         ; 207.0 (11.7)                     ; 29.3 (0.8)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 288 (6)             ; 360 (35)                  ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b                                                                                                                                                  ; jt10_adpcm_drvB            ; work         ;
;                |jt10_adpcmb:u_decoder|                                                            ; 50.5 (50.5)          ; 63.0 (63.0)                      ; 13.0 (13.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 84 (84)             ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder                                                                                                                            ; jt10_adpcmb                ; work         ;
;                |jt10_adpcmb_cnt:u_cnt|                                                            ; 39.1 (39.1)          ; 39.1 (39.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt                                                                                                                            ; jt10_adpcmb_cnt            ; work         ;
;                |jt10_adpcmb_gain:u_gain|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain                                                                                                                          ; jt10_adpcmb_gain           ; work         ;
;                |jt10_adpcmb_interpol:u_interpol|                                                  ; 77.3 (50.8)          ; 93.2 (65.7)                      ; 15.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (78)            ; 157 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol                                                                                                                  ; jt10_adpcmb_interpol       ; work         ;
;                   |jt10_adpcm_div:u_div|                                                          ; 26.5 (26.5)          ; 27.5 (27.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|jt10_adpcm_div:u_div                                                                                             ; jt10_adpcm_div             ; work         ;
;             |jt12_dout:u_dout|                                                                    ; 4.0 (4.0)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_dout:u_dout                                                                                                                                                                     ; jt12_dout                  ; work         ;
;             |jt12_eg:u_eg|                                                                        ; 269.8 (21.3)         ; 303.1 (23.7)                     ; 33.4 (2.4)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 512 (22)            ; 433 (51)                  ; 0 (0)         ; 50                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg                                                                                                                                                                         ; jt12_eg                    ; work         ;
;                |altshift_taps:eg_V_rtl_0|                                                         ; 7.2 (0.0)            ; 7.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 50                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0                                                                                                                                                ; altshift_taps              ; work         ;
;                   |shift_taps_6gv:auto_generated|                                                 ; 7.2 (3.4)            ; 7.2 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 8 (3)                     ; 0 (0)         ; 50                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated                                                                                                                  ; shift_taps_6gv             ; work         ;
;                      |altsyncram_er91:altsyncram5|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 50                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|altsyncram_er91:altsyncram5                                                                                      ; altsyncram_er91            ; work         ;
;                      |cntr_rhf:cntr1|                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|cntr_rhf:cntr1                                                                                                   ; cntr_rhf                   ; work         ;
;                |jt12_eg_cnt:u_egcnt|                                                              ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt                                                                                                                                                     ; jt12_eg_cnt                ; work         ;
;                |jt12_eg_comb:u_comb|                                                              ; 85.4 (0.0)           ; 86.4 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb                                                                                                                                                     ; jt12_eg_comb               ; work         ;
;                   |jt12_eg_ctrl:u_ctrl|                                                           ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_ctrl:u_ctrl                                                                                                                                 ; jt12_eg_ctrl               ; work         ;
;                   |jt12_eg_final:u_final|                                                         ; 22.6 (22.6)          ; 22.7 (22.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_final:u_final                                                                                                                               ; jt12_eg_final              ; work         ;
;                   |jt12_eg_pure:u_pure|                                                           ; 25.8 (25.8)          ; 26.6 (26.6)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_pure:u_pure                                                                                                                                 ; jt12_eg_pure               ; work         ;
;                   |jt12_eg_step:u_step|                                                           ; 27.6 (27.6)          ; 27.7 (27.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step                                                                                                                                 ; jt12_eg_step               ; work         ;
;                |jt12_sh:u_cntsh|                                                                  ; 2.3 (2.3)            ; 10.2 (10.2)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh:u_cntsh                                                                                                                                                         ; jt12_sh                    ; work         ;
;                |jt12_sh_rst:u_egsh|                                                               ; 105.5 (105.5)        ; 105.9 (105.9)                    ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (210)           ; 211 (211)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_egsh                                                                                                                                                      ; jt12_sh_rst                ; work         ;
;                |jt12_sh_rst:u_egstate|                                                            ; 38.6 (38.6)          ; 38.6 (38.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_egstate                                                                                                                                                   ; jt12_sh_rst                ; work         ;
;                |jt12_sh_rst:u_konsh|                                                              ; 0.0 (0.0)            ; 11.5 (11.5)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_konsh                                                                                                                                                     ; jt12_sh_rst                ; work         ;
;                |jt12_sh_rst:u_ssg_inv|                                                            ; -0.2 (-0.2)          ; 9.9 (9.9)                        ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_ssg_inv                                                                                                                                                   ; jt12_sh_rst                ; work         ;
;             |jt12_lfo:gen_lfo.u_lfo|                                                              ; 10.5 (10.5)          ; 11.7 (11.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo                                                                                                                                                               ; jt12_lfo                   ; work         ;
;             |jt12_mmr:u_mmr|                                                                      ; 233.8 (93.6)         ; 803.1 (134.5)                    ; 569.4 (40.9)                                      ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 341 (118)           ; 1523 (234)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr                                                                                                                                                                       ; jt12_mmr                   ; work         ;
;                |jt12_div:u_div|                                                                   ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div                                                                                                                                                        ; jt12_div                   ; work         ;
;                |jt12_reg:u_reg|                                                                   ; 124.2 (27.9)         ; 653.1 (32.6)                     ; 529.0 (4.7)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 193 (64)            ; 1262 (11)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg                                                                                                                                                        ; jt12_reg                   ; work         ;
;                   |jt12_csr:u_csr0|                                                               ; 23.7 (2.2)           ; 263.4 (2.2)                      ; 239.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (5)              ; 528 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr0                                                                                                                                        ; jt12_csr                   ; work         ;
;                      |jt12_sh_rst:u_regch|                                                        ; 21.5 (21.5)          ; 261.2 (261.2)                    ; 239.8 (239.8)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 528 (528)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr0|jt12_sh_rst:u_regch                                                                                                                    ; jt12_sh_rst                ; work         ;
;                   |jt12_csr:u_csr1|                                                               ; 39.1 (5.2)           ; 262.1 (5.3)                      ; 223.1 (0.1)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 52 (13)             ; 529 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1                                                                                                                                        ; jt12_csr                   ; work         ;
;                      |jt12_sh_rst:u_regch|                                                        ; 34.0 (34.0)          ; 256.8 (256.8)                    ; 223.0 (223.0)                                     ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 39 (39)             ; 529 (529)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch                                                                                                                    ; jt12_sh_rst                ; work         ;
;                   |jt12_kon:u_kon|                                                                ; 7.0 (5.0)            ; 17.6 (6.1)                       ; 10.6 (1.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon                                                                                                                                         ; jt12_kon                   ; work         ;
;                      |jt12_sh_rst:u_konch0|                                                       ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|jt12_sh_rst:u_konch0                                                                                                                    ; jt12_sh_rst                ; work         ;
;                      |jt12_sh_rst:u_konch1|                                                       ; 0.3 (0.3)            ; 2.8 (2.8)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|jt12_sh_rst:u_konch1                                                                                                                    ; jt12_sh_rst                ; work         ;
;                      |jt12_sh_rst:u_konch2|                                                       ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|jt12_sh_rst:u_konch2                                                                                                                    ; jt12_sh_rst                ; work         ;
;                      |jt12_sh_rst:u_konch3|                                                       ; 0.7 (0.7)            ; 3.2 (3.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|jt12_sh_rst:u_konch3                                                                                                                    ; jt12_sh_rst                ; work         ;
;                   |jt12_mod:u_mod|                                                                ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod:u_mod                                                                                                                                         ; jt12_mod                   ; work         ;
;                   |jt12_sh_rst:u_regch|                                                           ; 18.8 (18.8)          ; 69.7 (69.7)                      ; 50.8 (50.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch                                                                                                                                    ; jt12_sh_rst                ; work         ;
;                   |jt12_sh_rst:u_regch_rl|                                                        ; 6.4 (6.4)            ; 6.4 (6.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch_rl                                                                                                                                 ; jt12_sh_rst                ; work         ;
;             |jt12_op:u_op|                                                                        ; 103.1 (96.6)         ; 113.9 (107.4)                    ; 12.5 (12.5)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 196 (183)           ; 71 (64)                   ; 0 (0)         ; 5944              ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op                                                                                                                                                                         ; jt12_op                    ; work         ;
;                |jt12_exprom:u_exprom|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom                                                                                                                                                    ; jt12_exprom                ; work         ;
;                   |altsyncram:explut_jt51_rtl_0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0                                                                                                                       ; altsyncram                 ; work         ;
;                      |altsyncram_g9e1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated                                                                                        ; altsyncram_g9e1            ; work         ;
;                |jt12_logsin:u_logsin|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin                                                                                                                                                    ; jt12_logsin                ; work         ;
;                   |altsyncram:sinelut_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin|altsyncram:sinelut_rtl_0                                                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_28e1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin|altsyncram:sinelut_rtl_0|altsyncram_28e1:auto_generated                                                                                            ; altsyncram_28e1            ; work         ;
;                |jt12_sh:phasemod_sh|                                                              ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 312               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh                                                                                                                                                     ; jt12_sh                    ; work         ;
;                   |altshift_taps:bits_rtl_0|                                                      ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 312               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0                                                                                                                            ; altshift_taps              ; work         ;
;                      |shift_taps_dgv:auto_generated|                                              ; 6.5 (2.5)            ; 6.5 (3.0)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 7 (3)                     ; 0 (0)         ; 312               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated                                                                                              ; shift_taps_dgv             ; work         ;
;                         |altsyncram_sr91:altsyncram5|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 312               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|altsyncram_sr91:altsyncram5                                                                  ; altsyncram_sr91            ; work         ;
;                         |cntr_shf:cntr1|                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|cntr_shf:cntr1                                                                               ; cntr_shf                   ; work         ;
;             |jt12_pg:u_pg|                                                                        ; 100.9 (8.5)          ; 353.9 (9.1)                      ; 253.4 (0.6)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 568 (28)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg                                                                                                                                                                         ; jt12_pg                    ; work         ;
;                |jt12_pg_comb:u_comb|                                                              ; 82.0 (0.0)           ; 83.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb                                                                                                                                                     ; jt12_pg_comb               ; work         ;
;                   |jt12_pg_dt:u_dt|                                                               ; 15.0 (15.0)          ; 15.6 (15.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_dt:u_dt                                                                                                                                     ; jt12_pg_dt                 ; work         ;
;                   |jt12_pg_inc:u_inc|                                                             ; 17.5 (17.5)          ; 17.8 (17.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_inc:u_inc                                                                                                                                   ; jt12_pg_inc                ; work         ;
;                   |jt12_pg_sum:u_sum|                                                             ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum                                                                                                                                   ; jt12_pg_sum                ; work         ;
;                   |jt12_pm:u_pm|                                                                  ; 30.7 (30.7)          ; 31.5 (31.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pm:u_pm                                                                                                                                        ; jt12_pm                    ; work         ;
;                |jt12_sh_rst:u_pad|                                                                ; 2.3 (2.3)            ; 27.3 (27.3)                      ; 24.9 (24.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_pad                                                                                                                                                       ; jt12_sh_rst                ; work         ;
;                |jt12_sh_rst:u_phsh|                                                               ; 8.0 (8.0)            ; 234.2 (234.2)                    ; 226.6 (226.6)                                     ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 480 (480)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh                                                                                                                                                      ; jt12_sh_rst                ; work         ;
;             |jt12_rst:gen_adpcm.u_rst|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_rst:gen_adpcm.u_rst                                                                                                                                                             ; jt12_rst                   ; work         ;
;             |jt12_timers:u_timers|                                                                ; 25.7 (0.0)           ; 25.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers                                                                                                                                                                 ; jt12_timers                ; work         ;
;                |jt12_timer:timer_A|                                                               ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_A                                                                                                                                              ; jt12_timer                 ; work         ;
;                |jt12_timer:timer_B|                                                               ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_B                                                                                                                                              ; jt12_timer                 ; work         ;
;             |jt49:gen_ssg.u_psg|                                                                  ; 180.0 (94.9)         ; 205.2 (117.4)                    ; 25.5 (22.9)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 274 (114)           ; 312 (194)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg                                                                                                                                                                   ; jt49                       ; work         ;
;                |jt49_cen:u_cen|                                                                   ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_cen:u_cen                                                                                                                                                    ; jt49_cen                   ; work         ;
;                |jt49_div:u_chA|                                                                   ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA                                                                                                                                                    ; jt49_div                   ; work         ;
;                |jt49_div:u_chB|                                                                   ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB                                                                                                                                                    ; jt49_div                   ; work         ;
;                |jt49_div:u_chC|                                                                   ; 10.2 (10.2)          ; 11.5 (11.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chC                                                                                                                                                    ; jt49_div                   ; work         ;
;                |jt49_div:u_envdiv|                                                                ; 15.6 (15.6)          ; 16.8 (16.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_envdiv                                                                                                                                                 ; jt49_div                   ; work         ;
;                |jt49_eg:u_env|                                                                    ; 10.7 (10.7)          ; 11.1 (11.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_eg:u_env                                                                                                                                                     ; jt49_eg                    ; work         ;
;                |jt49_exp:u_exp|                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_exp:u_exp                                                                                                                                                    ; jt49_exp                   ; work         ;
;                |jt49_noise:u_ng|                                                                  ; 17.7 (12.8)          ; 17.7 (12.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (8)              ; 27 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng                                                                                                                                                   ; jt49_noise                 ; work         ;
;                   |jt49_div:u_div|                                                                ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|jt49_div:u_div                                                                                                                                    ; jt49_div                   ; work         ;
;       |lspc2_a2:LSPC|                                                                             ; 339.4 (95.3)         ; 469.5 (104.4)                    ; 132.2 (10.2)                                      ; 2.1 (1.0)                        ; 0.0 (0.0)            ; 552 (203)           ; 584 (9)                   ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC                                                                                                                                                                                                    ; lspc2_a2                   ; work         ;
;          |FD2:R28A|                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:R28A                                                                                                                                                                                           ; FD2                        ; work         ;
;          |FD2:R32|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:R32                                                                                                                                                                                            ; FD2                        ; work         ;
;          |FD2:R35A|                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:R35A                                                                                                                                                                                           ; FD2                        ; work         ;
;          |FD2:R56A|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:R56A                                                                                                                                                                                           ; FD2                        ; work         ;
;          |FD2:T82A|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:T82A                                                                                                                                                                                           ; FD2                        ; work         ;
;          |FD2:T86|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:T86                                                                                                                                                                                            ; FD2                        ; work         ;
;          |FD2:U68A|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:U68A                                                                                                                                                                                           ; FD2                        ; work         ;
;          |FD2:U74A|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FD2:U74A                                                                                                                                                                                           ; FD2                        ; work         ;
;          |FDM:B18|                                                                                ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:B18                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:C68|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:C68                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:C71|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:C71                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:C75|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:C75                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:R179|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:R179                                                                                                                                                                                           ; FDM                        ; work         ;
;          |FDM:R50|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:R50                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:R53|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:R53                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:R69|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:R69                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:R88|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:R88                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:S171|                                                                               ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:S171                                                                                                                                                                                           ; FDM                        ; work         ;
;          |FDM:S183|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:S183                                                                                                                                                                                           ; FDM                        ; work         ;
;          |FDM:S48|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:S48                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:S55|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:S55                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:T53|                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:T53                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDM:U53|                                                                                ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDM:U53                                                                                                                                                                                            ; FDM                        ; work         ;
;          |FDPCell:O62|                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDPCell:O62                                                                                                                                                                                        ; FDPCell                    ; work         ;
;          |FDPCell:O69|                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDPCell:O69                                                                                                                                                                                        ; FDPCell                    ; work         ;
;          |FDPCell:P74|                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDPCell:P74                                                                                                                                                                                        ; FDPCell                    ; work         ;
;          |FDPCell:R63|                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDPCell:R63                                                                                                                                                                                        ; FDPCell                    ; work         ;
;          |FDPCell:R74|                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDPCell:R74                                                                                                                                                                                        ; FDPCell                    ; work         ;
;          |FDPCell:S137|                                                                           ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDPCell:S137                                                                                                                                                                                       ; FDPCell                    ; work         ;
;          |FDS16bit:E196|                                                                          ; 1.5 (0.0)            ; 7.8 (0.0)                        ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:E196                                                                                                                                                                                      ; FDS16bit                   ; work         ;
;             |FDSCell:CellA|                                                                       ; -0.3 (-0.3)          ; 2.0 (2.0)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:E196|FDSCell:CellA                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:CellB|                                                                       ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:E196|FDSCell:CellB                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:CellC|                                                                       ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:E196|FDSCell:CellC                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:CellD|                                                                       ; 1.1 (1.1)            ; 2.0 (2.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:E196|FDSCell:CellD                                                                                                                                                                        ; FDSCell                    ; work         ;
;          |FDS16bit:F14|                                                                           ; 4.8 (0.0)            ; 4.7 (0.0)                        ; 1.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:F14                                                                                                                                                                                       ; FDS16bit                   ; work         ;
;             |FDSCell:CellA|                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellA                                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:CellB|                                                                       ; 1.3 (1.3)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellB                                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:CellC|                                                                       ; 1.3 (1.3)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellC                                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:CellD|                                                                       ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellD                                                                                                                                                                         ; FDSCell                    ; work         ;
;          |FDSCell:G233|                                                                           ; -0.2 (-0.2)          ; 1.8 (1.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDSCell:G233                                                                                                                                                                                       ; FDSCell                    ; work         ;
;          |FDSCell:O175|                                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDSCell:O175                                                                                                                                                                                       ; FDSCell                    ; work         ;
;          |FDSCell:O227|                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDSCell:O227                                                                                                                                                                                       ; FDSCell                    ; work         ;
;          |FDSCell:Q87|                                                                            ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDSCell:Q87                                                                                                                                                                                        ; FDSCell                    ; work         ;
;          |FDSCell:S141|                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FDSCell:S141                                                                                                                                                                                       ; FDSCell                    ; work         ;
;          |FS1:P201|                                                                               ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|FS1:P201                                                                                                                                                                                           ; FS1                        ; work         ;
;          |LT4:T31|                                                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|LT4:T31                                                                                                                                                                                            ; LT4                        ; work         ;
;          |LT4:U24|                                                                                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|LT4:U24                                                                                                                                                                                            ; LT4                        ; work         ;
;          |autoanim:AA|                                                                            ; 8.5 (0.0)            ; 10.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|autoanim:AA                                                                                                                                                                                        ; autoanim                   ; work         ;
;             |C43:B91|                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:B91                                                                                                                                                                                ; C43                        ; work         ;
;             |C43:D151|                                                                            ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:D151                                                                                                                                                                               ; C43                        ; work         ;
;             |C43:E117|                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:E117                                                                                                                                                                               ; C43                        ; work         ;
;          |fast_cycle:FCY|                                                                         ; 72.4 (35.7)          ; 95.0 (41.9)                      ; 22.6 (6.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (81)            ; 146 (32)                  ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY                                                                                                                                                                                     ; fast_cycle                 ; work         ;
;             |C43:H198|                                                                            ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:H198                                                                                                                                                                            ; C43                        ; work         ;
;             |C43:I151|                                                                            ; 3.4 (3.4)            ; 4.0 (4.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:I151                                                                                                                                                                            ; C43                        ; work         ;
;             |C43:I189|                                                                            ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:I189                                                                                                                                                                            ; C43                        ; work         ;
;             |C43:J151|                                                                            ; 2.4 (2.4)            ; 4.0 (4.0)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:J151                                                                                                                                                                            ; C43                        ; work         ;
;             |FD2:T129A|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FD2:T129A                                                                                                                                                                           ; FD2                        ; work         ;
;             |FDM:I148|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:I148                                                                                                                                                                            ; FDM                        ; work         ;
;             |FDM:R91|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:R91                                                                                                                                                                             ; FDM                        ; work         ;
;             |FDM:S67|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:S67                                                                                                                                                                             ; FDM                        ; work         ;
;             |FDM:S74|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:S74                                                                                                                                                                             ; FDM                        ; work         ;
;             |FDM:T148|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:T148                                                                                                                                                                            ; FDM                        ; work         ;
;             |FDM:T66|                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:T66                                                                                                                                                                             ; FDM                        ; work         ;
;             |FDPCell:N93|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:N93                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDPCell:O98|                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:O98                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDPCell:R103|                                                                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:R103                                                                                                                                                                        ; FDPCell                    ; work         ;
;             |FDPCell:R109|                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:R109                                                                                                                                                                        ; FDPCell                    ; work         ;
;             |FDPCell:S111|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:S111                                                                                                                                                                        ; FDPCell                    ; work         ;
;             |FDRCell:T102|                                                                        ; 0.2 (0.2)            ; 0.9 (0.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDRCell:T102                                                                                                                                                                        ; FDRCell                    ; work         ;
;             |FDS16bit:L251|                                                                       ; 0.0 (0.0)            ; 8.0 (0.0)                        ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:L251                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:L251|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:L251|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:L251|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:L251|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDS16bit:N214|                                                                       ; 3.8 (0.0)            ; 4.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:N214                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:N214|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:N214|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:N214|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:N214|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:H165|                                                                        ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:H165                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:I32|                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:I32                                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:J117|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:J117                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:J178|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:J178                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:K178|                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:K178                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:M233|                                                                        ; 0.2 (0.2)            ; 1.8 (1.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:M233                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:M250|                                                                        ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:M250                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:M269|                                                                        ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:M269                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:O123|                                                                        ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O123                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:O141|                                                                        ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O141                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FS3:N98|                                                                             ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98                                                                                                                                                                             ; FS3                        ; work         ;
;             |altshift_taps:SR_SPR_PARAMS_rtl_0|                                                   ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0                                                                                                                                                   ; altshift_taps              ; work         ;
;                |shift_taps_quu:auto_generated|                                                    ; 3.8 (0.9)            ; 4.0 (0.9)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated                                                                                                                     ; shift_taps_quu             ; work         ;
;                   |altsyncram_dr91:altsyncram4|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4                                                                                         ; altsyncram_dr91            ; work         ;
;                   |cntr_ohf:cntr1|                                                                ; 2.5 (2.5)            ; 3.1 (3.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1                                                                                                      ; cntr_ohf                   ; work         ;
;          |hshrink:HSH|                                                                            ; 8.0 (3.3)            ; 8.0 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (13)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|hshrink:HSH                                                                                                                                                                                        ; hshrink                    ; work         ;
;             |FS2:T196|                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|hshrink:HSH|FS2:T196                                                                                                                                                                               ; FS2                        ; work         ;
;             |FS2:U193|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|hshrink:HSH|FS2:U193                                                                                                                                                                               ; FS2                        ; work         ;
;             |FS2:U226|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|hshrink:HSH|FS2:U226                                                                                                                                                                               ; FS2                        ; work         ;
;             |FS2:U243|                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|hshrink:HSH|FS2:U243                                                                                                                                                                               ; FS2                        ; work         ;
;          |irq:IRQ|                                                                                ; 4.3 (3.5)            ; 6.0 (3.5)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|irq:IRQ                                                                                                                                                                                            ; irq                        ; work         ;
;             |FD3:B52|                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|irq:IRQ|FD3:B52                                                                                                                                                                                    ; FD3                        ; work         ;
;             |FD3:B56|                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|irq:IRQ|FD3:B56                                                                                                                                                                                    ; FD3                        ; work         ;
;             |FD3:C52|                                                                             ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|irq:IRQ|FD3:C52                                                                                                                                                                                    ; FD3                        ; work         ;
;             |FDSCell:B32|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|irq:IRQ|FDSCell:B32                                                                                                                                                                                ; FDSCell                    ; work         ;
;          |lspc2_clk:LSPCCLK|                                                                      ; 5.5 (5.0)            ; 7.5 (7.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (9)              ; 9 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK                                                                                                                                                                                  ; lspc2_clk                  ; work         ;
;             |FD4:S219A|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A                                                                                                                                                                        ; FD4                        ; work         ;
;          |lspc_regs:REGS|                                                                         ; 24.2 (16.7)          ; 54.8 (17.8)                      ; 30.7 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (25)             ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS                                                                                                                                                                                     ; lspc_regs                  ; work         ;
;             |FDPCell:D28|                                                                         ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDPCell:D28                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDPCell:D34|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDPCell:D34                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDPCell:D38|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDPCell:D38                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDPCell:E74|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDPCell:E74                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDRCell:E61|                                                                         ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDRCell:E61                                                                                                                                                                         ; FDRCell                    ; work         ;
;             |FDS16bit:B138|                                                                       ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:B138                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:B138|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:B138|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:B138|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:B138|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDS16bit:F155|                                                                       ; 0.0 (0.0)            ; 7.8 (0.0)                        ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F155                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F155|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F155|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F155|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F155|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDS16bit:F47|                                                                        ; 0.0 (0.0)            ; 8.0 (0.0)                        ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47                                                                                                                                                                        ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47|FDSCell:CellA                                                                                                                                                          ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47|FDSCell:CellB                                                                                                                                                          ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47|FDSCell:CellC                                                                                                                                                          ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:F47|FDSCell:CellD                                                                                                                                                          ; FDSCell                    ; work         ;
;             |FDS16bit:H105|                                                                       ; 0.0 (0.0)            ; 7.8 (0.0)                        ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:H105|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:C87|                                                                         ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDSCell:C87                                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:E105|                                                                        ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDSCell:E105                                                                                                                                                                        ; FDSCell                    ; work         ;
;          |lspc_timer:TIMER|                                                                       ; 50.7 (5.1)           ; 66.8 (6.3)                       ; 16.2 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (12)             ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER                                                                                                                                                                                   ; lspc_timer                 ; work         ;
;             |C43:L127|                                                                            ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L127                                                                                                                                                                          ; C43                        ; work         ;
;             |C43:L16|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L16                                                                                                                                                                           ; C43                        ; work         ;
;             |C43:L51|                                                                             ; 5.7 (5.7)            ; 6.7 (6.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L51                                                                                                                                                                           ; C43                        ; work         ;
;             |C43:L81|                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L81                                                                                                                                                                           ; C43                        ; work         ;
;             |C43:M125|                                                                            ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:M125                                                                                                                                                                          ; C43                        ; work         ;
;             |C43:M18|                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:M18                                                                                                                                                                           ; C43                        ; work         ;
;             |C43:M54|                                                                             ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:M54                                                                                                                                                                           ; C43                        ; work         ;
;             |C43:N50|                                                                             ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:N50                                                                                                                                                                           ; C43                        ; work         ;
;             |FDM:E43|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDM:E43                                                                                                                                                                           ; FDM                        ; work         ;
;             |FDM:E46|                                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDM:E46                                                                                                                                                                           ; FDM                        ; work         ;
;             |FDM:J69|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDM:J69                                                                                                                                                                           ; FDM                        ; work         ;
;             |FDPCell:E10|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:E10                                                                                                                                                                       ; FDPCell                    ; work         ;
;             |FDPCell:E16|                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:E16                                                                                                                                                                       ; FDPCell                    ; work         ;
;             |FDPCell:E20|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:E20                                                                                                                                                                       ; FDPCell                    ; work         ;
;             |FDPCell:E32|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:E32                                                                                                                                                                       ; FDPCell                    ; work         ;
;             |FDPCell:E36|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:E36                                                                                                                                                                       ; FDPCell                    ; work         ;
;             |FDPCell:K18|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:K18                                                                                                                                                                       ; FDPCell                    ; work         ;
;             |FDS16bit:K104|                                                                       ; 0.0 (0.0)            ; 7.8 (0.0)                        ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K104                                                                                                                                                                     ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K104|FDSCell:CellA                                                                                                                                                       ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K104|FDSCell:CellB                                                                                                                                                       ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K104|FDSCell:CellC                                                                                                                                                       ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K104|FDSCell:CellD                                                                                                                                                       ; FDSCell                    ; work         ;
;             |FDS16bit:K31|                                                                        ; 0.3 (0.0)            ; 7.0 (0.0)                        ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K31                                                                                                                                                                      ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K31|FDSCell:CellA                                                                                                                                                        ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 1.4 (1.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K31|FDSCell:CellB                                                                                                                                                        ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K31|FDSCell:CellC                                                                                                                                                        ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDS16bit:K31|FDSCell:CellD                                                                                                                                                        ; FDSCell                    ; work         ;
;          |resetp:RSTP|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|resetp:RSTP                                                                                                                                                                                        ; resetp                     ; work         ;
;          |slow_cycle:SCY|                                                                         ; 24.4 (9.3)           ; 47.8 (11.3)                      ; 23.3 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (23)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY                                                                                                                                                                                     ; slow_cycle                 ; work         ;
;             |FD2:Q220|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FD2:Q220                                                                                                                                                                            ; FD2                        ; work         ;
;             |FD2:R289|                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FD2:R289                                                                                                                                                                            ; FD2                        ; work         ;
;             |FDM:H57|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:H57                                                                                                                                                                             ; FDM                        ; work         ;
;             |FDM:K166|                                                                            ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:K166                                                                                                                                                                            ; FDM                        ; work         ;
;             |FDM:N160|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:N160                                                                                                                                                                            ; FDM                        ; work         ;
;             |FDM:N165|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:N165                                                                                                                                                                            ; FDM                        ; work         ;
;             |FDM:O185|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:O185                                                                                                                                                                            ; FDM                        ; work         ;
;             |FDM:T75|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:T75                                                                                                                                                                             ; FDM                        ; work         ;
;             |FDPCell:O62|                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDPCell:O62                                                                                                                                                                         ; FDPCell                    ; work         ;
;             |FDPCell:Q106|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDPCell:Q106                                                                                                                                                                        ; FDPCell                    ; work         ;
;             |FDS16bit:D233|                                                                       ; 1.7 (0.0)            ; 6.2 (0.0)                        ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDS16bit:E233|                                                                       ; 2.1 (0.0)            ; 6.3 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.7 (0.7)            ; 1.8 (1.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:E233|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDS16bit:H233|                                                                       ; 4.7 (0.0)            ; 5.8 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H233                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H233|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H233|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H233|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H233|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDS16bit:H251|                                                                       ; 0.7 (0.0)            ; 7.7 (0.0)                        ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H251                                                                                                                                                                       ; FDS16bit                   ; work         ;
;                |FDSCell:CellA|                                                                    ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H251|FDSCell:CellA                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellB|                                                                    ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H251|FDSCell:CellB                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellC|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H251|FDSCell:CellC                                                                                                                                                         ; FDSCell                    ; work         ;
;                |FDSCell:CellD|                                                                    ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H251|FDSCell:CellD                                                                                                                                                         ; FDSCell                    ; work         ;
;             |FDSCell:C233|                                                                        ; 0.3 (0.3)            ; 1.6 (1.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDSCell:C233                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:D269|                                                                        ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDSCell:D269                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FDSCell:E251|                                                                        ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDSCell:E251                                                                                                                                                                        ; FDSCell                    ; work         ;
;             |FS1:Q162|                                                                            ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162                                                                                                                                                                            ; FS1                        ; work         ;
;          |videosync:VS|                                                                           ; 22.5 (22.2)          ; 30.9 (30.4)                      ; 8.4 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 37 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|videosync:VS                                                                                                                                                                                       ; videosync                  ; work         ;
;             |FD4:J251|                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|lspc2_a2:LSPC|videosync:VS|FD4:J251                                                                                                                                                                              ; FD4                        ; work         ;
;       |memcard:MEMCARD|                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD                                                                                                                                                                                                  ; memcard                    ; work         ;
;          |dpram:MEMCARDL|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD|dpram:MEMCARDL                                                                                                                                                                                   ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD|dpram:MEMCARDL|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                 ; work         ;
;                |altsyncram_6bo2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD|dpram:MEMCARDL|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated                                                                                                                    ; altsyncram_6bo2            ; work         ;
;          |dpram:MEMCARDU|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD|dpram:MEMCARDU                                                                                                                                                                                   ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD|dpram:MEMCARDU|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                 ; work         ;
;                |altsyncram_6bo2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|memcard:MEMCARD|dpram:MEMCARDU|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated                                                                                                                    ; altsyncram_6bo2            ; work         ;
;       |neo_273:NEO273|                                                                            ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_273:NEO273                                                                                                                                                                                                   ; neo_273                    ; work         ;
;       |neo_b1:B1|                                                                                 ; 95.3 (31.3)          ; 109.2 (33.8)                     ; 17.3 (5.8)                                        ; 3.4 (3.3)                        ; 0.0 (0.0)            ; 131 (36)            ; 127 (25)                  ; 0 (0)         ; 12288             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1                                                                                                                                                                                                        ; neo_b1                     ; work         ;
;          |linebuffer:RAMBL|                                                                       ; 14.0 (14.0)          ; 15.3 (15.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 24 (24)                   ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBL                                                                                                                                                                                       ; linebuffer                 ; work         ;
;             |spram:UR|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBL|spram:UR                                                                                                                                                                              ; spram                      ; work         ;
;                |dpram:ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBL|spram:UR|dpram:ram                                                                                                                                                                    ; dpram                      ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBL|spram:UR|dpram:ram|altsyncram:altsyncram_component                                                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_q7o2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBL|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated                                                                                                     ; altsyncram_q7o2            ; work         ;
;          |linebuffer:RAMBR|                                                                       ; 14.0 (14.0)          ; 16.3 (16.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 24 (24)                   ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBR                                                                                                                                                                                       ; linebuffer                 ; work         ;
;             |spram:UR|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBR|spram:UR                                                                                                                                                                              ; spram                      ; work         ;
;                |dpram:ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBR|spram:UR|dpram:ram                                                                                                                                                                    ; dpram                      ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBR|spram:UR|dpram:ram|altsyncram:altsyncram_component                                                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_q7o2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMBR|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated                                                                                                     ; altsyncram_q7o2            ; work         ;
;          |linebuffer:RAMTL|                                                                       ; 14.0 (14.0)          ; 18.0 (18.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 25 (25)                   ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTL                                                                                                                                                                                       ; linebuffer                 ; work         ;
;             |spram:UR|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTL|spram:UR                                                                                                                                                                              ; spram                      ; work         ;
;                |dpram:ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTL|spram:UR|dpram:ram                                                                                                                                                                    ; dpram                      ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTL|spram:UR|dpram:ram|altsyncram:altsyncram_component                                                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_q7o2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTL|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated                                                                                                     ; altsyncram_q7o2            ; work         ;
;          |linebuffer:RAMTR|                                                                       ; 14.0 (14.0)          ; 15.8 (15.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 25 (25)                   ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTR                                                                                                                                                                                       ; linebuffer                 ; work         ;
;             |spram:UR|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTR|spram:UR                                                                                                                                                                              ; spram                      ; work         ;
;                |dpram:ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTR|spram:UR|dpram:ram                                                                                                                                                                    ; dpram                      ; work         ;
;                   |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTR|spram:UR|dpram:ram|altsyncram:altsyncram_component                                                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_q7o2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|linebuffer:RAMTR|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated                                                                                                     ; altsyncram_q7o2            ; work         ;
;          |watchdog:WD|                                                                            ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 15 (15)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_b1:B1|watchdog:WD                                                                                                                                                                                            ; watchdog                   ; work         ;
;       |neo_c1:C1|                                                                                 ; 42.0 (15.2)          ; 51.6 (16.3)                      ; 9.9 (1.3)                                         ; 0.3 (0.2)                        ; 0.0 (0.0)            ; 69 (29)             ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_c1:C1                                                                                                                                                                                                        ; neo_c1                     ; work         ;
;          |c1_inputs:C1INPUTS|                                                                     ; 19.0 (19.0)          ; 21.7 (21.7)                      ; 2.8 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_c1:C1|c1_inputs:C1INPUTS                                                                                                                                                                                     ; c1_inputs                  ; work         ;
;          |c1_regs:C1REGS|                                                                         ; 5.8 (5.8)            ; 11.6 (11.6)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_c1:C1|c1_regs:C1REGS                                                                                                                                                                                         ; c1_regs                    ; work         ;
;          |c1_wait:C1WAIT|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_c1:C1|c1_wait:C1WAIT                                                                                                                                                                                         ; c1_wait                    ; work         ;
;       |neo_cmc:neo_cmc|                                                                           ; 260.3 (260.3)        ; 292.7 (292.7)                    ; 32.5 (32.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 380 (380)           ; 230 (230)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_cmc:neo_cmc                                                                                                                                                                                                  ; neo_cmc                    ; work         ;
;       |neo_d0:D0|                                                                                 ; 6.6 (0.0)            ; 8.8 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_d0:D0                                                                                                                                                                                                        ; neo_d0                     ; work         ;
;          |clocks:CLK|                                                                             ; 2.2 (2.2)            ; 4.3 (4.3)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_d0:D0|clocks:CLK                                                                                                                                                                                             ; clocks                     ; work         ;
;          |z80ctrl:Z80CTRL|                                                                        ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_d0:D0|z80ctrl:Z80CTRL                                                                                                                                                                                        ; z80ctrl                    ; work         ;
;       |neo_e0:E0|                                                                                 ; 5.0 (5.0)            ; 7.7 (7.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_e0:E0                                                                                                                                                                                                        ; neo_e0                     ; work         ;
;       |neo_f0:F0|                                                                                 ; 7.3 (7.3)            ; 11.8 (11.8)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_f0:F0                                                                                                                                                                                                        ; neo_f0                     ; work         ;
;       |neo_g0:G0|                                                                                 ; 27.2 (27.2)          ; 34.8 (34.8)                      ; 7.8 (7.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_g0:G0                                                                                                                                                                                                        ; neo_g0                     ; work         ;
;       |neo_pvc:neo_pvc|                                                                           ; 67.9 (67.9)          ; 81.0 (81.0)                      ; 15.2 (15.2)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 111 (111)           ; 69 (69)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc                                                                                                                                                                                                  ; neo_pvc                    ; work         ;
;          |dpram:RAML|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc|dpram:RAML                                                                                                                                                                                       ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc|dpram:RAML|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;                |altsyncram_6bo2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc|dpram:RAML|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated                                                                                                                        ; altsyncram_6bo2            ; work         ;
;          |dpram:RAMU|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc|dpram:RAMU                                                                                                                                                                                       ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc|dpram:RAMU|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;                |altsyncram_6bo2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_pvc:neo_pvc|dpram:RAMU|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated                                                                                                                        ; altsyncram_6bo2            ; work         ;
;       |neo_sma:neo_sma|                                                                           ; 120.9 (120.9)        ; 129.2 (129.2)                    ; 9.0 (9.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 164 (164)           ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_sma:neo_sma                                                                                                                                                                                                  ; neo_sma                    ; work         ;
;       |neo_zmc2:ZMC2|                                                                             ; 30.7 (0.0)           ; 30.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_zmc2:ZMC2                                                                                                                                                                                                    ; neo_zmc2                   ; work         ;
;          |zmc2_dot:ZMC2DOT|                                                                       ; 30.7 (30.7)          ; 30.7 (30.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT                                                                                                                                                                                   ; zmc2_dot                   ; work         ;
;       |pll:pll|                                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                          ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                        ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                ; altera_pll                 ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                               ; altera_cyclonev_pll        ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                               ; altera_cyclonev_pll_base   ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                  ; dps_extra_kick             ; work         ;
;       |pll_cfg:pll_cfg|                                                                           ; 550.8 (0.0)          ; 571.2 (0.0)                      ; 21.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 861 (0)             ; 207 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;          |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 550.8 (0.0)          ; 571.2 (0.0)                      ; 21.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 861 (0)             ; 207 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 550.8 (519.1)        ; 571.2 (537.7)                    ; 21.3 (19.5)                                       ; 1.0 (0.9)                        ; 0.0 (0.0)            ; 861 (806)           ; 207 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;                |dprio_mux:dprio_mux_inst|                                                         ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 3.8 (0.8)            ; 4.3 (0.8)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;                |self_reset:self_reset_inst|                                                       ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;       |sdram:ram1|                                                                                ; 212.5 (212.5)        ; 232.8 (232.8)                    ; 26.2 (26.2)                                       ; 5.9 (5.9)                        ; 0.0 (0.0)            ; 324 (324)           ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:ram1                                                                                                                                                                                                       ; sdram                      ; work         ;
;          |altddio_out:sdramclk_ddr|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:ram1|altddio_out:sdramclk_ddr                                                                                                                                                                              ; altddio_out                ; work         ;
;             |ddio_out_b2j:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:ram1|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                  ; ddio_out_b2j               ; work         ;
;       |sdram_mux:SDRAM_MUX|                                                                       ; 105.4 (105.4)        ; 138.5 (138.5)                    ; 37.0 (37.0)                                       ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 111 (111)           ; 210 (210)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram_mux:SDRAM_MUX                                                                                                                                                                                              ; sdram_mux                  ; work         ;
;       |spram:PALRAM|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:PALRAM                                                                                                                                                                                                     ; spram                      ; work         ;
;          |dpram:ram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:PALRAM|dpram:ram                                                                                                                                                                                           ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:PALRAM|dpram:ram|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_8eo2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:PALRAM|dpram:ram|altsyncram:altsyncram_component|altsyncram_8eo2:auto_generated                                                                                                                            ; altsyncram_8eo2            ; work         ;
;       |spram:UFV|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:UFV                                                                                                                                                                                                        ; spram                      ; work         ;
;          |dpram:ram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:UFV|dpram:ram                                                                                                                                                                                              ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:UFV|dpram:ram|altsyncram:altsyncram_component                                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_odo2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:UFV|dpram:ram|altsyncram:altsyncram_component|altsyncram_odo2:auto_generated                                                                                                                               ; altsyncram_odo2            ; work         ;
;       |spram:USV|                                                                                 ; 20.3 (0.0)           ; 21.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 2 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV                                                                                                                                                                                                        ; spram                      ; work         ;
;          |dpram:ram|                                                                              ; 20.3 (0.0)           ; 21.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 2 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV|dpram:ram                                                                                                                                                                                              ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 20.3 (0.0)           ; 21.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 2 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component                                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_oho2:auto_generated|                                                   ; 20.3 (0.5)           ; 21.5 (0.5)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 2 (2)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated                                                                                                                               ; altsyncram_oho2            ; work         ;
;                   |decode_11a:rden_decode_a|                                                      ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_11a:rden_decode_a                                                                                                      ; decode_11a                 ; work         ;
;                   |decode_8la:decode2|                                                            ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_8la:decode2                                                                                                            ; decode_8la                 ; work         ;
;                   |mux_7hb:mux4|                                                                  ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|mux_7hb:mux4                                                                                                                  ; mux_7hb                    ; work         ;
;       |spram:Z80RAM|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:Z80RAM                                                                                                                                                                                                     ; spram                      ; work         ;
;          |dpram:ram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:Z80RAM|dpram:ram                                                                                                                                                                                           ; dpram                      ; work         ;
;             |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:Z80RAM|dpram:ram|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_qao2:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|spram:Z80RAM|dpram:ram|altsyncram:altsyncram_component|altsyncram_qao2:auto_generated                                                                                                                            ; altsyncram_qao2            ; work         ;
;       |syslatch:SL|                                                                               ; 7.2 (7.2)            ; 9.3 (9.3)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|syslatch:SL                                                                                                                                                                                                      ; syslatch                   ; work         ;
;       |uPD4990:RTC|                                                                               ; 61.7 (61.7)          ; 72.0 (72.0)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|uPD4990:RTC                                                                                                                                                                                                      ; uPD4990                    ; work         ;
;       |video_cleaner:video_cleaner|                                                               ; 84.2 (9.4)           ; 114.3 (10.0)                     ; 30.0 (0.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (4)             ; 245 (26)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_cleaner:video_cleaner                                                                                                                                                                                      ; video_cleaner              ; work         ;
;          |s_fix:sync_h|                                                                           ; 36.8 (36.8)          ; 52.5 (52.5)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_cleaner:video_cleaner|s_fix:sync_h                                                                                                                                                                         ; s_fix                      ; work         ;
;          |s_fix:sync_v|                                                                           ; 38.0 (38.0)          ; 51.8 (51.8)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_cleaner:video_cleaner|s_fix:sync_v                                                                                                                                                                         ; s_fix                      ; work         ;
;       |video_freak:video_freak|                                                                   ; 308.4 (110.0)        ; 346.0 (118.7)                    ; 38.1 (9.1)                                        ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 383 (137)           ; 571 (199)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                          ; video_freak                ; work         ;
;          |sys_umul:mul|                                                                           ; 26.0 (26.0)          ; 32.8 (32.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|sys_umul:mul                                                                                                                                                                             ; sys_umul                   ; work         ;
;          |video_scale_int:scale|                                                                  ; 172.4 (118.9)        ; 194.6 (126.1)                    ; 22.2 (7.3)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 216 (159)           ; 296 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                                    ; video_scale_int            ; work         ;
;             |sys_udiv:div|                                                                        ; 26.7 (26.7)          ; 35.0 (35.0)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                                       ; sys_udiv                   ; work         ;
;             |sys_umul:mul|                                                                        ; 26.9 (26.9)          ; 33.5 (33.5)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                                       ; sys_umul                   ; work         ;
;       |video_mixer:video_mixer|                                                                   ; 703.0 (25.7)         ; 975.5 (33.8)                     ; 280.5 (9.1)                                       ; 8.0 (1.0)                        ; 0.0 (0.0)            ; 1023 (33)           ; 1444 (69)                 ; 0 (0)         ; 82944             ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer                                                                                                                                                                                          ; video_mixer                ; work         ;
;          |gamma_corr:gamma|                                                                       ; 23.5 (23.5)          ; 47.0 (47.0)                      ; 23.5 (23.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 85 (85)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                         ; gamma_corr                 ; work         ;
;             |altsyncram:gamma_curve_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_2aj1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated                                                                                                             ; altsyncram_2aj1            ; work         ;
;          |scandoubler:sd|                                                                         ; 653.8 (121.3)        ; 894.7 (168.2)                    ; 247.9 (47.2)                                      ; 7.0 (0.3)                        ; 0.0 (0.0)            ; 975 (219)           ; 1290 (295)                ; 0 (0)         ; 76800             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                           ; scandoubler                ; work         ;
;             |Hq2x:Hq2x|                                                                           ; 532.6 (194.8)        ; 726.5 (342.4)                    ; 200.7 (150.4)                                     ; 6.7 (2.8)                        ; 0.0 (0.0)            ; 756 (179)           ; 995 (638)                 ; 0 (0)         ; 76800             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                                                 ; Hq2x                       ; work         ;
;                |Blend:blender|                                                                    ; 273.2 (240.7)        ; 314.5 (280.8)                    ; 45.3 (44.0)                                       ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 438 (363)           ; 357 (357)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                                                   ; Blend                      ; work         ;
;                   |DiffCheck:diff_checker|                                                        ; 32.5 (32.5)          ; 33.8 (33.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                                            ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck0|                                                             ; 29.6 (29.6)          ; 33.9 (33.9)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                                            ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck1|                                                             ; 34.3 (34.3)          ; 34.7 (34.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                                            ; DiffCheck                  ; work         ;
;                |hq2x_buf:hq2x_out|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 61440             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                                               ; hq2x_buf                   ; work         ;
;                   |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 61440             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                                          ; altsyncram                 ; work         ;
;                      |altsyncram_k9n1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 61440             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_k9n1:auto_generated                                                                                           ; altsyncram_k9n1            ; work         ;
;                |hq2x_in:hq2x_in|                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                                                 ; hq2x_in                    ; work         ;
;                   |hq2x_buf:buf0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                                                   ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                         |altsyncram_86n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated                                                                               ; altsyncram_86n1            ; work         ;
;                   |hq2x_buf:buf1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                                                   ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                         |altsyncram_86n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated                                                                               ; altsyncram_86n1            ; work         ;
;       |zmc2_dot:ZMC2DOT|                                                                          ; 22.2 (22.2)          ; 24.0 (24.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|zmc2_dot:ZMC2DOT                                                                                                                                                                                                 ; zmc2_dot                   ; work         ;
;       |zmc:ZMC|                                                                                   ; 22.8 (22.8)          ; 25.4 (25.4)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|zmc:ZMC                                                                                                                                                                                                          ; zmc                        ; work         ;
;    |hdmi_config:hdmi_config|                                                                      ; 157.0 (99.4)         ; 161.0 (101.6)                    ; 4.0 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 228 (134)           ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                                  ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                                ; 57.6 (57.6)          ; 59.4 (59.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                                       ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                            ; 92.8 (29.2)          ; 95.3 (29.3)                      ; 2.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 169 (55)            ; 110 (43)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                        ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                   ; 63.7 (63.7)          ; 66.0 (66.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                                ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                                 ; 560.3 (560.3)        ; 592.1 (592.1)                    ; 32.8 (32.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 933 (933)           ; 599 (599)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                             ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                 ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                  ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                                  ; 546.2 (536.2)        ; 584.7 (574.2)                    ; 39.4 (38.9)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 940 (920)           ; 588 (576)                 ; 0 (0)         ; 32912             ; 6     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                              ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                                ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                                   ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                          ; 6.5 (2.5)            ; 6.5 (3.0)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 7 (3)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                                     ; shift_taps_ftu             ; work         ;
;             |altsyncram_po91:altsyncram5|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5                                                                                                                         ; altsyncram_po91            ; work         ;
;             |cntr_shf:cntr1|                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1                                                                                                                                      ; cntr_shf                   ; work         ;
;       |altshift_taps:rdout2_rtl_1|                                                                ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1                                                                                                                                                                                   ; altshift_taps              ; work         ;
;          |shift_taps_1vu:auto_generated|                                                          ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated                                                                                                                                                     ; shift_taps_1vu             ; work         ;
;             |altsyncram_or91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|altsyncram_or91:altsyncram4                                                                                                                         ; altsyncram_or91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|cntr_ohf:cntr1                                                                                                                                      ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                   ; altsyncram_i6k1            ; work         ;
;    |pll_audio:pll_audio|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                                      ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                        ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                              ; 964.0 (0.0)          ; 1065.7 (0.0)                     ; 109.9 (0.0)                                       ; 8.3 (0.0)                        ; 0.0 (0.0)            ; 1441 (0)            ; 635 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                          ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                      ; 964.0 (0.0)          ; 1065.7 (0.0)                     ; 109.9 (0.0)                                       ; 8.3 (0.0)                        ; 0.0 (0.0)            ; 1441 (0)            ; 635 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                                     ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|    ; 964.0 (804.9)        ; 1065.7 (895.3)                   ; 109.9 (97.3)                                      ; 8.3 (6.9)                        ; 0.0 (0.0)            ; 1441 (1163)         ; 635 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                 ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                            ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                            ; 98.5 (98.5)          ; 107.2 (107.2)                    ; 9.6 (9.6)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 167 (167)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                        ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                ; 41.3 (37.3)          ; 42.0 (38.0)                      ; 1.2 (1.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 77 (72)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                            ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4         ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                ; 6.3 (6.3)            ; 7.3 (7.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                            ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                             ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                               ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                          ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                      ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                        ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                            ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                                ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                                    ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                   ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                   ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                      ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                    ; 530.5 (530.5)        ; 574.2 (574.2)                    ; 47.9 (47.9)                                       ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 792 (792)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                                ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                     ; 38.1 (31.1)          ; 40.8 (33.8)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (52)             ; 14 (8)                    ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                                 ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 6 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                       ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                          ; 7.0 (3.3)            ; 7.0 (3.5)                        ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 6 (3)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                         ; shift_taps_uuu             ; work         ;
;             |altsyncram_nr91:altsyncram5|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 120               ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_nr91:altsyncram5                                                                                                             ; altsyncram_nr91            ; work         ;
;             |cntr_rhf:cntr1|                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_rhf:cntr1                                                                                                                          ; cntr_rhf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                      ; 37.3 (34.3)          ; 42.1 (39.1)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (60)             ; 16 (12)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                                  ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                        ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                          ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                          ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                              ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                           ; cntr_phf                   ; work         ;
;    |shadowmask:HDMI_shadowmask|                                                                   ; 120.3 (116.3)        ; 126.3 (122.3)                    ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 225 (217)           ; 179 (173)                 ; 0 (0)         ; 2928              ; 2     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask                                                                                                                                                                                               ; shadowmask                 ; work         ;
;       |altshift_taps:vid_rtl_0|                                                                   ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0                                                                                                                                                                       ; altshift_taps              ; work         ;
;          |shift_taps_0vu:auto_generated|                                                          ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated                                                                                                                                         ; shift_taps_0vu             ; work         ;
;             |altsyncram_rr91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_rr91:altsyncram4                                                                                                             ; altsyncram_rr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|cntr_uhf:cntr1                                                                                                                          ; cntr_uhf                   ; work         ;
;       |altsyncram:mask_lut_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_k9j1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0            ; |sys_top|shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated                                                                                                                                      ; altsyncram_k9j1            ; work         ;
;    |sync_fix:sync_h|                                                                              ; 38.7 (38.7)          ; 51.3 (51.3)                      ; 12.7 (12.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 67 (67)             ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                              ; 38.4 (38.4)          ; 52.0 (52.0)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                        ; 52.2 (0.3)           ; 63.8 (0.5)                       ; 11.6 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                                    ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                             ; 24.7 (24.7)          ; 30.5 (30.5)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                                      ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                             ; 27.2 (27.2)          ; 32.8 (32.8)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                                      ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                           ; 163.8 (22.7)         ; 188.0 (23.7)                     ; 24.2 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (43)            ; 238 (41)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                                       ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|                                      ; 64.3 (64.3)          ; 74.9 (74.9)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                      ; 18.8 (18.8)          ; 19.3 (19.3)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                      ; 56.5 (56.5)          ; 68.7 (68.7)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                            ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                              ; 101.8 (101.8)        ; 124.5 (124.5)                    ; 22.7 (22.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (196)           ; 184 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                          ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                       ; 123.7 (120.3)        ; 128.0 (124.2)                    ; 4.3 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 215 (208)           ; 172 (168)                 ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                                   ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                                  ; 3.3 (0.0)            ; 3.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_puu:auto_generated|                                                          ; 3.3 (0.8)            ; 3.8 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                            ; shift_taps_puu             ; work         ;
;             |altsyncram_br91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                                ; altsyncram_br91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
+---------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; LED[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                     ;                   ;         ;
; ADC_SDO                                         ;                   ;         ;
; SW[2]                                           ;                   ;         ;
; SDRAM_DQ[0]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[0]               ; 0                 ; 0       ;
; SDRAM_DQ[1]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[1]               ; 0                 ; 0       ;
; SDRAM_DQ[2]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[2]               ; 0                 ; 0       ;
; SDRAM_DQ[3]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[3]               ; 0                 ; 0       ;
; SDRAM_DQ[4]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[4]               ; 0                 ; 0       ;
; SDRAM_DQ[5]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[5]               ; 0                 ; 0       ;
; SDRAM_DQ[6]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[6]               ; 0                 ; 0       ;
; SDRAM_DQ[7]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[7]               ; 0                 ; 0       ;
; SDRAM_DQ[8]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[8]               ; 0                 ; 0       ;
; SDRAM_DQ[9]                                     ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[9]               ; 0                 ; 0       ;
; SDRAM_DQ[10]                                    ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[10]              ; 0                 ; 0       ;
; SDRAM_DQ[11]                                    ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[11]              ; 0                 ; 0       ;
; SDRAM_DQ[12]                                    ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[12]              ; 0                 ; 0       ;
; SDRAM_DQ[13]                                    ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[13]              ; 0                 ; 0       ;
; SDRAM_DQ[14]                                    ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[14]              ; 0                 ; 0       ;
; SDRAM_DQ[15]                                    ;                   ;         ;
;      - emu:emu|sdram:ram1|dout[15]              ; 0                 ; 0       ;
; SDIO_DAT[3]                                     ;                   ;         ;
; SDIO_CMD                                        ;                   ;         ;
; IO_SDA                                          ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3     ; 0                 ; 0       ;
; USER_IO[2]                                      ;                   ;         ;
; USER_IO[4]                                      ;                   ;         ;
; USER_IO[5]                                      ;                   ;         ;
; HDMI_I2C_SDA                                    ;                   ;         ;
;      - hdmi_i2c                                 ; 0                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~0 ; 0                 ; 0       ;
; VGA_HS                                          ;                   ;         ;
; SDCD_SPDIF                                      ;                   ;         ;
; SDIO_DAT[0]                                     ;                   ;         ;
; SDIO_DAT[1]                                     ;                   ;         ;
; SDIO_DAT[2]                                     ;                   ;         ;
; USER_IO[0]                                      ;                   ;         ;
; USER_IO[1]                                      ;                   ;         ;
; USER_IO[3]                                      ;                   ;         ;
; USER_IO[6]                                      ;                   ;         ;
; SW[3]                                           ;                   ;         ;
;      - AUDIO_L~output                           ; 0                 ; 0       ;
;      - AUDIO_R~output                           ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                       ; 0                 ; 0       ;
;      - LED_POWER~output                         ; 0                 ; 0       ;
;      - comb~18                                  ; 0                 ; 0       ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - LED_USER~1                               ; 0                 ; 0       ;
;      - LED_HDD~1                                ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                             ; 0                 ; 0       ;
; BTN_RESET                                       ;                   ;         ;
;      - btn_r                                    ; 1                 ; 0       ;
; FPGA_CLK2_50                                    ;                   ;         ;
; FPGA_CLK1_50                                    ;                   ;         ;
; FPGA_CLK3_50                                    ;                   ;         ;
; SW[0]                                           ;                   ;         ;
;      - AUDIO_L~1                                ; 1                 ; 0       ;
;      - AUDIO_R~1                                ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                            ; 1                 ; 0       ;
; VGA_EN                                          ;                   ;         ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - SD_SPI_CS~1                              ; 0                 ; 0       ;
; BTN_OSD                                         ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; KEY[0]                                          ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; BTN_USER                                        ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; KEY[1]                                          ;                   ;         ;
;      - deb_user~0                               ; 0                 ; 0       ;
; SW[1]                                           ;                   ;         ;
;      - USER_IO~14                               ; 0                 ; 0       ;
;      - USER_IO~15                               ; 0                 ; 0       ;
;      - USER_IO~16                               ; 0                 ; 0       ;
; HDMI_TX_INT                                     ;                   ;         ;
;      - comb~32                                  ; 1                 ; 0       ;
+-------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+--------------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                                                                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                                                        ; Clock Select 0 ; Clock Select 1 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+--------------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                                  ; MLABCELL_X28_Y51_N54                         ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FB_EN                                                                                                                                                                                                       ; FF_X19_Y62_N53                               ; 51      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                                ; PIN_V11                                      ; 1223    ; Clock                                                                    ; yes    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                                ; PIN_Y13                                      ; 397     ; Clock                                                                    ; yes    ; Global Clock         ; GCLK0            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HBP[0]~1                                                                                                                                                                                                    ; LABCELL_X30_Y60_N54                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HEIGHT[0]~0                                                                                                                                                                                                 ; LABCELL_X22_Y60_N12                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HFP[0]~0                                                                                                                                                                                                    ; MLABCELL_X34_Y58_N21                         ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                                   ; LABCELL_X24_Y46_N6                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HS[0]~0                                                                                                                                                                                                     ; LABCELL_X30_Y56_N39                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_BASE[0]~1                                                                                                                                                                                               ; MLABCELL_X39_Y57_N12                         ; 20      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_BASE[16]~2                                                                                                                                                                                              ; LABCELL_X37_Y57_N6                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                      ; FF_X28_Y51_N14                               ; 87      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_FMT[0]~0                                                                                                                                                                                                ; LABCELL_X24_Y44_N24                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                             ; LABCELL_X23_Y61_N48                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HMAX[0]~0                                                                                                                                                                                               ; LABCELL_X24_Y44_N12                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HMIN[0]~0                                                                                                                                                                                               ; LABCELL_X24_Y44_N30                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                             ; LABCELL_X24_Y44_N36                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_VMAX[0]~0                                                                                                                                                                                               ; LABCELL_X24_Y44_N9                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_VMIN[0]~0                                                                                                                                                                                               ; LABCELL_X24_Y44_N27                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_WIDTH[0]~0                                                                                                                                                                                              ; LABCELL_X23_Y48_N24                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                                 ; MLABCELL_X65_Y5_N6                           ; 36      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                                 ; LABCELL_X31_Y51_N36                          ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                                 ; MLABCELL_X28_Y52_N36                         ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                                 ; LABCELL_X22_Y13_N48                          ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; SW[3]                                                                                                                                                                                                       ; PIN_W20                                      ; 9       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VBP[0]~2                                                                                                                                                                                                    ; MLABCELL_X21_Y60_N0                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VFP[0]~0                                                                                                                                                                                                    ; LABCELL_X30_Y60_N30                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                     ; MLABCELL_X78_Y2_N12                          ; 20      ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VSET[0]~1                                                                                                                                                                                                   ; LABCELL_X23_Y46_N30                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VS[0]~2                                                                                                                                                                                                     ; LABCELL_X22_Y60_N15                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; WIDTH[0]~2                                                                                                                                                                                                  ; LABCELL_X29_Y52_N36                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; WideNor0                                                                                                                                                                                                    ; MLABCELL_X65_Y5_N48                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[0]~13                                                                                                                                                                                                   ; MLABCELL_X25_Y42_N51                         ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[13]~25                                                                                                                                                                                                  ; LABCELL_X27_Y44_N9                           ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[21]~2                                                                                                                                                                                                   ; LABCELL_X27_Y44_N51                          ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[25]~0                                                                                                                                                                                                   ; MLABCELL_X28_Y43_N33                         ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[34]~4                                                                                                                                                                                                   ; LABCELL_X27_Y44_N45                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx_att[2]~1                                                                                                                                                                                                ; LABCELL_X27_Y44_N48                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; adj_address[2]~0                                                                                                                                                                                            ; LABCELL_X10_Y12_N33                          ; 37      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; adj_write                                                                                                                                                                                                   ; FF_X10_Y12_N32                               ; 45      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|Equal0~29                                                                                                                                                                                         ; LABCELL_X46_Y72_N48                          ; 71      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                       ; LABCELL_X48_Y64_N54                          ; 27      ; Clock enable, Sync. load                                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|buf_info[0]~0                                                                                                                                                                                     ; MLABCELL_X47_Y74_N54                         ; 61      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                    ; LABCELL_X42_Y70_N39                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ce_cnt[5]~1                                                                                                                                                                                       ; LABCELL_X42_Y70_N18                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ce_cnt[5]~2                                                                                                                                                                                       ; LABCELL_X43_Y70_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|len[15]~2                                                                                                                                                                                         ; LABCELL_X40_Y71_N18                          ; 9       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|len[15]~3                                                                                                                                                                                         ; LABCELL_X40_Y71_N21                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|pcm_l[0]~1                                                                                                                                                                                        ; LABCELL_X42_Y70_N54                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ram_req~0                                                                                                                                                                                         ; LABCELL_X40_Y71_N6                           ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|readdata[21]~1                                                                                                                                                                                    ; LABCELL_X45_Y57_N24                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|readdata[32]~0                                                                                                                                                                                    ; LABCELL_X45_Y57_N15                          ; 33      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                          ; FF_X42_Y70_N29                               ; 57      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always10~0                                                                                                                                                                                                  ; LABCELL_X18_Y16_N48                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always12~0                                                                                                                                                                                                  ; LABCELL_X17_Y39_N54                          ; 21      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always1~0                                                                                                                                                                                                   ; LABCELL_X31_Y40_N15                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always3~0                                                                                                                                                                                                   ; MLABCELL_X28_Y40_N9                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always8~0                                                                                                                                                                                                   ; LABCELL_X17_Y17_N39                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always9~0                                                                                                                                                                                                   ; LABCELL_X10_Y12_N0                           ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always9~1                                                                                                                                                                                                   ; LABCELL_X10_Y12_N45                          ; 37      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ar_md_div[11]~0                                                                                                                                                                                             ; LABCELL_X29_Y53_N0                           ; 36      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ar_md_start                                                                                                                                                                                                 ; FF_X28_Y51_N11                               ; 79      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc1x[12]~0                                                                                                                                                                                                 ; LABCELL_X31_Y48_N3                           ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc1y[12]~1                                                                                                                                                                                                 ; LABCELL_X30_Y47_N45                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc2x[12]~0                                                                                                                                                                                                 ; LABCELL_X29_Y48_N42                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc2y[12]~0                                                                                                                                                                                                 ; LABCELL_X30_Y47_N3                           ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arx[0]~0                                                                                                                                                                                                    ; LABCELL_X31_Y48_N51                          ; 25      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                        ; LABCELL_X27_Y65_N57                          ; 18      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                        ; LABCELL_X33_Y55_N51                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                        ; LABCELL_X33_Y51_N51                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                        ; LABCELL_X31_Y61_N51                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                        ; MLABCELL_X21_Y55_N51                         ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                        ; LABCELL_X31_Y59_N51                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                        ; MLABCELL_X21_Y59_N51                         ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                         ; LABCELL_X29_Y69_N51                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                      ; MLABCELL_X25_Y55_N45                         ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                      ; LABCELL_X24_Y55_N30                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                      ; LABCELL_X24_Y55_N42                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                      ; LABCELL_X24_Y55_N39                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal10~1                                                                                                                                                                                       ; MLABCELL_X25_Y68_N54                         ; 30      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                       ; LABCELL_X27_Y62_N54                          ; 30      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                       ; LABCELL_X19_Y63_N45                          ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                        ; LABCELL_X35_Y71_N48                          ; 15      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|InAT~4                                                                                                                                                                                          ; LABCELL_X24_Y68_N51                          ; 13      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|InAT~5                                                                                                                                                                                          ; LABCELL_X30_Y70_N36                          ; 14      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan27~12                                                                                                                                                                                   ; MLABCELL_X28_Y62_N15                         ; 12      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan28~8                                                                                                                                                                                    ; MLABCELL_X28_Y60_N54                         ; 12      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                    ; LABCELL_X18_Y61_N54                          ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Mux419~0                                                                                                                                                                                        ; LABCELL_X37_Y65_N33                          ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                                ; MLABCELL_X39_Y60_N3                          ; 28      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                      ; FF_X33_Y59_N53                               ; 63      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                              ; LABCELL_X33_Y61_N33                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                                   ; MLABCELL_X39_Y60_N33                         ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                               ; MLABCELL_X34_Y62_N42                         ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                    ; FF_X23_Y59_N20                               ; 187     ; Async. clear, Clock enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                                 ; FF_X39_Y60_N44                               ; 34      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                    ; MLABCELL_X34_Y62_N39                         ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                                 ; LABCELL_X36_Y60_N42                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                          ; FF_X34_Y62_N11                               ; 4       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                    ; MLABCELL_X34_Y66_N33                         ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~2                                                                                                                                                                                   ; LABCELL_X40_Y67_N0                           ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                    ; LABCELL_X36_Y68_N57                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_dw[0]~1                                                                                                                                                                                       ; LABCELL_X35_Y68_N51                          ; 128     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hacc[12]~1                                                                                                                                                                                    ; LABCELL_X35_Y68_N15                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~2                                                                                                                                                                                    ; LABCELL_X40_Y67_N3                           ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                         ; FF_X30_Y69_N44                               ; 44      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_himax[0]~0                                                                                                                                                                                    ; LABCELL_X31_Y70_N24                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix.b[7]~0                                                                                                                                                                                   ; MLABCELL_X25_Y71_N36                         ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix.g[2]~0                                                                                                                                                                                   ; MLABCELL_X21_Y69_N51                         ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix.r[2]~0                                                                                                                                                                                   ; MLABCELL_X21_Y71_N57                         ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lrad[0]~0                                                                                                                                                                                     ; MLABCELL_X25_Y70_N48                         ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lwad[0]~0                                                                                                                                                                                     ; MLABCELL_X25_Y72_N54                         ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                           ; FF_X24_Y68_N17                               ; 18      ; Sync. clear, Write enable                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                           ; FF_X25_Y68_N2                                ; 21      ; Read enable, Sync. clear                                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pix.b[2]~0                                                                                                                                                                                    ; LABCELL_X31_Y69_N12                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pix.g[0]~0                                                                                                                                                                                    ; MLABCELL_X25_Y73_N9                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pix.r[0]~0                                                                                                                                                                                    ; LABCELL_X33_Y71_N57                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                      ; FF_X31_Y70_N2                                ; 82      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                      ; FF_X29_Y69_N2                                ; 180     ; Async. clear, Clock enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_shift[43]~0                                                                                                                                                                                   ; LABCELL_X24_Y68_N0                           ; 171     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_v_frac[8]~0                                                                                                                                                                                   ; LABCELL_X29_Y71_N21                          ; 26      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_v_frac[8]~1                                                                                                                                                                                   ; LABCELL_X30_Y71_N6                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                    ; LABCELL_X30_Y69_N45                          ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vcpt[3]~0                                                                                                                                                                                     ; LABCELL_X31_Y70_N39                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                         ; FF_X31_Y69_N32                               ; 42      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vimax[0]~0                                                                                                                                                                                    ; LABCELL_X31_Y70_N18                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vmax[0]~0                                                                                                                                                                                     ; LABCELL_X31_Y70_N48                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vs_pre~0                                                                                                                                                                                      ; LABCELL_X35_Y68_N30                          ; 355     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wad[0]~1                                                                                                                                                                                      ; LABCELL_X40_Y66_N6                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                                   ; MLABCELL_X34_Y66_N54                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                                   ; MLABCELL_X34_Y66_N27                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wline_mem~0                                                                                                                                                                                   ; MLABCELL_X34_Y66_N30                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                            ; FF_X40_Y66_N53                               ; 1       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                        ; LABCELL_X40_Y67_N30                          ; 38      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wr~DUPLICATE                                                                                                                                                                                  ; FF_X40_Y66_N52                               ; 3       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_acpt[3]~1                                                                                                                                                                                     ; LABCELL_X22_Y68_N6                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_adrs[22]~12                                                                                                                                                                                   ; MLABCELL_X21_Y62_N36                         ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                    ; LABCELL_X18_Y64_N33                          ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_altx[3]~1                                                                                                                                                                                     ; LABCELL_X18_Y66_N57                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                    ; FF_X19_Y68_N59                               ; 66      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                    ; FF_X18_Y66_N38                               ; 30      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                     ; LABCELL_X18_Y66_N6                           ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                         ; FF_X22_Y68_N26                               ; 49      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                                 ; DSP_X32_Y69_N0                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                                 ; DSP_X32_Y65_N0                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                                 ; DSP_X32_Y67_N0                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~0                                                                                                                                                                               ; MLABCELL_X21_Y68_N12                         ; 39      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                                   ; LABCELL_X23_Y68_N36                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                      ; FF_X23_Y65_N56                               ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                                  ; LABCELL_X36_Y61_N33                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                                  ; LABCELL_X36_Y61_N3                           ; 73      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpixs.r[7]~0                                                                                                                                                                                  ; LABCELL_X37_Y64_N21                          ; 166     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~1                                                                                                                                                                                    ; LABCELL_X24_Y62_N9                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                                  ; LABCELL_X24_Y65_N27                          ; 26      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~0                                                                                                                                                                                 ; MLABCELL_X21_Y68_N48                         ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_last1~1                                                                                                                                                                                       ; LABCELL_X19_Y67_N54                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_lastv[0]~3                                                                                                                                                                                    ; LABCELL_X19_Y68_N42                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_lastv[1]~5                                                                                                                                                                                    ; LABCELL_X19_Y68_N45                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~1                                                                                                                                                                                    ; LABCELL_X24_Y62_N54                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_off[2][3]~8                                                                                                                                                                                   ; MLABCELL_X21_Y64_N33                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                        ; FF_X27_Y55_N53                               ; 24      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                       ; LABCELL_X18_Y64_N9                           ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                                   ; LABCELL_X24_Y66_N57                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                      ; FF_X21_Y68_N53                               ; 396     ; Async. clear, Clock enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_shift[126]~4                                                                                                                                                                                  ; LABCELL_X36_Y64_N42                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                                 ; DSP_X20_Y51_N0                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                                 ; DSP_X20_Y61_N0                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                                 ; DSP_X20_Y49_N0                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                    ; MLABCELL_X21_Y61_N48                         ; 27      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                    ; LABCELL_X19_Y61_N42                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                               ; MLABCELL_X28_Y62_N3                          ; 48      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                    ; MLABCELL_X21_Y61_N42                         ; 26      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                    ; LABCELL_X22_Y61_N3                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                      ; FF_X23_Y65_N59                               ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                         ; FF_X21_Y62_N31                               ; 5       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                         ; FF_X21_Y62_N52                               ; 5       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                         ; FF_X21_Y62_N4                                ; 5       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                         ; FF_X21_Y62_N55                               ; 5       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                       ; FF_X25_Y55_N41                               ; 1       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                       ; FF_X25_Y55_N38                               ; 1       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                      ; LABCELL_X19_Y61_N39                          ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                    ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 133     ; Clock                                                                    ; yes    ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                     ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 92      ; Async. clear, Clock enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                               ; LABCELL_X12_Y69_N21                          ; 39      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                               ; MLABCELL_X15_Y72_N18                         ; 39      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|Equal0~6                                                                                                                                                                                ; LABCELL_X33_Y41_N12                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|Equal1~8                                                                                                                                                                                ; MLABCELL_X34_Y38_N36                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                                ; FF_X27_Y46_N17                               ; 140     ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0]~0                                                                                                                                                        ; LABCELL_X27_Y46_N42                          ; 168     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out_m[0]~0                                                                                                                                                        ; LABCELL_X27_Y46_N3                           ; 136     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                             ; LABCELL_X11_Y64_N54                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                             ; LABCELL_X24_Y47_N54                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                                ; LABCELL_X19_Y60_N3                           ; 12      ; Clock enable, Sync. load                                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                                   ; FF_X17_Y63_N14                               ; 33      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|Add2~4                                                                                                                                                             ; LABCELL_X12_Y61_N24                          ; 34      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0~1                                                                                                                                                      ; LABCELL_X17_Y56_N36                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                           ; LABCELL_X19_Y59_N9                           ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                           ; LABCELL_X16_Y58_N33                          ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                                  ; LABCELL_X27_Y46_N18                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                              ; LABCELL_X16_Y63_N57                          ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~0                                                                                                                                                                    ; LABCELL_X22_Y56_N54                          ; 7       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~1                                                                                                                                                                    ; LABCELL_X22_Y56_N0                           ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                      ; LABCELL_X22_Y56_N30                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                                 ; FF_X12_Y57_N41                               ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                               ; FF_X19_Y60_N14                               ; 371     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                                  ; LABCELL_X19_Y54_N30                          ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                           ; FF_X18_Y55_N20                               ; 34      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                        ; LABCELL_X19_Y55_N9                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                       ; FF_X19_Y54_N2                                ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cfg_dis~1                                                                                                                                                                                                   ; LABCELL_X18_Y30_N3                           ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cfg_set~0                                                                                                                                                                                                   ; LABCELL_X24_Y46_N42                          ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cmd[5]~0                                                                                                                                                                                                    ; LABCELL_X23_Y46_N6                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; coef_wr~0                                                                                                                                                                                                   ; LABCELL_X23_Y46_N51                          ; 20      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~0                                                                                                                                                                                                      ; LABCELL_X18_Y30_N33                          ; 41      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~29                                                                                                                                                                                                     ; MLABCELL_X25_Y46_N36                         ; 359     ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~32                                                                                                                                                                                                     ; LABCELL_X17_Y17_N0                           ; 12      ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~69                                                                                                                                                                                                     ; LABCELL_X16_Y30_N21                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                                  ; LABCELL_X23_Y50_N54                          ; 19      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|hs_len[2]~0                                                                                                                                                                                ; MLABCELL_X21_Y50_N15                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|line_len[1]~0                                                                                                                                                                              ; MLABCELL_X21_Y50_N27                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                                   ; MLABCELL_X21_Y12_N42                         ; 17      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|hs_len[6]~0                                                                                                                                                                                 ; MLABCELL_X21_Y12_N9                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                               ; MLABCELL_X21_Y12_N12                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~1                                                                                                                                                                                    ; LABCELL_X46_Y58_N36                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~0                                                                                                                                                                                    ; LABCELL_X46_Y58_N48                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                                   ; LABCELL_X46_Y58_N42                          ; 31      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ch~0                                                                                                                                                                                        ; LABCELL_X42_Y61_N51                          ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                               ; LABCELL_X42_Y61_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                    ; FF_X42_Y61_N29                               ; 2       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                     ; LABCELL_X43_Y58_N51                          ; 65      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                     ; LABCELL_X43_Y58_N15                          ; 49      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                       ; FF_X42_Y61_N50                               ; 16      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ADPCMA_ACK_COUNTER[5]~0                                                                                                                                                                             ; LABCELL_X33_Y29_N15                          ; 7       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|CROM_START[4]~5                                                                                                                                                                                     ; LABCELL_X36_Y24_N30                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|CROM_START~0                                                                                                                                                                                        ; MLABCELL_X25_Y26_N48                         ; 160     ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Equal29~0                                                                                                                                                                                           ; LABCELL_X48_Y29_N39                          ; 33      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Equal30~0                                                                                                                                                                                           ; MLABCELL_X34_Y29_N48                         ; 35      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Equal40~0                                                                                                                                                                                           ; LABCELL_X36_Y21_N18                          ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Equal9~0                                                                                                                                                                                            ; LABCELL_X40_Y26_N12                          ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|LessThan4~0                                                                                                                                                                                         ; LABCELL_X23_Y25_N51                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|SYSTEM_TYPE[1]                                                                                                                                                                                      ; FF_X36_Y17_N17                               ; 124     ; Clock enable, Sync. clear, Sync. load                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|TRASH_ADDR[11]~0                                                                                                                                                                                    ; LABCELL_X36_Y18_N45                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|VSync~1                                                                                                                                                                                             ; LABCELL_X36_Y21_N9                           ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|WideAnd0~0                                                                                                                                                                                          ; LABCELL_X27_Y14_N33                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Z80_nRESET~0                                                                                                                                                                                        ; LABCELL_X48_Y24_N57                          ; 199     ; Async. clear, Clock enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always14~0                                                                                                                                                                                          ; LABCELL_X29_Y25_N18                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always14~1                                                                                                                                                                                          ; LABCELL_X27_Y25_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always15~0                                                                                                                                                                                          ; LABCELL_X36_Y20_N15                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always17~0                                                                                                                                                                                          ; LABCELL_X53_Y32_N48                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always1~0                                                                                                                                                                                           ; LABCELL_X85_Y6_N54                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always21~0                                                                                                                                                                                          ; LABCELL_X19_Y19_N42                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always22~0                                                                                                                                                                                          ; LABCELL_X36_Y21_N24                          ; 9       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always2~1                                                                                                                                                                                           ; LABCELL_X36_Y18_N3                           ; 19      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_a|w_anode506w[2]~0                                                                  ; LABCELL_X22_Y16_N42                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_a|w_anode506w[2]~1                                                                  ; LABCELL_X22_Y16_N48                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_a|w_anode506w[2]~2                                                                  ; LABCELL_X27_Y12_N33                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode445w[2]                                                                          ; LABCELL_X22_Y16_N30                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode458w[2]~0                                                                        ; LABCELL_X35_Y23_N9                           ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode466w[2]~2                                                                        ; LABCELL_X22_Y16_N21                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode474w[2]~0                                                                        ; LABCELL_X35_Y23_N39                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b|w_anode506w[2]~0                                                                  ; LABCELL_X23_Y24_N36                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b|w_anode506w[2]~1                                                                  ; LABCELL_X23_Y24_N54                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b|w_anode506w[2]~2                                                                  ; LABCELL_X23_Y25_N54                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode445w[2]                                                                          ; LABCELL_X22_Y16_N6                           ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode458w[2]~0                                                                        ; LABCELL_X22_Y16_N27                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode466w[2]~1                                                                        ; LABCELL_X22_Y16_N54                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode474w[2]~0                                                                        ; LABCELL_X22_Y16_N57                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode445w[2]~0                                                                        ; LABCELL_X23_Y24_N18                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode458w[2]~0                                                                        ; LABCELL_X23_Y24_N39                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode466w[2]~0                                                                        ; LABCELL_X23_Y24_N21                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode474w[2]~0                                                                        ; LABCELL_X23_Y24_N57                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|bk_rd~2                                                                                                                                                                                             ; MLABCELL_X25_Y26_N30                         ; 43      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|bk_rd~5                                                                                                                                                                                             ; LABCELL_X24_Y24_N51                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|bk_state                                                                                                                                                                                            ; FF_X25_Y26_N2                                ; 48      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CACHE_ADDR[0]~4                                                                                                                                                                     ; LABCELL_X24_Y20_N36                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CACHE_ADDR[3]~2                                                                                                                                                                     ; LABCELL_X24_Y20_N18                          ; 13      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CACHE_WR~0                                                                                                                                                                          ; LABCELL_X19_Y23_N12                          ; 2       ; Read enable, Write enable                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CDD_DIN[3]~0                                                                                                                                                                        ; LABCELL_X22_Y21_N51                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_BANK_SPR[1]~0                                                                                                                                                                    ; LABCELL_X22_Y21_N9                           ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_FIX_EN~0                                                                                                                                                                         ; LABCELL_X22_Y21_N36                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_SPR_EN~0                                                                                                                                                                         ; LABCELL_X22_Y21_N54                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_TR_AREA[2]~0                                                                                                                                                                     ; LABCELL_X22_Y21_N6                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_UPLOAD_EN~0                                                                                                                                                                      ; LABCELL_X22_Y21_N39                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_VIDEO_EN~0                                                                                                                                                                       ; LABCELL_X22_Y21_N48                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_nRESET_DRIVE~0                                                                                                                                                                   ; LABCELL_X22_Y21_N45                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|CD_nRESET_Z80~0                                                                                                                                                                     ; LABCELL_X22_Y21_N0                           ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[15]~1                                                                                                                                                                    ; LABCELL_X22_Y20_N18                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_A[23]~0                                                                                                                                                                    ; LABCELL_X22_Y21_N12                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_B[15]~1                                                                                                                                                                    ; LABCELL_X22_Y21_N18                          ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_B[23]~0                                                                                                                                                                    ; LABCELL_X22_Y21_N27                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN[21]~7                                                                                                                                                                   ; LABCELL_X33_Y20_N51                          ; 31      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN~2                                                                                                                                                                       ; LABCELL_X30_Y20_N45                          ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_IN~6                                                                                                                                                                       ; LABCELL_X29_Y20_N45                          ; 32      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT[23]~5                                                                                                                                                                  ; LABCELL_X27_Y20_N36                          ; 27      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_ADDR_OUT~4                                                                                                                                                                      ; LABCELL_X27_Y20_N39                          ; 28      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT[15]~0                                                                                                                                                                     ; LABCELL_X24_Y18_N21                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT[31]~1                                                                                                                                                                     ; LABCELL_X24_Y18_N51                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN[3]~1                                                                                                                                                                  ; LABCELL_X27_Y20_N30                          ; 36      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_COUNT_RUN~0                                                                                                                                                                     ; LABCELL_X27_Y20_N33                          ; 37      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[15]~18                                                                                                                                                                 ; MLABCELL_X28_Y20_N9                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_DATA_OUT[7]~5                                                                                                                                                                   ; MLABCELL_X28_Y20_N6                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_MICROCODE[0][15]~0                                                                                                                                                              ; LABCELL_X22_Y20_N48                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_RD_OUT~1                                                                                                                                                                        ; LABCELL_X27_Y20_N0                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_START~0                                                                                                                                                                         ; LABCELL_X22_Y21_N33                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|DMA_VALUE[31]~0                                                                                                                                                                     ; LABCELL_X24_Y18_N18                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|Equal40~0                                                                                                                                                                           ; LABCELL_X35_Y19_N21                          ; 14      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|HOCK~0                                                                                                                                                                              ; LABCELL_X22_Y21_N42                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|REG_FF0002[6]~0                                                                                                                                                                     ; LABCELL_X22_Y20_N27                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER[15]~1                                                                                                                                                                  ; LABCELL_X22_Y25_N0                           ; 31      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|SECTOR_TIMER~0                                                                                                                                                                      ; LABCELL_X23_Y23_N57                          ; 20      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|CDCK~0                                                                                                                                                               ; LABCELL_X18_Y19_N42                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|CDD_DOUT[3]~4                                                                                                                                                        ; LABCELL_X18_Y19_N33                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|CHECKSUM_IN[3]~0                                                                                                                                                     ; LABCELL_X18_Y21_N48                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|DIN_COUNTER[3]~4                                                                                                                                                     ; LABCELL_X17_Y19_N51                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~10                                                                                                                                                          ; LABCELL_X17_Y21_N39                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~12                                                                                                                                                          ; LABCELL_X17_Y20_N12                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~14                                                                                                                                                          ; LABCELL_X17_Y20_N9                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~2                                                                                                                                                           ; LABCELL_X17_Y21_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~5                                                                                                                                                           ; LABCELL_X17_Y21_N12                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~6                                                                                                                                                           ; LABCELL_X17_Y21_N42                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Decoder0~8                                                                                                                                                           ; LABCELL_X17_Y20_N15                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Equal1~1                                                                                                                                                             ; LABCELL_X18_Y23_N48                          ; 30      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Equal2~0                                                                                                                                                             ; MLABCELL_X39_Y19_N42                         ; 18      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Equal4~0                                                                                                                                                             ; LABCELL_X18_Y20_N51                          ; 21      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|Equal8~0                                                                                                                                                             ; LABCELL_X19_Y21_N21                          ; 27      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_F[7]~2                                                                                                                                                           ; MLABCELL_X21_Y21_N42                         ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_M[7]~3                                                                                                                                                           ; LABCELL_X17_Y20_N0                           ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|MSF_S[7]~3                                                                                                                                                           ; LABCELL_X17_Y20_N3                           ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[0][3]~4                                                                                                                                                  ; LABCELL_X19_Y21_N48                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[1][3]~5                                                                                                                                                  ; LABCELL_X19_Y21_N57                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|STATUS_DATA[2][3]~6                                                                                                                                                  ; LABCELL_X19_Y21_N0                           ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|TOC_DATA[0][7]~0                                                                                                                                                     ; LABCELL_X19_Y23_N42                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|cd_drive:DRIVE|TOC_DATA[2][7]~1                                                                                                                                                     ; LABCELL_X19_Y23_N0                           ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|comb~0                                                                                                                                                                              ; LABCELL_X24_Y21_N39                          ; 106     ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|DBC[11]~1                                                                                                                                                             ; LABCELL_X23_Y17_N51                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|DBC[7]~3                                                                                                                                                              ; LABCELL_X23_Y17_N48                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|DOUT[0]~3                                                                                                                                                             ; LABCELL_X24_Y17_N57                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|DTEIEN~1                                                                                                                                                              ; LABCELL_X23_Y17_N33                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|WA[0]~1                                                                                                                                                               ; LABCELL_X23_Y17_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|WA[15]~3                                                                                                                                                              ; LABCELL_X23_Y17_N30                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|always0~1                                                                                                                                                             ; LABCELL_X23_Y22_N6                           ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|lc8951:LC8951|always0~2                                                                                                                                                             ; LABCELL_X24_Y22_N57                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cd_sys:cdsystem|sd_lba[23]~0                                                                                                                                                                        ; LABCELL_X23_Y23_N45                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ce_pix                                                                                                                                                                                              ; FF_X19_Y27_N29                               ; 54      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cfg[20]~0                                                                                                                                                                                           ; LABCELL_X43_Y28_N48                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cfg[22]                                                                                                                                                                                             ; FF_X36_Y22_N17                               ; 49      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cfg_write~1                                                                                                                                                                                         ; MLABCELL_X87_Y6_N54                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|comb~18                                                                                                                                                                                             ; LABCELL_X40_Y26_N0                           ; 61      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|comb~41                                                                                                                                                                                             ; LABCELL_X60_Y30_N48                          ; 2       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|comb~49                                                                                                                                                                                             ; LABCELL_X45_Y28_N27                          ; 59      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|comb~72                                                                                                                                                                                             ; LABCELL_X30_Y38_N54                          ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|counter_p[1]                                                                                                                                                                                        ; FF_X45_Y14_N23                               ; 1961    ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cp_end[0]~0                                                                                                                                                                                         ; LABCELL_X43_Y28_N42                          ; 53      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cp_idx[0]~0                                                                                                                                                                                         ; LABCELL_X43_Y28_N9                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cp_size[0]~1                                                                                                                                                                                        ; LABCELL_X43_Y28_N15                          ; 19      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpram:cpram|rdaddress[4]~0                                                                                                                                                                          ; LABCELL_X46_Y48_N24                          ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpram:cpram|wraddress[5]~0                                                                                                                                                                          ; MLABCELL_X47_Y48_N42                         ; 7       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|BeiDelay~0                                                                                                                                                              ; MLABCELL_X39_Y16_N42                         ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ir[0]~0                                                                                                                                                                 ; LABCELL_X43_Y9_N24                           ; 19      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|Ird[14]                                                                                                                                                                 ; FF_X42_Y6_N11                                ; 34      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|always10~0                                                                                                                                                              ; LABCELL_X43_Y9_N42                           ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|always10~1                                                                                                                                                              ; LABCELL_X40_Y10_N57                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rAS                                                                                                                                               ; FF_X40_Y17_N56                               ; 48      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rRWn                                                                                                                                              ; FF_X40_Y17_N50                               ; 137     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rUDS~1                                                                                                                                            ; LABCELL_X40_Y19_N12                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|enT2                                                                                                                                                                    ; LABCELL_X37_Y16_N57                          ; 104     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|enT3~0                                                                                                                                                                  ; LABCELL_X43_Y11_N36                          ; 25      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|enT4                                                                                                                                                                    ; LABCELL_X42_Y13_N39                          ; 86      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Ath[3]~0                                                                                                                                                ; MLABCELL_X47_Y16_N6                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|Atl[15]~0                                                                                                                                               ; LABCELL_X42_Y14_N30                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|PcH[14]~3                                                                                                                                               ; MLABCELL_X47_Y15_N27                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|PcL[4]~3                                                                                                                                                ; LABCELL_X37_Y16_N42                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|alub[15]~0                                                                                                                                              ; LABCELL_X37_Y11_N24                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|always9~0                                                                                                                                               ; LABCELL_X46_Y8_N36                           ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|aob[16]~0                                                                                                                                               ; LABCELL_X37_Y16_N36                          ; 31      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|aob[1]                                                                                                                                                  ; FF_X43_Y18_N59                               ; 268     ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|auReg[30]~0                                                                                                                                             ; LABCELL_X42_Y13_N15                          ; 36      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|always0~0                                                                                                                                 ; MLABCELL_X39_Y13_N9                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|always1~0                                                                                                                                 ; LABCELL_X36_Y13_N36                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|byteMux                                                                                                                                   ; FF_X42_Y11_N38                               ; 9       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|dbin[0]~2                                                                                                                                 ; LABCELL_X37_Y13_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|dbin[8]~1                                                                                                                                 ; MLABCELL_X39_Y13_N45                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|dbin~0                                                                                                                                    ; LABCELL_X37_Y13_N30                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|dob~8                                                                                                                                     ; LABCELL_X42_Y13_N21                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dataIo:dataIo|xToIrc~1                                                                                                                                  ; MLABCELL_X39_Y13_N48                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|dcrOutput[15]~0                                                                                                                                         ; LABCELL_X37_Y11_N21                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|alue[1]~1                                                                                                                                  ; LABCELL_X37_Y9_N12                           ; 21      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|fx68kAlu:alu|ccrCore[2]~0                                                                                                                               ; MLABCELL_X39_Y8_N3                           ; 19      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[0][0]~5                                                                                                                                         ; LABCELL_X56_Y16_N42                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[10][0]~15                                                                                                                                       ; LABCELL_X60_Y10_N54                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[11][0]~31                                                                                                                                       ; LABCELL_X60_Y10_N24                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[12][14]~17                                                                                                                                      ; LABCELL_X60_Y10_N15                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[13][15]~33                                                                                                                                      ; MLABCELL_X59_Y16_N42                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[14][15]~19                                                                                                                                      ; LABCELL_X60_Y10_N45                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[15][15]~35                                                                                                                                      ; MLABCELL_X59_Y15_N42                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[16][15]~37                                                                                                                                      ; LABCELL_X60_Y10_N9                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[17][15]~3                                                                                                                                       ; LABCELL_X55_Y14_N24                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[1][0]~21                                                                                                                                        ; LABCELL_X60_Y10_N39                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[2][0]~7                                                                                                                                         ; LABCELL_X60_Y15_N42                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[3][0]~23                                                                                                                                        ; LABCELL_X60_Y10_N30                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[4][0]~9                                                                                                                                         ; LABCELL_X60_Y10_N51                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[5][0]~25                                                                                                                                        ; LABCELL_X60_Y10_N3                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[6][0]~11                                                                                                                                        ; LABCELL_X57_Y11_N48                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[7][0]~27                                                                                                                                        ; LABCELL_X60_Y10_N21                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[8][0]~13                                                                                                                                        ; LABCELL_X55_Y14_N54                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H[9][0]~29                                                                                                                                        ; LABCELL_X60_Y16_N42                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~10                                                                                                                                              ; LABCELL_X57_Y11_N36                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~12                                                                                                                                              ; MLABCELL_X59_Y11_N24                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~14                                                                                                                                              ; MLABCELL_X59_Y11_N27                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~16                                                                                                                                              ; MLABCELL_X59_Y11_N54                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~18                                                                                                                                              ; MLABCELL_X59_Y11_N15                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~2                                                                                                                                               ; LABCELL_X53_Y14_N45                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~20                                                                                                                                              ; MLABCELL_X59_Y11_N57                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~22                                                                                                                                              ; MLABCELL_X59_Y11_N48                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~24                                                                                                                                              ; MLABCELL_X59_Y11_N18                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~26                                                                                                                                              ; MLABCELL_X59_Y11_N36                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~28                                                                                                                                              ; MLABCELL_X59_Y11_N45                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~30                                                                                                                                              ; MLABCELL_X59_Y11_N39                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~32                                                                                                                                              ; MLABCELL_X59_Y11_N0                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~34                                                                                                                                              ; MLABCELL_X59_Y11_N6                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~36                                                                                                                                              ; LABCELL_X57_Y11_N9                           ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~4                                                                                                                                               ; LABCELL_X57_Y11_N30                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~6                                                                                                                                               ; MLABCELL_X59_Y11_N12                         ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68H~8                                                                                                                                               ; MLABCELL_X59_Y11_N9                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[0][0]~234                                                                                                                                       ; LABCELL_X57_Y12_N36                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[0][8]~19                                                                                                                                        ; LABCELL_X56_Y10_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[10][0]~248                                                                                                                                      ; MLABCELL_X59_Y10_N33                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[10][8]~46                                                                                                                                       ; LABCELL_X56_Y10_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[11][0]~267                                                                                                                                      ; LABCELL_X56_Y10_N33                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[11][8]~91                                                                                                                                       ; LABCELL_X56_Y10_N0                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[12][0]~250                                                                                                                                      ; LABCELL_X57_Y12_N39                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[12][8]~52                                                                                                                                       ; LABCELL_X56_Y10_N57                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[13][0]~270                                                                                                                                      ; LABCELL_X60_Y11_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[13][8]~96                                                                                                                                       ; LABCELL_X55_Y11_N45                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[14][0]~252                                                                                                                                      ; LABCELL_X56_Y10_N9                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[14][8]~58                                                                                                                                       ; LABCELL_X56_Y10_N36                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[15][0]~273                                                                                                                                      ; LABCELL_X56_Y10_N51                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[15][8]~101                                                                                                                                      ; LABCELL_X56_Y10_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[16][0]~276                                                                                                                                      ; LABCELL_X57_Y11_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[16][8]~106                                                                                                                                      ; LABCELL_X57_Y11_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[17][0]~231                                                                                                                                      ; LABCELL_X56_Y10_N6                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[17][8]~14                                                                                                                                       ; LABCELL_X56_Y10_N27                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[1][0]~254                                                                                                                                       ; LABCELL_X55_Y10_N45                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[1][8]~64                                                                                                                                        ; LABCELL_X55_Y10_N0                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[2][0]~237                                                                                                                                       ; LABCELL_X60_Y11_N33                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[2][8]~24                                                                                                                                        ; LABCELL_X55_Y11_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[3][0]~256                                                                                                                                       ; LABCELL_X56_Y10_N48                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[3][8]~70                                                                                                                                        ; LABCELL_X56_Y10_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[4][0]~240                                                                                                                                       ; MLABCELL_X59_Y10_N30                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[4][8]~29                                                                                                                                        ; LABCELL_X56_Y10_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[5][0]~259                                                                                                                                       ; LABCELL_X56_Y10_N30                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[5][8]~75                                                                                                                                        ; LABCELL_X56_Y10_N12                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[6][0]~243                                                                                                                                       ; LABCELL_X57_Y11_N27                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[6][8]~34                                                                                                                                        ; LABCELL_X57_Y11_N3                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[7][0]~262                                                                                                                                       ; LABCELL_X55_Y10_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[7][8]~80                                                                                                                                        ; LABCELL_X55_Y10_N3                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[8][0]~245                                                                                                                                       ; LABCELL_X57_Y12_N6                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[8][8]~41                                                                                                                                        ; LABCELL_X56_Y10_N21                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[9][0]~265                                                                                                                                       ; LABCELL_X57_Y11_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|excUnit:excUnit|regs68L[9][8]~85                                                                                                                                        ; LABCELL_X57_Y11_N0                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|ftu[9]~7                                                                                                                                                                ; LABCELL_X43_Y10_N48                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|inl[0]~1                                                                                                                                                                ; LABCELL_X37_Y16_N18                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microAddr[0]~0                                                                                                                                                          ; LABCELL_X43_Y9_N45                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|microLatch[5]~0                                                                                                                                                         ; LABCELL_X42_Y11_N27                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.abh2Ath                                                                                                                                        ; FF_X47_Y16_N47                               ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.dbd2Alub                                                                                                                                       ; FF_X45_Y11_N23                               ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nDecoder3:nDecoder|Nanod.dbl2Atl                                                                                                                                        ; FF_X42_Y14_N56                               ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[46]~0                                                                                                                                                         ; LABCELL_X42_Y11_N9                           ; 75      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoLatch[46]~1                                                                                                                                                         ; LABCELL_X42_Y11_N15                          ; 75      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|pswI[1]~2                                                                                                                                                               ; LABCELL_X43_Y11_N42                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|pswS~2                                                                                                                                                                  ; LABCELL_X46_Y8_N18                           ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|rAddrErr~0                                                                                                                                                              ; LABCELL_X43_Y16_N36                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|rFC[0]~2                                                                                                                                                                ; LABCELL_X42_Y9_N42                           ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|sequencer:sequencer|always4~0                                                                                                                                           ; LABCELL_X43_Y8_N18                           ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|sequencer:sequencer|always4~1                                                                                                                                           ; LABCELL_X43_Y8_N21                           ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|tState~41                                                                                                                                                               ; MLABCELL_X39_Y13_N27                         ; 106     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|updIll~0                                                                                                                                                                ; LABCELL_X42_Y13_N27                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_68k:M68KCPU|reset                                                                                                                                                                               ; FF_X40_Y19_N56                               ; 181     ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus[12]~14                                                                                                                                                          ; LABCELL_X71_Y26_N24                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus[12]~16                                                                                                                                                          ; LABCELL_X71_Y26_N54                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus_last[0]~1                                                                                                                                                       ; LABCELL_X48_Y24_N36                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus~17                                                                                                                                                              ; LABCELL_X71_Y27_N39                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ACC[1]~7                                                                                                                                                             ; LABCELL_X77_Y27_N48                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|BusA[1]~5                                                                                                                                                            ; LABCELL_X81_Y28_N48                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|BusB[3]~5                                                                                                                                                            ; LABCELL_X77_Y28_N0                           ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|BusB[3]~6                                                                                                                                                            ; LABCELL_X77_Y28_N33                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|DO[3]~4                                                                                                                                                              ; LABCELL_X81_Y26_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Equal48~3                                                                                                                                                            ; LABCELL_X74_Y22_N39                          ; 81      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Equal5~0                                                                                                                                                             ; LABCELL_X74_Y23_N39                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|F[5]~59                                                                                                                                                              ; MLABCELL_X82_Y26_N36                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|F~5                                                                                                                                                                  ; LABCELL_X75_Y27_N45                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Halt_FF~1                                                                                                                                                            ; LABCELL_X75_Y24_N33                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|IR[0]~2                                                                                                                                                              ; LABCELL_X74_Y23_N27                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|IR~3                                                                                                                                                                 ; MLABCELL_X72_Y25_N42                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|I[7]~0                                                                                                                                                               ; LABCELL_X77_Y27_N9                           ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|IntCycle~1                                                                                                                                                           ; LABCELL_X74_Y24_N18                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC[10]~63                                                                                                                                                            ; LABCELL_X74_Y26_N24                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|PC[10]~9                                                                                                                                                             ; LABCELL_X71_Y26_N33                          ; 9       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|Pre_XY_F_M[0]~1                                                                                                                                                      ; MLABCELL_X78_Y25_N18                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R[1]~2                                                                                                                                                               ; MLABCELL_X72_Y27_N54                         ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|RegWEH~2                                                                                                                                                             ; LABCELL_X79_Y27_N39                          ; 2       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|RegWEL~2                                                                                                                                                             ; LABCELL_X79_Y27_N36                          ; 2       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|R~1                                                                                                                                                                  ; LABCELL_X77_Y25_N54                          ; 10      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP[13]~5                                                                                                                                                             ; LABCELL_X80_Y28_N36                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|SP[5]~13                                                                                                                                                             ; LABCELL_X80_Y28_N9                           ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[0][0]~6                                                                                                                                           ; MLABCELL_X82_Y30_N9                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[1][0]~7                                                                                                                                           ; LABCELL_X79_Y31_N30                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[2][0]~5                                                                                                                                           ; LABCELL_X79_Y31_N27                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[3][0]~4                                                                                                                                           ; MLABCELL_X82_Y30_N27                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0]~0                                                                                                                                           ; MLABCELL_X82_Y30_N3                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[5][0]~1                                                                                                                                           ; LABCELL_X79_Y31_N21                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[6][0]~2                                                                                                                                           ; LABCELL_X79_Y31_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsH[7][0]~3                                                                                                                                           ; MLABCELL_X82_Y30_N45                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[0][0]~6                                                                                                                                           ; MLABCELL_X82_Y30_N18                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[1][0]~7                                                                                                                                           ; MLABCELL_X82_Y30_N51                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[2][0]~5                                                                                                                                           ; MLABCELL_X82_Y30_N48                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[3][0]~4                                                                                                                                           ; MLABCELL_X82_Y30_N33                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[4][0]~0                                                                                                                                           ; MLABCELL_X82_Y30_N12                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[5][0]~1                                                                                                                                           ; MLABCELL_X82_Y30_N30                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[6][0]~2                                                                                                                                           ; MLABCELL_X82_Y30_N36                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|RegsL[7][0]~3                                                                                                                                           ; MLABCELL_X82_Y30_N54                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ[0]~43                                                                                                                                                             ; LABCELL_X73_Y27_N39                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ[9]~17                                                                                                                                                             ; LABCELL_X73_Y27_N12                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ[9]~22                                                                                                                                                             ; LABCELL_X73_Y27_N36                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|WZ~16                                                                                                                                                                ; LABCELL_X70_Y27_N36                          ; 10      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|XY_State[1]~1                                                                                                                                                        ; LABCELL_X75_Y24_N15                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|process_0~0                                                                                                                                                          ; MLABCELL_X78_Y26_N21                         ; 45      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|process_2~0                                                                                                                                                          ; MLABCELL_X78_Y26_N9                          ; 20      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cur_off[19]~0                                                                                                                                                                                       ; LABCELL_X48_Y26_N3                           ; 22      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddr_waddr[1]~0                                                                                                                                                                                      ; LABCELL_X46_Y31_N48                          ; 26      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|cache_addr2[24]~0                                                                                                                                                                       ; MLABCELL_X52_Y32_N12                         ; 21      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|cache_addr3[19]~1                                                                                                                                                                       ; LABCELL_X53_Y32_N36                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|cache_addr[23]~0                                                                                                                                                                        ; LABCELL_X48_Y35_N3                           ; 20      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|cpcnt[0]~0                                                                                                                                                                              ; LABCELL_X48_Y36_N36                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|cpdout[0]~0                                                                                                                                                                             ; LABCELL_X48_Y36_N42                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|cpwr                                                                                                                                                                                    ; FF_X48_Y36_N41                               ; 4       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|dout2[0]~0                                                                                                                                                                              ; LABCELL_X51_Y36_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|dout3[0]~1                                                                                                                                                                              ; LABCELL_X56_Y35_N9                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|dout[0]~1                                                                                                                                                                               ; MLABCELL_X47_Y38_N54                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|next_q2[0]~0                                                                                                                                                                            ; LABCELL_X48_Y36_N54                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|next_q3[6]~0                                                                                                                                                                            ; LABCELL_X48_Y36_N15                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|next_q[0]~0                                                                                                                                                                             ; LABCELL_X48_Y38_N15                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|old_cpreq~0                                                                                                                                                                             ; LABCELL_X50_Y30_N54                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|ram_burst[0]~0                                                                                                                                                                          ; LABCELL_X48_Y35_N45                          ; 26      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|ram_data[0]~0                                                                                                                                                                           ; LABCELL_X48_Y35_N12                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|ram_q2[0]~1                                                                                                                                                                             ; LABCELL_X51_Y35_N42                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|ram_q3[0]~1                                                                                                                                                                             ; LABCELL_X56_Y34_N18                          ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|ram_q[0]~0                                                                                                                                                                              ; LABCELL_X46_Y39_N6                           ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|state.000                                                                                                                                                                               ; FF_X48_Y36_N23                               ; 37      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|state.010                                                                                                                                                                               ; FF_X47_Y31_N20                               ; 224     ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|state.100                                                                                                                                                                               ; FF_X48_Y36_N35                               ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ddram:DDRAM|we_ack~0                                                                                                                                                                                ; LABCELL_X48_Y32_N39                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode1000w[3]~0                                                                                  ; LABCELL_X43_Y38_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode1011w[3]~0                                                                                  ; LABCELL_X43_Y38_N57                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode1022w[3]~0                                                                                  ; LABCELL_X43_Y38_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode1033w[3]~0                                                                                  ; LABCELL_X43_Y38_N12                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode967w[3]~0                                                                                   ; LABCELL_X43_Y38_N3                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode978w[3]~0                                                                                   ; LABCELL_X43_Y38_N36                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_a|w_anode989w[3]~0                                                                                   ; LABCELL_X43_Y38_N9                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode1000w[3]~1                                                                                  ; LABCELL_X42_Y35_N48                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode1011w[3]~0                                                                                  ; LABCELL_X42_Y35_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode1022w[3]~0                                                                                  ; LABCELL_X42_Y35_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode1033w[3]~1                                                                                  ; LABCELL_X42_Y35_N6                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode949w[3]                                                                                     ; LABCELL_X42_Y35_N0                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode967w[3]~0                                                                                   ; LABCELL_X42_Y35_N30                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode978w[3]~0                                                                                   ; LABCELL_X42_Y35_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_61a:rden_decode_b|w_anode989w[3]~0                                                                                   ; LABCELL_X42_Y35_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode861w[3]                                                                                           ; LABCELL_X43_Y38_N48                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode861w[3]~0                                                                                         ; LABCELL_X43_Y38_N18                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode878w[3]                                                                                           ; LABCELL_X43_Y38_N0                           ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode888w[3]                                                                                           ; LABCELL_X43_Y38_N51                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode898w[3]                                                                                           ; LABCELL_X43_Y38_N21                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode908w[3]                                                                                           ; LABCELL_X43_Y38_N39                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode918w[3]                                                                                           ; LABCELL_X43_Y38_N24                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode928w[3]                                                                                           ; LABCELL_X43_Y38_N27                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|decode_dla:decode2|w_anode938w[3]                                                                                           ; LABCELL_X43_Y38_N33                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_a|w_anode483w[2]                                                                                  ; LABCELL_X22_Y16_N15                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b|w_anode483w[2]                                                                                  ; LABCELL_X27_Y14_N57                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b|w_anode497w[2]~0                                                                                ; LABCELL_X24_Y14_N39                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_11a:rden_decode_b|w_anode497w[2]~1                                                                                ; LABCELL_X27_Y14_N27                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode445w[2]                                                                                        ; LABCELL_X37_Y15_N24                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode458w[2]~0                                                                                      ; LABCELL_X37_Y15_N42                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode466w[2]~2                                                                                      ; LABCELL_X37_Y17_N18                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode474w[2]~0                                                                                      ; LABCELL_X37_Y15_N39                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode445w[2]                                                                                        ; LABCELL_X27_Y12_N24                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode458w[2]~0                                                                                      ; LABCELL_X27_Y12_N18                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode466w[2]~2                                                                                      ; LABCELL_X27_Y12_N39                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode2|w_anode474w[2]~0                                                                                      ; LABCELL_X27_Y12_N57                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode445w[2]                                                                                        ; LABCELL_X24_Y14_N54                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode458w[2]~0                                                                                      ; LABCELL_X33_Y2_N39                           ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode466w[2]~0                                                                                      ; LABCELL_X24_Y14_N24                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|decode_8la:decode3|w_anode474w[2]~0                                                                                      ; LABCELL_X50_Y5_N42                           ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~3                                                                                                                                                                            ; LABCELL_X27_Y28_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder3~4                                                                                                                                                                            ; LABCELL_X27_Y28_N57                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~3                                                                                                                                                                            ; MLABCELL_X25_Y30_N15                         ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~4                                                                                                                                                                            ; MLABCELL_X28_Y33_N51                         ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~5                                                                                                                                                                            ; MLABCELL_X28_Y33_N42                         ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~6                                                                                                                                                                            ; MLABCELL_X25_Y30_N18                         ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal10~0                                                                                                                                                                             ; MLABCELL_X25_Y30_N0                          ; 63      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal59~0                                                                                                                                                                             ; MLABCELL_X39_Y28_N33                         ; 43      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[0]~4                                                                                                                                                                              ; MLABCELL_X28_Y29_N24                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[16]~7                                                                                                                                                                             ; MLABCELL_X28_Y29_N48                         ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[32]~9                                                                                                                                                                             ; MLABCELL_X28_Y29_N54                         ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[48]~8                                                                                                                                                                             ; MLABCELL_X28_Y29_N51                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[1]~2                                                                                                                                                                         ; MLABCELL_X25_Y30_N24                         ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~1                                                                                                                                                                              ; MLABCELL_X28_Y28_N12                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[17]~5                                                                                                                                                                  ; LABCELL_X36_Y27_N51                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[18]~7                                                                                                                                                                  ; LABCELL_X36_Y27_N54                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[2]~2                                                                                                                                                                   ; LABCELL_X36_Y28_N6                           ; 19      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[3]~4                                                                                                                                                                   ; LABCELL_X36_Y28_N27                          ; 19      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[15]~0                                                                                                                                                                   ; MLABCELL_X39_Y27_N30                         ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cnt[2]~0                                                                                                                                                                    ; LABCELL_X33_Y30_N45                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                              ; FF_X18_Y34_N41                               ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                            ; LABCELL_X24_Y28_N18                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_value[0]~0                                                                                                                                                                      ; LABCELL_X24_Y28_N42                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                              ; FF_X24_Y28_N34                               ; 1       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_readonly~0                                                                                                                                                                        ; LABCELL_X23_Y28_N18                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[3]~11                                                                                                                                                                         ; LABCELL_X24_Y26_N15                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[18]~14                                                                                                                                                                     ; MLABCELL_X39_Y27_N57                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[19]~11                                                                                                                                                                     ; MLABCELL_X39_Y27_N21                         ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]~7                                                                                                                                                                       ; LABCELL_X40_Y28_N15                          ; 23      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]~9                                                                                                                                                                       ; LABCELL_X37_Y28_N0                           ; 23      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[15]~0                                                                                                                                                                      ; MLABCELL_X39_Y29_N24                         ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_download~3                                                                                                                                                                      ; LABCELL_X37_Y28_N36                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]~0                                                                                                                                                                      ; MLABCELL_X39_Y28_N48                         ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~0                                                                                                                                                                       ; MLABCELL_X28_Y28_N6                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                       ; MLABCELL_X28_Y28_N18                         ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~9                                                                                                                                                                          ; MLABCELL_X25_Y27_N54                         ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]~2                                                                                                                                                                     ; LABCELL_X29_Y28_N45                          ; 39      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[0]~1                                                                                                                                                                        ; LABCELL_X24_Y27_N54                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[16]~6                                                                                                                                                                       ; LABCELL_X30_Y27_N0                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[24]~3                                                                                                                                                                       ; MLABCELL_X25_Y27_N51                         ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[8]~5                                                                                                                                                                        ; LABCELL_X30_Y27_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_ack[1]~3                                                                                                                                                                           ; LABCELL_X24_Y24_N3                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[0]~0                                                                                                                                                                     ; LABCELL_X24_Y24_N33                          ; 17      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[0]~1                                                                                                                                                                     ; LABCELL_X23_Y23_N36                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_dout[0]~0                                                                                                                                                                     ; LABCELL_X24_Y26_N27                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_rrb[0]~1                                                                                                                                                                           ; LABCELL_X24_Y27_N9                           ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sdn_ack[0]~1                                                                                                                                                                          ; LABCELL_X24_Y24_N48                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sdram_sz[0]~0                                                                                                                                                                         ; LABCELL_X24_Y28_N24                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[14]~0                                                                                                                                                                   ; LABCELL_X24_Y27_N36                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.pdsp_idx[0]~0                                                                                                                                                               ; LABCELL_X27_Y28_N15                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.sdn_r[0]~0                                                                                                                                                                  ; LABCELL_X24_Y26_N51                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                       ; MLABCELL_X15_Y42_N9                          ; 84      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                       ; LABCELL_X18_Y31_N33                          ; 75      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                       ; LABCELL_X19_Y33_N36                          ; 111     ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                       ; LABCELL_X18_Y33_N24                          ; 40      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                       ; LABCELL_X22_Y29_N30                          ; 77      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12]~5                                                                                                                                                      ; MLABCELL_X25_Y30_N45                         ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[3]~3                                                                                                                                                       ; MLABCELL_X25_Y30_N9                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~0                                                                                                                                                      ; LABCELL_X18_Y33_N54                          ; 39      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~1                                                                                                                                                      ; LABCELL_X18_Y33_N18                          ; 40      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                      ; LABCELL_X18_Y33_N15                          ; 71      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]~0                                                                                                                                                      ; LABCELL_X18_Y33_N48                          ; 41      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                                   ; LABCELL_X18_Y33_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|aon_cmd_cpy[0]~1                                                                                                                    ; LABCELL_X30_Y34_N57                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|cur_ch[0]                                                                                                                           ; FF_X30_Y37_N44                               ; 46      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|cur_ch[5]                                                                                                                           ; FF_X30_Y37_N53                               ; 25      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|en_ch[0]                                                                                                                            ; FF_X30_Y37_N26                               ; 44      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~0                         ; LABCELL_X24_Y37_N27                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|dffe6                                                     ; FF_X24_Y37_N37                               ; 2       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_left|overflow~0                                                                                                ; LABCELL_X33_Y39_N54                          ; 15      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|acc[0]~0                                                                                                 ; LABCELL_X23_Y37_N15                          ; 37      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|last[0]~0                                                                                                ; LABCELL_X29_Y39_N12                          ; 70      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|overflow~0                                                                                               ; LABCELL_X22_Y40_N0                           ; 15      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_full[17]~1                                                                                           ; LABCELL_X30_Y37_N48                          ; 40      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_acc:u_acc_right|pcm_out[0]~0                                                                                             ; LABCELL_X29_Y39_N36                          ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|addr1~2                                                                                                        ; LABCELL_X31_Y36_N6                           ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|cntr_e1h:cntr6|counter_reg_bit0~0                       ; LABCELL_X42_Y33_N54                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|dffe7                                                   ; FF_X42_Y33_N31                               ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|last_done[5]~0                                                                                                 ; MLABCELL_X34_Y34_N3                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|on4~0                                                                                                          ; LABCELL_X30_Y36_N18                          ; 41      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|set_flags[5]~1                                                                                                 ; LABCELL_X40_Y34_N15                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Equal1~0                                                                                                     ; LABCELL_X24_Y37_N54                          ; 19      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Equal2~0                                                                                                     ; LABCELL_X29_Y36_N54                          ; 19      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Equal3~0                                                                                                     ; MLABCELL_X34_Y34_N27                         ; 19      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|cntr_g1h:cntr6|counter_reg_bit0~0                   ; LABCELL_X22_Y37_N27                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|dffe7                                               ; FF_X22_Y37_N7                                ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~0                   ; LABCELL_X27_Y35_N27                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|dffe6                                               ; FF_X27_Y35_N16                               ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|match2                                                                                                       ; FF_X24_Y35_N52                               ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|sh6[3]                                                                                                       ; FF_X27_Y35_N53                               ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|match                                                                                                                               ; FF_X30_Y37_N5                                ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|comb~1                                                                                                                              ; LABCELL_X37_Y32_N3                           ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|always1~0                                                                                                     ; LABCELL_X33_Y32_N48                          ; 15      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|d2[3]~2                                                                                                       ; LABCELL_X35_Y32_N3                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|need_clr                                                                                                      ; FF_X35_Y32_N38                               ; 73      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|step1[11]~0                                                                                                   ; LABCELL_X35_Y32_N54                          ; 21      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|step1[14]~1                                                                                                   ; LABCELL_X33_Y29_N54                          ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|step1~2                                                                                                       ; LABCELL_X31_Y28_N27                          ; 14      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|adv                                                                                                           ; FF_X39_Y33_N53                               ; 44      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|always2~0                                                                                                     ; LABCELL_X42_Y32_N54                          ; 33      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|chon                                                                                                          ; FF_X42_Y32_N20                               ; 14      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_cnt:u_cnt|nibble_sel~1                                                                                                  ; LABCELL_X42_Y32_N27                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|delta_x[0]~0                                                                                        ; MLABCELL_X39_Y32_N21                         ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|deltan[0]~0                                                                                         ; LABCELL_X35_Y32_N21                          ; 21      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|jt10_adpcm_div:u_div|Add0~1                                                                         ; LABCELL_X37_Y34_N48                          ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|jt10_adpcm_div:u_div|cycle[1]~2                                                                     ; MLABCELL_X39_Y32_N27                         ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|jt10_adpcm_div:u_div|d[0]~1                                                                         ; MLABCELL_X39_Y32_N12                         ; 31      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|jt10_adpcm_div:u_div|r[13]~0                                                                        ; LABCELL_X33_Y29_N12                          ; 45      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcminter[0]~0                                                                                       ; LABCELL_X33_Y33_N54                          ; 25      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pcmlast[15]~0                                                                                       ; MLABCELL_X39_Y32_N51                         ; 19      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|pre_dx[0]~0                                                                                         ; MLABCELL_X39_Y32_N18                         ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_interpol:u_interpol|start_div                                                                                           ; FF_X39_Y32_N41                               ; 49      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|eg_in_IV[0]~1                                                                                                                                              ; LABCELL_X64_Y28_N18                          ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt[6]~0                                                                                                                            ; LABCELL_X42_Y34_N57                          ; 20      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt|eg_cnt_base[0]~1                                                                                                                       ; LABCELL_X42_Y34_N36                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|Add0~5                                                                                                             ; LABCELL_X60_Y26_N45                          ; 17      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step|Equal0~0                                                                                                           ; LABCELL_X60_Y26_N12                          ; 18      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|always1~0                                                                                                                                        ; LABCELL_X37_Y37_N3                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|always1~1                                                                                                                                        ; LABCELL_X60_Y35_N30                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|cnt[6]~0                                                                                                                                         ; LABCELL_X60_Y35_N57                          ; 7       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|cnt[6]~1                                                                                                                                         ; LABCELL_X60_Y35_N24                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo|lfo_mod[0]~0                                                                                                                                     ; LABCELL_X60_Y35_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|acmd_rep_b~0                                                                                                                                             ; LABCELL_X43_Y33_N21                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|acmd_rst_b                                                                                                                                               ; FF_X42_Y32_N11                               ; 18      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|addr_a[2]~1                                                                                                                                              ; MLABCELL_X59_Y34_N45                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|addr_a[9]~0                                                                                                                                              ; MLABCELL_X59_Y34_N42                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|adeltan_b[15]~1                                                                                                                                          ; LABCELL_X43_Y33_N30                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|adeltan_b[7]~3                                                                                                                                           ; LABCELL_X43_Y33_N15                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aeg_b[6]~2                                                                                                                                               ; LABCELL_X43_Y33_N42                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aend_b[13]~3                                                                                                                                             ; LABCELL_X43_Y33_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aend_b[5]~1                                                                                                                                              ; LABCELL_X43_Y33_N57                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|alr_b[0]                                                                                                                                                 ; FF_X35_Y36_N38                               ; 15      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|alr_b[1]                                                                                                                                                 ; FF_X33_Y37_N35                               ; 15      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|alr_b[1]~0                                                                                                                                               ; LABCELL_X43_Y33_N12                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|aon_a[0]~1                                                                                                                                               ; MLABCELL_X59_Y34_N36                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|astart_b[14]~3                                                                                                                                           ; LABCELL_X43_Y33_N33                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|astart_b[3]~1                                                                                                                                            ; LABCELL_X43_Y33_N45                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|atl_a[3]~2                                                                                                                                               ; MLABCELL_X59_Y34_N9                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|clr_flag_A~1                                                                                                                                             ; MLABCELL_X59_Y34_N21                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|effect~1                                                                                                                                                 ; MLABCELL_X59_Y34_N24                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|fast_timers~0                                                                                                                                            ; MLABCELL_X59_Y34_N12                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|flag_ctl[6]~2                                                                                                                                            ; MLABCELL_X59_Y34_N18                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|fnum_ch3op1[3]~0                                                                                                                                         ; LABCELL_X60_Y34_N54                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|fnum_ch3op2[9]~0                                                                                                                                         ; LABCELL_X60_Y34_N57                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|fnum_ch3op3[3]~0                                                                                                                                         ; LABCELL_X60_Y34_N48                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|adpcm_cnt111[0]~0                                                                                                                         ; LABCELL_X40_Y36_N33                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|adpcm_cnt55[2]~0                                                                                                                          ; LABCELL_X40_Y36_N15                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|clk_en                                                                                                                                    ; FF_X40_Y36_N41                               ; 257     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|clk_en_55                                                                                                                                 ; FF_X40_Y36_N14                               ; 65      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|clk_en_666                                                                                                                                ; FF_X40_Y36_N47                               ; 339     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div|clk_en_ssg                                                                                                                                ; FF_X40_Y36_N38                               ; 39      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|block_I[2]                                                                                                                                ; LABCELL_X62_Y31_N39                          ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr0|up_sl_op                                                                                                                  ; LABCELL_X62_Y27_N33                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|up_sl_op                                                                                                                  ; LABCELL_X62_Y27_N0                           ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|overflow_cycle[4]~0                                                                                                        ; LABCELL_X62_Y34_N48                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch_rl|bits[0][1]~0                                                                                                       ; MLABCELL_X65_Y30_N42                         ; 2111    ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|up_fnumlo_ch~0                                                                                                                            ; LABCELL_X60_Y32_N30                          ; 14      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|latch_fnum[2]~2                                                                                                                                          ; MLABCELL_X59_Y34_N6                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|lfo_en~2                                                                                                                                                 ; LABCELL_X43_Y33_N18                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|lracl[7]~4                                                                                                                                               ; LABCELL_X60_Y34_N51                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|psg_wr_n                                                                                                                                                 ; FF_X59_Y34_N2                                ; 19      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|selected_register[3]~0                                                                                                                                   ; LABCELL_X40_Y34_N24                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|up_addr[2]~0                                                                                                                                             ; MLABCELL_X59_Y34_N15                         ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|up_op[1]~0                                                                                                                                               ; LABCELL_X40_Y34_N21                          ; 25      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|up_opreg[2]~0                                                                                                                                            ; LABCELL_X61_Y35_N48                          ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|value_A[0]~4                                                                                                                                             ; MLABCELL_X59_Y31_N51                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|value_A[2]~2                                                                                                                                             ; LABCELL_X57_Y28_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|value_B[7]~1                                                                                                                                             ; LABCELL_X57_Y28_N57                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh|bits[8][0]~0                                                                                                                            ; LABCELL_X64_Y33_N9                           ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_rst:gen_adpcm.u_rst|rst_n                                                                                                                                          ; FF_X22_Y35_N17                               ; 597     ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_A|cnt[8]~0                                                                                                                        ; MLABCELL_X59_Y31_N42                         ; 10      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_A|cnt[8]~1                                                                                                                        ; LABCELL_X42_Y34_N0                           ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_A|mult[1]~2                                                                                                                       ; LABCELL_X42_Y34_N18                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_B|cnt[7]~0                                                                                                                        ; LABCELL_X53_Y29_N30                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_B|cnt[7]~1                                                                                                                        ; LABCELL_X53_Y29_N33                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_B|mult[0]~0                                                                                                                       ; LABCELL_X53_Y29_N39                          ; 9       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_B|mult[0]~1                                                                                                                       ; LABCELL_X53_Y29_N51                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|Decoder0~0                                                                                                                                           ; LABCELL_X33_Y31_N30                          ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|LessThan0~10                                                                                                                          ; LABCELL_X35_Y29_N51                          ; 18      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chA|cen~buf0                                                                                                                              ; MLABCELL_X34_Y29_N42                         ; 19      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB|LessThan0~8                                                                                                                           ; LABCELL_X37_Y29_N48                          ; 14      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chB|cen~buf0                                                                                                                              ; MLABCELL_X34_Y29_N36                         ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chC|LessThan0~8                                                                                                                           ; LABCELL_X35_Y30_N42                          ; 13      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_chC|cen~buf0                                                                                                                              ; MLABCELL_X34_Y29_N51                         ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_envdiv|LessThan0~14                                                                                                                       ; LABCELL_X42_Y30_N21                          ; 17      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_div:u_envdiv|cen~buf0                                                                                                                           ; LABCELL_X35_Y30_N30                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_eg:u_env|cen~buf0                                                                                                                               ; LABCELL_X35_Y30_N9                           ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|cen~buf0                                                                                                                             ; LABCELL_X30_Y30_N45                          ; 21      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|jt49_div:u_div|cen~buf0                                                                                                              ; MLABCELL_X34_Y30_N27                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_noise:u_ng|noise_up                                                                                                                             ; MLABCELL_X34_Y30_N51                         ; 18      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|log[1]~0                                                                                                                                             ; LABCELL_X33_Y31_N45                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|log[4]                                                                                                                                               ; FF_X33_Y31_N26                               ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[0][0]~3                                                                                                                                     ; MLABCELL_X39_Y31_N15                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[10][7]~14                                                                                                                                   ; MLABCELL_X39_Y31_N27                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[11][7]~15                                                                                                                                   ; MLABCELL_X39_Y30_N48                         ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[12][7]~9                                                                                                                                    ; MLABCELL_X39_Y30_N12                         ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[13][7]~10                                                                                                                                   ; MLABCELL_X39_Y31_N42                         ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[14][7]~16                                                                                                                                   ; MLABCELL_X39_Y30_N45                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[15][7]~17                                                                                                                                   ; LABCELL_X40_Y31_N57                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[1][7]~4                                                                                                                                     ; MLABCELL_X39_Y31_N30                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[2][7]~11                                                                                                                                    ; MLABCELL_X39_Y31_N45                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[3][7]~12                                                                                                                                    ; LABCELL_X40_Y31_N24                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[4][7]~5                                                                                                                                     ; MLABCELL_X39_Y31_N33                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[5][7]~6                                                                                                                                     ; MLABCELL_X39_Y30_N42                         ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[6][7]~13                                                                                                                                    ; MLABCELL_X39_Y31_N0                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[7][7]~2                                                                                                                                     ; MLABCELL_X39_Y31_N57                         ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[8][7]~7                                                                                                                                     ; MLABCELL_X39_Y31_N3                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|regarray[9][7]~8                                                                                                                                     ; MLABCELL_X39_Y31_N12                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt49:gen_ssg.u_psg|sound[9]~0                                                                                                                                           ; LABCELL_X33_Y31_N12                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|D112B_OUT_DELAY                                                                                                                                                                       ; FF_X50_Y19_N44                               ; 23      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FD2:R28A|Q                                                                                                                                                                            ; FF_X57_Y18_N2                                ; 18      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FD2:R32|Q                                                                                                                                                                             ; FF_X57_Y18_N56                               ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FD2:R56A|Q                                                                                                                                                                            ; FF_X65_Y16_N5                                ; 16      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FD2:U68A|Q                                                                                                                                                                            ; FF_X65_Y16_N2                                ; 17      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FDM:B18|Q                                                                                                                                                                             ; FF_X42_Y19_N44                               ; 23      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FDM:R88|Q                                                                                                                                                                             ; FF_X59_Y20_N56                               ; 45      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FDM:U53|Q                                                                                                                                                                             ; FF_X42_Y29_N44                               ; 9       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FDPCell:R74|Q                                                                                                                                                                         ; FF_X47_Y20_N8                                ; 2       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FS1:P201|Q[1]                                                                                                                                                                         ; FF_X62_Y19_N59                               ; 27      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|FS1:P201|Q[3]                                                                                                                                                                         ; FF_X60_Y20_N50                               ; 17      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|PCK1                                                                                                                                                                                  ; FF_X51_Y23_N44                               ; 33      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|PCK2                                                                                                                                                                                  ; FF_X51_Y23_N11                               ; 282     ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|T125A_OUT                                                                                                                                                                             ; LABCELL_X64_Y20_N3                           ; 6       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|T185B_OUT                                                                                                                                                                             ; LABCELL_X51_Y23_N24                          ; 1       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|T73A_OUT                                                                                                                                                                              ; LABCELL_X56_Y20_N24                          ; 2       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand12                                                                                                                                                                            ; MLABCELL_X59_Y19_N24                         ; 9       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand14                                                                                                                                                                            ; LABCELL_X56_Y20_N42                          ; 9       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand15                                                                                                                                                                            ; LABCELL_X50_Y21_N21                          ; 9       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand16                                                                                                                                                                            ; LABCELL_X55_Y20_N33                          ; 8       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand17                                                                                                                                                                            ; LABCELL_X55_Y19_N30                          ; 8       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand18                                                                                                                                                                            ; LABCELL_X48_Y18_N36                          ; 9       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand19                                                                                                                                                                            ; LABCELL_X56_Y20_N48                          ; 9       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand20                                                                                                                                                                            ; LABCELL_X57_Y20_N24                          ; 9       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand21                                                                                                                                                                            ; LABCELL_X57_Y19_N45                          ; 9       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand5                                                                                                                                                                             ; LABCELL_X42_Y19_N42                          ; 1       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNand6                                                                                                                                                                             ; MLABCELL_X52_Y19_N33                         ; 17      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|WideNor2                                                                                                                                                                              ; LABCELL_X51_Y19_N36                          ; 2       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|always0~0                                                                                                                                                                             ; LABCELL_X51_Y23_N33                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|always0~1                                                                                                                                                                             ; LABCELL_X51_Y23_N45                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:B91|WideAnd0                                                                                                                                                          ; MLABCELL_X52_Y20_N36                         ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|C43:J151|Q[2]~2                                                                                                                                                        ; LABCELL_X62_Y18_N18                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|CWE                                                                                                                                                                    ; LABCELL_X63_Y19_N18                          ; 4       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDM:S74|Q                                                                                                                                                              ; FF_X65_Y17_N47                               ; 22      ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:O98|Q                                                                                                                                                          ; FF_X63_Y19_N50                               ; 52      ; Async. clear, Clock                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:R103|Q~6                                                                                                                                                       ; LABCELL_X64_Y17_N3                           ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:R109|Q                                                                                                                                                         ; FF_X64_Y17_N14                               ; 14      ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[0]                                                                                                                                                           ; FF_X63_Y19_N14                               ; 33      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[1]                                                                                                                                                           ; FF_X63_Y19_N41                               ; 17      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[2]                                                                                                                                                           ; FF_X63_Y19_N26                               ; 15      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[3]                                                                                                                                                           ; FF_X63_Y19_N38                               ; 15      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|O109A_OUT                                                                                                                                                              ; LABCELL_X64_Y18_N54                          ; 33      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|O110B_OUT                                                                                                                                                              ; LABCELL_X64_Y17_N27                          ; 7       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|PARSE_INDEX_INC_CLK                                                                                                                                                    ; MLABCELL_X65_Y17_N48                         ; 18      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|irq:IRQ|WideNand0                                                                                                                                                                     ; LABCELL_X29_Y16_N12                          ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|irq:IRQ|WideNand1                                                                                                                                                                     ; LABCELL_X29_Y16_N42                          ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|irq:IRQ|WideNand2                                                                                                                                                                     ; MLABCELL_X28_Y15_N18                         ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A|Q                                                                                                                                                         ; FF_X1_Y36_N50                                ; 425     ; Clock                                                                    ; yes    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[0]                                                                                                                                                            ; FF_X56_Y20_N32                               ; 37      ; Clock, Clock enable, Latch enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[1]                                                                                                                                                            ; FF_X47_Y18_N59                               ; 63      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[2]                                                                                                                                                            ; FF_X47_Y18_N53                               ; 40      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[3]                                                                                                                                                            ; FF_X47_Y18_N35                               ; 31      ; Clock, Sync. load                                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|WideNor0                                                                                                                                                            ; LABCELL_X70_Y20_N48                          ; 3982    ; Clock                                                                    ; yes    ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDPCell:D28|Q                                                                                                                                                          ; FF_X51_Y19_N41                               ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDPCell:D38|Q                                                                                                                                                          ; FF_X45_Y19_N44                               ; 3       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[0]                                                                                                                                                          ; LABCELL_X42_Y19_N6                           ; 19      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[1]                                                                                                                                                          ; LABCELL_X42_Y19_N57                          ; 18      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[2]                                                                                                                                                          ; LABCELL_X43_Y17_N54                          ; 19      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[3]                                                                                                                                                          ; LABCELL_X43_Y18_N0                           ; 13      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[4]                                                                                                                                                          ; LABCELL_X43_Y18_N15                          ; 16      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[5]                                                                                                                                                          ; MLABCELL_X39_Y18_N57                         ; 17      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|WR_DECODED[7]                                                                                                                                                          ; MLABCELL_X39_Y18_N48                         ; 1       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L51|Q[0]~3                                                                                                                                                       ; MLABCELL_X47_Y19_N21                         ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:L81|Q[0]~1                                                                                                                                                       ; LABCELL_X45_Y18_N36                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:M125|Q[2]~1                                                                                                                                                      ; LABCELL_X45_Y18_N45                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:M18|Q[0]~1                                                                                                                                                       ; LABCELL_X45_Y18_N24                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:M54|Q[1]~1                                                                                                                                                       ; LABCELL_X45_Y18_N39                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|C43:N50|Q[0]~1                                                                                                                                                       ; LABCELL_X45_Y18_N42                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|WideNand0                                                                                                                                                            ; LABCELL_X43_Y20_N54                          ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|WideNor2                                                                                                                                                             ; LABCELL_X45_Y20_N15                          ; 1       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|resetp:RSTP|nRESETP                                                                                                                                                                   ; FF_X31_Y16_N32                               ; 86      ; Async. clear, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162|Q[1]                                                                                                                                                          ; FF_X59_Y21_N23                               ; 19      ; Async. clear, Clock                                                      ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162|Q[3]                                                                                                                                                          ; FF_X62_Y19_N23                               ; 29      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|BNKB                                                                                                                                                                     ; LABCELL_X50_Y20_N54                          ; 11      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[3]                                                                                                                                                           ; FF_X51_Y20_N56                               ; 22      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[7]                                                                                                                                                           ; FF_X51_Y20_N26                               ; 17      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[0]                                                                                                                                                                 ; FF_X53_Y18_N14                               ; 13      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[1]                                                                                                                                                                 ; FF_X52_Y18_N38                               ; 88      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|R15_REG[3]                                                                                                                                                               ; FF_X48_Y19_N23                               ; 15      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|always2~0                                                                                                                                                                ; MLABCELL_X52_Y18_N3                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|videosync:VS|always2~1                                                                                                                                                                ; MLABCELL_X52_Y18_N9                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|memcard:MEMCARD|comb~0                                                                                                                                                                              ; LABCELL_X18_Y20_N33                          ; 4       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|memcard:MEMCARD|comb~1                                                                                                                                                                              ; LABCELL_X18_Y20_N12                          ; 4       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|memcard_wr~0                                                                                                                                                                                        ; LABCELL_X24_Y24_N30                          ; 8       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|nRESET                                                                                                                                                                                              ; FF_X51_Y17_N50                               ; 3034    ; Async. clear, Clock, Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_b1:B1|FIX_OPAQUE~0                                                                                                                                                                              ; LABCELL_X33_Y21_N57                          ; 8       ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_b1:B1|watchdog:WD|WDCNT[0]~6                                                                                                                                                                    ; LABCELL_X35_Y17_N57                          ; 3       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_b1:B1|watchdog:WD|WDCNT[3]~5                                                                                                                                                                    ; LABCELL_X35_Y17_N12                          ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_b1:B1|watchdog:WD|nHALT                                                                                                                                                                         ; LABCELL_X35_Y17_N27                          ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_c1:C1|WideOr9                                                                                                                                                                                   ; LABCELL_X36_Y18_N15                          ; 4       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_c1:C1|c1_regs:C1REGS|nSDW                                                                                                                                                                       ; LABCELL_X43_Y17_N39                          ; 1       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_c1:C1|nICOM_ZONE                                                                                                                                                                                ; LABCELL_X37_Y17_N15                          ; 19      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_c1:C1|nLSPOE                                                                                                                                                                                    ; LABCELL_X43_Y17_N42                          ; 51      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_c1:C1|nPORTWEL                                                                                                                                                                                  ; LABCELL_X36_Y17_N54                          ; 74      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_c1:C1|nPORTWEU                                                                                                                                                                                  ; LABCELL_X36_Y17_N42                          ; 31      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|BANK[1]~28                                                                                                                                                                          ; LABCELL_X51_Y21_N18                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[11]~21                                                                                                                                                                        ; MLABCELL_X52_Y22_N18                         ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[15]~18                                                                                                                                                                        ; MLABCELL_X52_Y22_N12                         ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[23]~23                                                                                                                                                                        ; LABCELL_X53_Y20_N45                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[27]~19                                                                                                                                                                        ; MLABCELL_X52_Y22_N39                         ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[31]~16                                                                                                                                                                        ; MLABCELL_X52_Y22_N36                         ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[35]~14                                                                                                                                                                        ; LABCELL_X53_Y20_N33                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[39]~12                                                                                                                                                                        ; LABCELL_X53_Y20_N30                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[43]~9                                                                                                                                                                         ; LABCELL_X53_Y21_N57                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[47]~6                                                                                                                                                                         ; LABCELL_X53_Y21_N54                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[59]~8                                                                                                                                                                         ; LABCELL_X53_Y20_N36                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[67]~4                                                                                                                                                                         ; LABCELL_X53_Y20_N15                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|banks[75]~15                                                                                                                                                                        ; LABCELL_X53_Y20_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|line[0]~2                                                                                                                                                                           ; LABCELL_X51_Y21_N6                           ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[0][0]~82                                                                                                                                                                        ; LABCELL_X50_Y25_N36                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[10][0]~78                                                                                                                                                                       ; MLABCELL_X52_Y26_N57                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[11][0]~80                                                                                                                                                                       ; MLABCELL_X52_Y26_N21                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[12][0]~89                                                                                                                                                                       ; MLABCELL_X52_Y24_N57                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[13][0]~91                                                                                                                                                                       ; LABCELL_X51_Y26_N57                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[14][0]~90                                                                                                                                                                       ; LABCELL_X50_Y24_N6                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[15][0]~92                                                                                                                                                                       ; MLABCELL_X52_Y24_N54                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[16][0]~3                                                                                                                                                                        ; MLABCELL_X52_Y24_N51                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[17][0]~9                                                                                                                                                                        ; LABCELL_X50_Y24_N36                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[18][0]~8                                                                                                                                                                        ; LABCELL_X51_Y26_N21                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[19][0]~12                                                                                                                                                                       ; LABCELL_X51_Y26_N54                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[1][0]~86                                                                                                                                                                        ; LABCELL_X50_Y24_N0                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[20][0]~14                                                                                                                                                                       ; MLABCELL_X52_Y24_N21                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[21][0]~18                                                                                                                                                                       ; MLABCELL_X52_Y24_N45                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[22][0]~16                                                                                                                                                                       ; LABCELL_X50_Y24_N21                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[23][0]~20                                                                                                                                                                       ; MLABCELL_X52_Y24_N36                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[24][0]~23                                                                                                                                                                       ; LABCELL_X50_Y24_N51                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[25][0]~27                                                                                                                                                                       ; LABCELL_X50_Y24_N12                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[26][0]~25                                                                                                                                                                       ; LABCELL_X51_Y26_N12                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[27][0]~29                                                                                                                                                                       ; LABCELL_X51_Y26_N15                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[28][0]~30                                                                                                                                                                       ; MLABCELL_X52_Y24_N3                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[29][0]~32                                                                                                                                                                       ; LABCELL_X50_Y24_N3                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[2][0]~85                                                                                                                                                                        ; LABCELL_X50_Y25_N42                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[30][0]~31                                                                                                                                                                       ; LABCELL_X50_Y24_N18                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[31][0]~33                                                                                                                                                                       ; MLABCELL_X52_Y24_N48                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[3][0]~88                                                                                                                                                                        ; LABCELL_X50_Y25_N45                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[4][0]~93                                                                                                                                                                        ; MLABCELL_X52_Y24_N0                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[5][0]~95                                                                                                                                                                        ; LABCELL_X50_Y24_N39                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[6][0]~94                                                                                                                                                                        ; LABCELL_X50_Y24_N9                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[7][0]~96                                                                                                                                                                        ; MLABCELL_X52_Y24_N39                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[8][0]~76                                                                                                                                                                        ; LABCELL_X51_Y26_N9                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_cmc:neo_cmc|map[9][0]~79                                                                                                                                                                        ; MLABCELL_X52_Y26_N54                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|clocks:CLK|CLK_1HB                                                                                                                                                                        ; FF_X31_Y23_N26                               ; 8       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|clocks:CLK|CLK_68KCLK                                                                                                                                                                     ; FF_X24_Y19_N32                               ; 245     ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|clocks:CLK|CLK_DIV[0]                                                                                                                                                                     ; FF_X29_Y24_N5                                ; 133     ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|clocks:CLK|CLK_DIV[1]                                                                                                                                                                     ; FF_X33_Y21_N8                                ; 16      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|z80ctrl:Z80CTRL|nNMI_RESET                                                                                                                                                                ; LABCELL_X57_Y30_N9                           ; 1       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|z80ctrl:Z80CTRL|nNMI_SET                                                                                                                                                                  ; MLABCELL_X59_Y30_N48                         ; 1       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|z80ctrl:Z80CTRL|nSDRD0                                                                                                                                                                    ; LABCELL_X57_Y30_N42                          ; 30      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|z80ctrl:Z80CTRL|nSDZ80CLR                                                                                                                                                                 ; LABCELL_X56_Y28_N51                          ; 8       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_d0:D0|z80ctrl:Z80CTRL|nSDZ80W                                                                                                                                                                   ; LABCELL_X56_Y28_N33                          ; 8       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_f0:F0|Decoder0~0                                                                                                                                                                                ; LABCELL_X36_Y20_N45                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_g0:G0|WE                                                                                                                                                                                        ; LABCELL_X50_Y17_N24                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|always1~1                                                                                                                                                                           ; LABCELL_X33_Y15_N24                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|always1~2                                                                                                                                                                           ; LABCELL_X33_Y15_N42                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|always3~1                                                                                                                                                                           ; LABCELL_X33_Y15_N21                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|always6~1                                                                                                                                                                           ; LABCELL_X33_Y15_N18                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|always6~3                                                                                                                                                                           ; LABCELL_X33_Y15_N0                           ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|comb~0                                                                                                                                                                              ; LABCELL_X33_Y13_N54                          ; 4       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_pvc:neo_pvc|comb~1                                                                                                                                                                              ; LABCELL_X31_Y12_N27                          ; 4       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_sma:neo_sma|LessThan0~0                                                                                                                                                                         ; LABCELL_X36_Y22_N24                          ; 22      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_sma:neo_sma|bank[19]~0                                                                                                                                                                          ; LABCELL_X33_Y14_N42                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_sma:neo_sma|nPORTOE                                                                                                                                                                             ; LABCELL_X36_Y17_N24                          ; 20      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_sma:neo_sma|nPORTWE                                                                                                                                                                             ; LABCELL_X31_Y17_N45                          ; 12      ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_sma:neo_sma|rst                                                                                                                                                                                 ; FF_X33_Y18_N2                                ; 18      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[22]~3                                                                                                                                                             ; LABCELL_X29_Y23_N18                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[25]~1                                                                                                                                                             ; LABCELL_X29_Y23_N51                          ; 8       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 3699    ; Clock                                                                    ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 4943    ; Clock                                                                    ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~1                                         ; LABCELL_X83_Y6_N6                            ; 28      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]~0                         ; LABCELL_X88_Y3_N39                           ; 17      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]~1                         ; LABCELL_X88_Y3_N15                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6]~0                         ; LABCELL_X88_Y3_N18                           ; 17      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6]~1                         ; LABCELL_X88_Y3_N21                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0 ; LABCELL_X88_Y4_N18                           ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]              ; FF_X87_Y5_N5                                 ; 9       ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[7]~1                    ; LABCELL_X74_Y3_N21                           ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                     ; FF_X75_Y3_N8                                 ; 127     ; Async. clear, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset~0                   ; LABCELL_X74_Y3_N9                            ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10]~2                                 ; LABCELL_X83_Y3_N21                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12]~1                                 ; LABCELL_X83_Y3_N18                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]~0                                  ; LABCELL_X83_Y3_N57                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]~1                                      ; LABCELL_X81_Y2_N3                            ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]~12                                    ; LABCELL_X83_Y5_N18                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]~11                                    ; LABCELL_X83_Y5_N27                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]~2                                     ; LABCELL_X83_Y3_N39                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]~10                                    ; LABCELL_X83_Y3_N12                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]~9                                     ; LABCELL_X83_Y5_N9                            ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]~3                                     ; LABCELL_X83_Y5_N6                            ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                      ; MLABCELL_X84_Y2_N33                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]~8                                      ; LABCELL_X83_Y3_N6                            ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]~0                                      ; LABCELL_X83_Y3_N9                            ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]~6                                      ; LABCELL_X83_Y3_N27                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]~7                                      ; LABCELL_X85_Y2_N21                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]~5                                      ; LABCELL_X83_Y3_N15                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]~13                                     ; LABCELL_X83_Y5_N24                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]~14                                     ; LABCELL_X83_Y5_N57                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~0                                           ; MLABCELL_X87_Y6_N3                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~3                                           ; LABCELL_X88_Y6_N48                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11]~0                                          ; MLABCELL_X87_Y5_N54                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[0]~en                                                                                                                                                                           ; DDIOOECELL_X38_Y81_N39                       ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[10]~en                                                                                                                                                                          ; DDIOOECELL_X8_Y0_N56                         ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[11]~en                                                                                                                                                                          ; DDIOOECELL_X82_Y0_N62                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[12]~en                                                                                                                                                                          ; DDIOOECELL_X60_Y0_N39                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[13]~en                                                                                                                                                                          ; DDIOOECELL_X8_Y0_N39                         ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[14]~en                                                                                                                                                                          ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[15]~en                                                                                                                                                                          ; DDIOOECELL_X36_Y0_N39                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[1]~en                                                                                                                                                                           ; DDIOOECELL_X40_Y0_N5                         ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[2]~en                                                                                                                                                                           ; DDIOOECELL_X32_Y81_N22                       ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[3]~en                                                                                                                                                                           ; DDIOOECELL_X40_Y0_N22                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[4]~en                                                                                                                                                                           ; DDIOOECELL_X60_Y0_N56                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[5]~en                                                                                                                                                                           ; DDIOOECELL_X38_Y81_N56                       ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[6]~en                                                                                                                                                                           ; DDIOOECELL_X62_Y0_N56                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[7]~en                                                                                                                                                                           ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[8]~en                                                                                                                                                                           ; DDIOOECELL_X82_Y0_N45                        ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|SDRAM_DQ[9]~en                                                                                                                                                                           ; DDIOOECELL_X76_Y0_N5                         ; 1       ; Output enable                                                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|Selector2~3                                                                                                                                                                              ; MLABCELL_X47_Y24_N6                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|WideOr0                                                                                                                                                                                  ; LABCELL_X45_Y22_N24                          ; 67      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|cas_addr[1]~0                                                                                                                                                                            ; LABCELL_X42_Y22_N48                          ; 9       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|cas_addr[1]~1                                                                                                                                                                            ; LABCELL_X46_Y22_N42                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|cas_addr[9]~2                                                                                                                                                                            ; MLABCELL_X47_Y22_N39                         ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|cpcnt[1]~0                                                                                                                                                                               ; MLABCELL_X47_Y25_N15                         ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|saved_data[0]~0                                                                                                                                                                          ; LABCELL_X46_Y22_N12                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:ram1|state.STATE_CP                                                                                                                                                                           ; FF_X47_Y22_N14                               ; 44      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram_mux:SDRAM_MUX|CR_DOUBLE[0]~0                                                                                                                                                                  ; LABCELL_X42_Y23_N0                           ; 64      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram_mux:SDRAM_MUX|PROM_DATA[0]~0                                                                                                                                                                  ; LABCELL_X29_Y13_N27                          ; 22      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram_mux:SDRAM_MUX|SDRAM_WR_BYTE_MODE~0                                                                                                                                                            ; MLABCELL_X34_Y21_N6                          ; 36      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram_mux:SDRAM_MUX|SROM_DATA[0]~1                                                                                                                                                                  ; LABCELL_X42_Y23_N39                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram_mux:SDRAM_MUX|always1~5                                                                                                                                                                       ; LABCELL_X43_Y26_N42                          ; 43      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sp0~0                                                                                                                                                                                               ; LABCELL_X27_Y28_N33                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_11a:rden_decode_a|w_anode483w[2]                                                                          ; MLABCELL_X65_Y19_N36                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_11a:rden_decode_a|w_anode497w[2]~0                                                                        ; LABCELL_X62_Y19_N54                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_11a:rden_decode_a|w_anode497w[2]~1                                                                        ; MLABCELL_X65_Y19_N0                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_11a:rden_decode_a|w_anode497w[2]~2                                                                        ; MLABCELL_X65_Y19_N57                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_8la:decode2|w_anode445w[2]                                                                                ; LABCELL_X62_Y19_N12                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_8la:decode2|w_anode458w[2]~0                                                                              ; LABCELL_X62_Y19_N24                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_8la:decode2|w_anode466w[2]~0                                                                              ; LABCELL_X62_Y19_N6                           ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|decode_8la:decode2|w_anode474w[2]~0                                                                              ; LABCELL_X62_Y19_N18                          ; 16      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|state.10                                                                                                                                                                                            ; FF_X48_Y26_N29                               ; 27      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|timeout[31]~4                                                                                                                                                                                       ; LABCELL_X45_Y20_N42                          ; 35      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|CMD_REG[0]~1                                                                                                                                                                            ; LABCELL_X31_Y24_N12                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|DIV15[2]~0                                                                                                                                                                              ; LABCELL_X27_Y24_N27                          ; 18      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|DIV6[4]~1                                                                                                                                                                               ; LABCELL_X27_Y24_N3                           ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|SHIFT_REG[0]~2                                                                                                                                                                          ; LABCELL_X31_Y24_N15                          ; 48      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|SHIFT_REG~1                                                                                                                                                                             ; LABCELL_X31_Y24_N36                          ; 49      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|TP_HSECONDS[3]~1                                                                                                                                                                        ; LABCELL_X27_Y24_N18                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|uPD4990:RTC|TP_SEL[2]~1                                                                                                                                                                             ; LABCELL_X31_Y24_N57                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|vblcnt[6]~0                                                                                                                                                                                         ; LABCELL_X36_Y21_N12                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|always0~0                                                                                                                                                  ; LABCELL_X11_Y26_N6                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|always0~1                                                                                                                                                  ; LABCELL_X11_Y26_N33                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_h|always0~2                                                                                                                                                  ; LABCELL_X12_Y26_N54                          ; 44      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|always0~0                                                                                                                                                  ; MLABCELL_X21_Y28_N33                         ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|always0~1                                                                                                                                                  ; MLABCELL_X21_Y28_N36                         ; 34      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_cleaner:video_cleaner|s_fix:sync_v|always0~2                                                                                                                                                  ; MLABCELL_X21_Y28_N18                         ; 38      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARXG[12]~2                                                                                                                                                                  ; MLABCELL_X39_Y47_N15                         ; 25      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARYG[12]~0                                                                                                                                                                  ; LABCELL_X37_Y47_N33                          ; 23      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|LessThan1~9                                                                                                                                                                 ; LABCELL_X43_Y46_N30                          ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|WideOr1                                                                                                                                                                     ; MLABCELL_X39_Y47_N54                         ; 48      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~0                                                                                                                                                                   ; MLABCELL_X39_Y48_N54                         ; 30      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~1                                                                                                                                                                   ; MLABCELL_X39_Y47_N0                          ; 33      ; Clock enable, Sync. clear, Sync. load                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~2                                                                                                                                                                   ; LABCELL_X42_Y47_N12                          ; 51      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|arxo[7]~0                                                                                                                                                                   ; MLABCELL_X39_Y47_N36                         ; 29      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|hsize[0]~3                                                                                                                                                                  ; LABCELL_X37_Y46_N42                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start                                                                                                                                                                   ; FF_X42_Y47_N56                               ; 79      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start~0                                                                                                                                                                 ; LABCELL_X42_Y47_N57                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[22]~0                                                                                                                                                   ; LABCELL_X42_Y47_N15                          ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vadj[11]                                                                                                                                                                    ; FF_X42_Y46_N59                               ; 13      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc[1]                                                                                                                                                                    ; FF_X39_Y47_N23                               ; 25      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc~0                                                                                                                                                                     ; MLABCELL_X39_Y48_N12                         ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcpt[11]~0                                                                                                                                                                  ; MLABCELL_X39_Y48_N15                         ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~1                                                                                                                                            ; LABCELL_X36_Y49_N0                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~3                                                                                                                                            ; LABCELL_X36_Y49_N3                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]~2                                                                                                                                            ; LABCELL_X36_Y49_N30                          ; 25      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf~0                                                                                                                                                ; LABCELL_X37_Y49_N12                          ; 13      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[0]                                                                                                                                                ; FF_X39_Y50_N14                               ; 31      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[0]~3                                                                                                                                          ; LABCELL_X36_Y49_N12                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[17]~4                                                                                                                                         ; LABCELL_X37_Y51_N3                           ; 12      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_start                                                                                                                                             ; FF_X39_Y50_N47                               ; 49      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg1[0]~2                                                                                                                                         ; LABCELL_X36_Y49_N6                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[1]~1                                                                                                                                         ; MLABCELL_X39_Y50_N0                          ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[2]~0                                                                                                                                         ; LABCELL_X35_Y50_N12                          ; 11      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start                                                                                                                                             ; FF_X39_Y50_N5                                ; 84      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start~0                                                                                                                                           ; LABCELL_X36_Y49_N48                          ; 20      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[25]~0                                                                                                                                ; LABCELL_X40_Y51_N24                          ; 38      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[0]~0                                                                                                                              ; LABCELL_X40_Y51_N6                           ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[1]~1                                                                                                                                 ; LABCELL_X37_Y50_N54                          ; 49      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[15]~0                                                                                                                             ; LABCELL_X37_Y50_N36                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|CE_PIXEL                                                                                                                                                                    ; FF_X13_Y37_N50                               ; 69      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                                                 ; LABCELL_X18_Y35_N24                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                                                 ; LABCELL_X18_Y35_N30                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                                                                                  ; LABCELL_X19_Y35_N21                          ; 56      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal8~16                                                                                                                                                    ; LABCELL_X18_Y37_N27                          ; 6       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]~0                                                                                                                             ; LABCELL_X4_Y38_N21                           ; 24      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[3]~3                                                                                                                             ; LABCELL_X4_Y38_N0                            ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                                                         ; LABCELL_X2_Y36_N24                           ; 166     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                                                           ; LABCELL_X2_Y36_N39                           ; 111     ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                                                         ; LABCELL_X7_Y38_N24                           ; 73      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                                                          ; LABCELL_X9_Y36_N45                           ; 256     ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                                                             ; FF_X7_Y35_N26                                ; 29      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                                                             ; LABCELL_X10_Y36_N57                          ; 2       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                                                             ; LABCELL_X10_Y36_N48                          ; 2       ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]~0                                                                                                                                          ; LABCELL_X9_Y38_N48                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                                                  ; LABCELL_X9_Y36_N51                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                                                   ; LABCELL_X13_Y39_N48                          ; 48      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                                                            ; FF_X7_Y35_N44                                ; 24      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~2                                                                                                                                        ; MLABCELL_X15_Y39_N24                         ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~0                                                                                                                                         ; LABCELL_X9_Y38_N30                           ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~2                                                                                                                                        ; LABCELL_X12_Y39_N33                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~1                                                                                                                                       ; MLABCELL_X6_Y37_N51                          ; 72      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~0                                                                                                                                       ; LABCELL_X7_Y37_N30                           ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                                                           ; FF_X8_Y38_N4                                 ; 10      ; Write enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en~0                                                                                                                                         ; LABCELL_X10_Y38_N48                          ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                                                         ; LABCELL_X4_Y40_N15                           ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                                                         ; LABCELL_X9_Y38_N54                           ; 33      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                                                    ; LABCELL_X17_Y34_N6                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                                                    ; LABCELL_X13_Y34_N24                          ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~2                                                                                                                                                    ; MLABCELL_X15_Y34_N27                         ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~1                                                                                                                                                    ; LABCELL_X16_Y33_N36                          ; 11      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                                                    ; LABCELL_X17_Y34_N9                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                                                    ; MLABCELL_X15_Y37_N54                         ; 77      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                                                    ; MLABCELL_X15_Y37_N57                         ; 31      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                                                       ; FF_X15_Y34_N26                               ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                                                       ; FF_X15_Y34_N32                               ; 492     ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                                                       ; FF_X13_Y37_N41                               ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                                                       ; LABCELL_X13_Y37_N27                          ; 14      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[1]~1                                                                                                                                              ; LABCELL_X16_Y34_N36                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~1                                                                                                                                                 ; LABCELL_X13_Y34_N48                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[0]~1                                                                                                                                             ; LABCELL_X16_Y33_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                                                  ; LABCELL_X13_Y34_N27                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                                                        ; MLABCELL_X15_Y38_N3                          ; 38      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|vspos[7]~0                                                                                                                                                                                          ; LABCELL_X36_Y21_N54                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|zmc2_dot:ZMC2DOT|SR[23]~0                                                                                                                                                                           ; LABCELL_X33_Y19_N51                          ; 9       ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|zmc:ZMC|Decoder0~0                                                                                                                                                                                  ; MLABCELL_X59_Y33_N0                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|zmc:ZMC|Decoder0~1                                                                                                                                                                                  ; MLABCELL_X59_Y33_N6                          ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|zmc:ZMC|Decoder0~2                                                                                                                                                                                  ; MLABCELL_X59_Y33_N36                         ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|zmc:ZMC|Decoder0~3                                                                                                                                                                                  ; MLABCELL_X59_Y33_N18                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hcalc[4]~1                                                                                                                                                                                                  ; MLABCELL_X28_Y51_N48                         ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~7                                                                                                                                                                            ; LABCELL_X18_Y25_N30                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~1                                                                                                                                                                      ; LABCELL_X17_Y27_N0                           ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                              ; LABCELL_X62_Y35_N54                          ; 25      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                                ; LABCELL_X17_Y27_N18                          ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_height~4                                                                                                                                                                                               ; LABCELL_X29_Y54_N24                          ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                                 ; CLKSEL_X42_Y0_N11                            ; 56      ; Clock                                                                    ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1] ; comb~30        ; VCC            ;
; hdmi_width~4                                                                                                                                                                                                ; LABCELL_X30_Y52_N36                          ; 12      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; io_uio                                                                                                                                                                                                      ; LABCELL_X24_Y46_N33                          ; 125     ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; led_state[1]~0                                                                                                                                                                                              ; LABCELL_X23_Y46_N57                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                                 ; LABCELL_X53_Y5_N48                           ; 30      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|btn[0]~1                                                                                                                                                                                  ; LABCELL_X51_Y5_N54                           ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|din[0]~2                                                                                                                                                                                  ; LABCELL_X53_Y5_N21                           ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                       ; LABCELL_X56_Y3_N48                           ; 25      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                         ; LABCELL_X50_Y5_N15                           ; 26      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                    ; LABCELL_X18_Y16_N45                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                                     ; LABCELL_X13_Y55_N48                          ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                      ; LABCELL_X12_Y56_N24                          ; 33      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                      ; LABCELL_X13_Y53_N0                           ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                      ; LABCELL_X17_Y58_N9                           ; 23      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                      ; LABCELL_X19_Y58_N18                          ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                     ; LABCELL_X13_Y55_N33                          ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always3~6                                                                                                                                                                                      ; LABCELL_X12_Y51_N54                          ; 69      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|bcnt[12]~2                                                                                                                                                                                     ; MLABCELL_X15_Y48_N18                         ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|bcnt[6]~0                                                                                                                                                                                      ; MLABCELL_X15_Y48_N39                         ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                         ; FF_X17_Y58_N23                               ; 413     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|cmd[0]~1                                                                                                                                                                                       ; MLABCELL_X15_Y48_N12                         ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[19]~1                                                                                                                                                                              ; LABCELL_X13_Y55_N15                          ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                           ; FF_X12_Y50_N26                               ; 113     ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                     ; LABCELL_X16_Y52_N54                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                     ; LABCELL_X16_Y52_N39                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infox[0]~4                                                                                                                                                                                     ; LABCELL_X16_Y52_N33                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                     ; LABCELL_X16_Y52_N30                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|info~1                                                                                                                                                                                         ; MLABCELL_X15_Y48_N3                          ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~1                                                                                                                                                                                   ; MLABCELL_X15_Y48_N33                         ; 4       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[17]~16                                                                                                                                                                                ; LABCELL_X10_Y51_N30                          ; 12      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|pixcnt[10]~3                                                                                                                                                                                   ; LABCELL_X17_Y58_N12                          ; 33      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|pixsz~4                                                                                                                                                                                        ; LABCELL_X19_Y57_N57                          ; 15      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                       ; LABCELL_X16_Y52_N51                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|v_cnt[21]~3                                                                                                                                                                                    ; LABCELL_X10_Y55_N54                          ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                      ; LABCELL_X9_Y43_N18                           ; 46      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                       ; MLABCELL_X6_Y43_N54                          ; 27      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                       ; LABCELL_X13_Y44_N48                          ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                       ; MLABCELL_X3_Y46_N57                          ; 23      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                       ; MLABCELL_X3_Y46_N54                          ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always3~12                                                                                                                                                                                      ; LABCELL_X10_Y44_N30                          ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                       ; LABCELL_X10_Y44_N18                          ; 75      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|bcnt[12]~2                                                                                                                                                                                      ; MLABCELL_X15_Y46_N15                         ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|bcnt[1]~0                                                                                                                                                                                       ; LABCELL_X24_Y46_N27                          ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                          ; FF_X4_Y45_N53                                ; 407     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|cmd[0]~2                                                                                                                                                                                        ; MLABCELL_X15_Y46_N9                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|h_osd_start[16]~1                                                                                                                                                                               ; LABCELL_X13_Y47_N54                          ; 22      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                            ; FF_X7_Y45_N50                                ; 116     ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                      ; LABCELL_X9_Y45_N27                           ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                      ; LABCELL_X12_Y47_N54                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infox[0]~4                                                                                                                                                                                      ; LABCELL_X9_Y45_N12                           ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                      ; LABCELL_X9_Y45_N39                           ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|info~0                                                                                                                                                                                          ; LABCELL_X12_Y45_N3                           ; 1       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_buffer~1                                                                                                                                                                                    ; MLABCELL_X15_Y46_N30                         ; 4       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_status~2                                                                                                                                                                                    ; MLABCELL_X15_Y46_N3                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_vcnt[16]~20                                                                                                                                                                                 ; MLABCELL_X8_Y46_N27                          ; 12      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|pixcnt[2]~0                                                                                                                                                                                     ; MLABCELL_X3_Y46_N42                          ; 27      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|pixsz~2                                                                                                                                                                                         ; MLABCELL_X3_Y45_N48                          ; 15      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                        ; LABCELL_X9_Y45_N48                           ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|v_cnt[3]~4                                                                                                                                                                                      ; LABCELL_X10_Y47_N48                          ; 23      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y73_N1                   ; 1663    ; Clock                                                                    ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                                  ; LABCELL_X9_Y10_N3                            ; 18      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45                                                 ; LABCELL_X1_Y9_N18                            ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                                 ; LABCELL_X1_Y9_N27                            ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                                 ; LABCELL_X1_Y9_N21                            ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                                ; LABCELL_X1_Y9_N6                             ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0        ; MLABCELL_X8_Y11_N9                           ; 16      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1        ; MLABCELL_X6_Y13_N36                          ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0     ; LABCELL_X9_Y10_N33                           ; 15      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1     ; LABCELL_X13_Y10_N0                           ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0         ; LABCELL_X1_Y11_N12                           ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                      ; FF_X6_Y1_N41                                 ; 10      ; Async. clear                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~0                            ; LABCELL_X13_Y11_N12                          ; 10      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~1                            ; LABCELL_X13_Y11_N0                           ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                   ; LABCELL_X1_Y1_N12                            ; 511     ; Async. clear, Sync. clear, Sync. load                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                              ; MLABCELL_X8_Y8_N27                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                             ; LABCELL_X11_Y1_N30                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                             ; MLABCELL_X8_Y8_N12                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                             ; LABCELL_X7_Y1_N0                             ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                             ; LABCELL_X7_Y1_N27                            ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                             ; MLABCELL_X8_Y8_N30                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                            ; MLABCELL_X8_Y8_N54                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                              ; LABCELL_X11_Y1_N15                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                              ; LABCELL_X7_Y1_N6                             ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                              ; LABCELL_X11_Y1_N42                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                              ; MLABCELL_X8_Y8_N24                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                             ; LABCELL_X7_Y1_N9                             ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                              ; LABCELL_X7_Y1_N30                            ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                              ; LABCELL_X7_Y1_N3                             ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                              ; LABCELL_X7_Y1_N33                            ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                              ; LABCELL_X11_Y1_N39                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                              ; MLABCELL_X8_Y8_N45                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                                   ; LABCELL_X7_Y1_N48                            ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                              ; MLABCELL_X8_Y11_N3                           ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                                  ; LABCELL_X10_Y10_N36                          ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~1                                                   ; MLABCELL_X8_Y12_N36                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                          ; MLABCELL_X8_Y11_N36                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                         ; MLABCELL_X8_Y10_N36                          ; 23      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                                  ; MLABCELL_X8_Y10_N51                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                                  ; LABCELL_X9_Y10_N45                           ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                                  ; LABCELL_X9_Y10_N9                            ; 18      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                               ; LABCELL_X10_Y10_N45                          ; 17      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                            ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                            ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2204    ; Clock                                                                    ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                           ; LABCELL_X16_Y30_N45                          ; 14      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                           ; LABCELL_X16_Y30_N6                           ; 12      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~36                                                                                                                                                                        ; MLABCELL_X15_Y22_N3                          ; 25      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~40                                                                                                                                                                        ; LABCELL_X16_Y23_N51                          ; 24      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~41                                                                                                                                                                        ; LABCELL_X16_Y23_N42                          ; 24      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                        ; LABCELL_X10_Y15_N21                          ; 41      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                          ; LABCELL_X16_Y16_N54                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~2                                                                                                                                                                          ; LABCELL_X13_Y14_N18                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                            ; FF_X15_Y19_N44                               ; 25      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                      ; LABCELL_X16_Y30_N24                          ; 14      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                      ; LABCELL_X16_Y30_N0                           ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                      ; MLABCELL_X15_Y22_N6                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~2                                                                                                                                                                       ; LABCELL_X10_Y20_N15                          ; 23      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                       ; LABCELL_X10_Y14_N21                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                       ; LABCELL_X10_Y14_N18                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                                   ; LABCELL_X10_Y14_N45                          ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                                   ; LABCELL_X10_Y14_N42                          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                    ; LABCELL_X10_Y14_N9                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                                   ; LABCELL_X10_Y14_N6                           ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                         ; LABCELL_X10_Y14_N3                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                      ; MLABCELL_X15_Y22_N15                         ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                      ; LABCELL_X16_Y23_N57                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                      ; LABCELL_X16_Y23_N45                          ; 24      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                       ; LABCELL_X11_Y13_N9                           ; 16      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                         ; FF_X9_Y13_N53                                ; 22      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                         ; FF_X9_Y13_N56                                ; 21      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                              ; FF_X11_Y21_N11                               ; 36      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~0                                                                                                                                                                    ; LABCELL_X10_Y20_N54                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~4                                                                                                                                                                    ; LABCELL_X11_Y20_N57                          ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                                   ; LABCELL_X11_Y23_N6                           ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                        ; MLABCELL_X15_Y22_N18                         ; 48      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                            ; LABCELL_X16_Y16_N33                          ; 45      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; reset_req                                                                                                                                                                                                   ; FF_X35_Y55_N29                               ; 235     ; Async. clear, Clock enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                             ; LABCELL_X23_Y46_N33                          ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_out                                                                                                                                                                                                  ; FF_X23_Y46_N20                               ; 231     ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                                ; LABCELL_X23_Y46_N39                          ; 11      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[0]~1                                                                                                                                                                      ; MLABCELL_X25_Y53_N21                         ; 2       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]~1                                                                                                                                                                       ; MLABCELL_X15_Y42_N15                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|hmax[0]~0                                                                                                                                                                        ; MLABCELL_X25_Y49_N3                          ; 4       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|idx[0]~0                                                                                                                                                                         ; MLABCELL_X25_Y49_N42                         ; 8       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|m_enable~0                                                                                                                                                                       ; MLABCELL_X25_Y49_N12                         ; 3       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|mask_2x                                                                                                                                                                          ; FF_X25_Y50_N20                               ; 18      ; Sync. clear, Sync. load                                                  ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|mask_lut~0                                                                                                                                                                       ; MLABCELL_X25_Y49_N33                         ; 1       ; Clock enable, Write enable                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|vcount[4]~1                                                                                                                                                                      ; LABCELL_X23_Y52_N42                          ; 10      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask:HDMI_shadowmask|vmax[2]~0                                                                                                                                                                        ; MLABCELL_X25_Y49_N54                         ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask_data[14]                                                                                                                                                                                         ; FF_X25_Y49_N23                               ; 13      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; shadowmask_wr~0                                                                                                                                                                                             ; LABCELL_X24_Y46_N45                          ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; state[1]                                                                                                                                                                                                    ; FF_X28_Y51_N2                                ; 57      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; state[2]                                                                                                                                                                                                    ; FF_X28_Y51_N44                               ; 71      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                                   ; LABCELL_X13_Y43_N9                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                                   ; LABCELL_X13_Y43_N6                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                                   ; LABCELL_X13_Y43_N3                           ; 46      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                                   ; LABCELL_X2_Y44_N21                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                                   ; LABCELL_X2_Y44_N27                           ; 32      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                                   ; LABCELL_X2_Y44_N45                           ; 41      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                             ; LABCELL_X17_Y39_N57                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                             ; LABCELL_X17_Y39_N39                          ; 17      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                                ; LABCELL_X29_Y49_N3                           ; 86      ; Clock enable, Sync. clear, Sync. load                                    ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[25]~0                                                                                                                                                               ; MLABCELL_X28_Y47_N57                         ; 37      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                             ; LABCELL_X29_Y47_N45                          ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]~0                                                                                                                                                            ; LABCELL_X29_Y49_N57                          ; 34      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                              ; LABCELL_X42_Y54_N57                          ; 35      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|on_start_write_transaction~0                                                                                                        ; MLABCELL_X47_Y47_N9                          ; 40      ; Clock enable, Sync. load                                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|on_write_transaction~2                                                                                                              ; MLABCELL_X47_Y49_N3                          ; 40      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[7]~0                                                                                                             ; MLABCELL_X47_Y49_N12                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[1]~1                                                                                                        ; LABCELL_X46_Y49_N36                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating~0                                                                                                                 ; MLABCELL_X47_Y47_N48                         ; 33      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                                  ; LABCELL_X48_Y57_N0                           ; 31      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|address_latch[0]~0                                                                                                                  ; LABCELL_X43_Y60_N51                          ; 35      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                                                 ; MLABCELL_X47_Y60_N27                         ; 37      ; Clock enable, Sync. load                                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                              ; MLABCELL_X47_Y60_N39                         ; 36      ; Sync. load                                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[7]~0                                                                                                             ; MLABCELL_X47_Y60_N57                         ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[5]~10                                                                                                       ; LABCELL_X45_Y60_N12                          ; 7       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                             ; FF_X47_Y47_N14                               ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                                             ; FF_X48_Y57_N14                               ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 737     ; Clock                                                                    ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[12]                                                                                                                              ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 60      ; Clock enable, Sync. clear                                                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                              ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|vbuf_reset_1                                                                                                                                                                             ; FF_X43_Y60_N41                               ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vcnt[6]~3                                                                                                                                                                                                   ; LABCELL_X18_Y16_N6                           ; 15      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vmini[11]~0                                                                                                                                                                                                 ; MLABCELL_X28_Y51_N15                         ; 48      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vol_att[2]~2                                                                                                                                                                                                ; LABCELL_X23_Y46_N15                          ; 5       ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                                  ; FF_X18_Y58_N26                               ; 34      ; Sync. clear                                                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                                ; LABCELL_X23_Y46_N42                          ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                    ; LABCELL_X18_Y16_N51                          ; 13      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; wcalc[1]~1                                                                                                                                                                                                  ; MLABCELL_X28_Y51_N27                         ; 12      ; Clock enable                                                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+--------------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                                                        ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1223    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 397     ; Global Clock         ; GCLK0            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 133     ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A|Q                                                              ; FF_X1_Y36_N50                                ; 425     ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|WideNor0                                                                 ; LABCELL_X70_Y20_N48                          ; 3982    ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]             ; PLLOUTPUTCOUNTER_X89_Y7_N1                   ; 3699    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]             ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 4943    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N11                            ; 56      ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1] ; comb~30        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y73_N1                   ; 1663    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2204    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 28      ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 737     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                                                      ; 3649    ;
; emu:emu|nRESET                                                                                                                                                            ; 3034    ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch_rl|bits[0][1]~0                                                                     ; 2111    ;
; emu:emu|counter_p[1]                                                                                                                                                      ; 2089    ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_rst:gen_adpcm.u_rst|rst_n                                                                                                        ; 597     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 511     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                            ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X41_Y66_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                            ; M10K_X26_Y71_N0, M10K_X26_Y74_N0, M10K_X26_Y73_N0, M10K_X26_Y72_N0, M10K_X26_Y70_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                            ; M10K_X38_Y63_N0, M10K_X41_Y62_N0, M10K_X41_Y63_N0, M10K_X38_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_uom1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/NeoGeo.ram0_ascal_3ec5c344.hdl.mif           ; M10K_X26_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                            ; M10K_X41_Y57_N0, M10K_X26_Y61_N0, M10K_X38_Y57_N0, M10K_X14_Y57_N0, M10K_X14_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                            ; M10K_X41_Y58_N0, M10K_X26_Y60_N0, M10K_X38_Y58_N0, M10K_X14_Y58_N0, M10K_X14_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                            ; M10K_X41_Y59_N0, M10K_X26_Y58_N0, M10K_X38_Y60_N0, M10K_X14_Y55_N0, M10K_X26_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                            ; M10K_X41_Y56_N0, M10K_X26_Y56_N0, M10K_X38_Y59_N0, M10K_X14_Y56_N0, M10K_X14_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_jfn1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/NeoGeo.ram1_ascal_3ec5c344.hdl.mif           ; M10K_X26_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_3aj1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                            ; M10K_X38_Y61_N0, M10K_X41_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|backup:BACKUP|dpram:SRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; True Dual Port   ; Dual Clocks  ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None                                            ; M10K_X26_Y25_N0, M10K_X26_Y24_N0, M10K_X38_Y25_N0, M10K_X38_Y24_N0, M10K_X14_Y21_N0, M10K_X26_Y21_N0, M10K_X14_Y22_N0, M10K_X14_Y20_N0, M10K_X26_Y28_N0, M10K_X38_Y28_N0, M10K_X38_Y27_N0, M10K_X38_Y26_N0, M10K_X14_Y25_N0, M10K_X26_Y27_N0, M10K_X14_Y24_N0, M10K_X14_Y27_N0, M10K_X26_Y29_N0, M10K_X14_Y30_N0, M10K_X26_Y31_N0, M10K_X14_Y31_N0, M10K_X26_Y30_N0, M10K_X38_Y30_N0, M10K_X38_Y29_N0, M10K_X14_Y28_N0, M10K_X14_Y23_N0, M10K_X38_Y23_N0, M10K_X26_Y23_N0, M10K_X38_Y22_N0, M10K_X26_Y32_N0, M10K_X38_Y31_N0, M10K_X14_Y29_N0, M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|backup:BACKUP|dpram:SRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; True Dual Port   ; Dual Clocks  ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None                                            ; M10K_X5_Y6_N0, M10K_X14_Y6_N0, M10K_X5_Y12_N0, M10K_X5_Y7_N0, M10K_X14_Y2_N0, M10K_X14_Y4_N0, M10K_X14_Y17_N0, M10K_X26_Y14_N0, M10K_X14_Y3_N0, M10K_X26_Y4_N0, M10K_X14_Y12_N0, M10K_X14_Y7_N0, M10K_X14_Y8_N0, M10K_X26_Y8_N0, M10K_X26_Y10_N0, M10K_X14_Y10_N0, M10K_X26_Y5_N0, M10K_X26_Y6_N0, M10K_X26_Y9_N0, M10K_X26_Y7_N0, M10K_X5_Y14_N0, M10K_X14_Y16_N0, M10K_X14_Y14_N0, M10K_X14_Y15_N0, M10K_X5_Y8_N0, M10K_X14_Y9_N0, M10K_X5_Y9_N0, M10K_X5_Y10_N0, M10K_X5_Y13_N0, M10K_X14_Y11_N0, M10K_X14_Y13_N0, M10K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|cd_sys:cdsystem|cache:CACHE|altsyncram:altsyncram_component|altsyncram_jbl1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2           ; 0          ; None                                            ; M10K_X14_Y32_N0, M10K_X5_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|cpram:cpram|altsyncram:altsyncram_component|altsyncram_tfu1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 64           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 128                         ; 64                          ; 512                         ; 16                          ; 8192                ; 2           ; 0          ; None                                            ; M10K_X49_Y48_N0, M10K_X41_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_u3d1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; ROM              ; Single Clock ; 336          ; 68           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 22848  ; 336                         ; 66                          ; --                          ; --                          ; 22176               ; 4           ; 0          ; db/NeoGeo.ram0_nanoRom_eb8e7439.hdl.mif         ; M10K_X69_Y9_N0, M10K_X49_Y7_N0, M10K_X49_Y9_N0, M10K_X69_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_gnc1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; Single Clock ; 1024         ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 17408  ; 1024                        ; 17                          ; --                          ; --                          ; 17408               ; 2           ; 0          ; db/NeoGeo.ram0_uRom_41e27d.hdl.mif              ; M10K_X49_Y6_N0, M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                            ; M10K_X76_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                            ; M10K_X76_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|dpram:LO|altsyncram:altsyncram_component|altsyncram_reo2:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; True Dual Port   ; Dual Clocks  ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0          ; None                                            ; M10K_X41_Y44_N0, M10K_X58_Y35_N0, M10K_X38_Y35_N0, M10K_X49_Y46_N0, M10K_X69_Y34_N0, M10K_X38_Y40_N0, M10K_X49_Y47_N0, M10K_X49_Y36_N0, M10K_X49_Y43_N0, M10K_X49_Y30_N0, M10K_X41_Y30_N0, M10K_X38_Y45_N0, M10K_X41_Y32_N0, M10K_X41_Y43_N0, M10K_X41_Y45_N0, M10K_X41_Y33_N0, M10K_X38_Y41_N0, M10K_X58_Y31_N0, M10K_X41_Y35_N0, M10K_X38_Y42_N0, M10K_X58_Y34_N0, M10K_X38_Y38_N0, M10K_X49_Y42_N0, M10K_X41_Y34_N0, M10K_X49_Y40_N0, M10K_X58_Y32_N0, M10K_X41_Y36_N0, M10K_X49_Y39_N0, M10K_X69_Y36_N0, M10K_X41_Y40_N0, M10K_X49_Y38_N0, M10K_X58_Y36_N0, M10K_X41_Y38_N0, M10K_X41_Y42_N0, M10K_X41_Y47_N0, M10K_X41_Y37_N0, M10K_X38_Y43_N0, M10K_X49_Y31_N0, M10K_X41_Y31_N0, M10K_X38_Y46_N0, M10K_X26_Y40_N0, M10K_X26_Y42_N0, M10K_X26_Y44_N0, M10K_X38_Y37_N0, M10K_X38_Y44_N0, M10K_X49_Y32_N0, M10K_X38_Y34_N0, M10K_X49_Y45_N0, M10K_X26_Y41_N0, M10K_X26_Y43_N0, M10K_X26_Y45_N0, M10K_X49_Y33_N0, M10K_X49_Y44_N0, M10K_X49_Y34_N0, M10K_X38_Y36_N0, M10K_X41_Y46_N0, M10K_X69_Y32_N0, M10K_X38_Y39_N0, M10K_X41_Y39_N0, M10K_X58_Y33_N0, M10K_X49_Y41_N0, M10K_X58_Y30_N0, M10K_X38_Y33_N0, M10K_X41_Y41_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|dpram:WRAML|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; True Dual Port   ; Single Clock ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None                                            ; M10K_X49_Y12_N0, M10K_X41_Y11_N0, M10K_X38_Y16_N0, M10K_X58_Y11_N0, M10K_X26_Y12_N0, M10K_X38_Y5_N0, M10K_X26_Y15_N0, M10K_X49_Y10_N0, M10K_X49_Y13_N0, M10K_X38_Y11_N0, M10K_X41_Y17_N0, M10K_X58_Y13_N0, M10K_X49_Y11_N0, M10K_X41_Y13_N0, M10K_X38_Y17_N0, M10K_X41_Y15_N0, M10K_X49_Y14_N0, M10K_X38_Y12_N0, M10K_X41_Y16_N0, M10K_X41_Y14_N0, M10K_X26_Y13_N0, M10K_X38_Y13_N0, M10K_X38_Y15_N0, M10K_X49_Y15_N0, M10K_X26_Y11_N0, M10K_X41_Y12_N0, M10K_X26_Y16_N0, M10K_X58_Y12_N0, M10K_X38_Y14_N0, M10K_X41_Y5_N0, M10K_X26_Y17_N0, M10K_X58_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|dpram:WRAMU|altsyncram:altsyncram_component|altsyncram_qeo2:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; True Dual Port   ; Single Clock ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None                                            ; M10K_X58_Y2_N0, M10K_X38_Y2_N0, M10K_X41_Y9_N0, M10K_X49_Y2_N0, M10K_X38_Y3_N0, M10K_X26_Y2_N0, M10K_X38_Y7_N0, M10K_X49_Y5_N0, M10K_X58_Y1_N0, M10K_X41_Y2_N0, M10K_X41_Y10_N0, M10K_X41_Y1_N0, M10K_X58_Y9_N0, M10K_X49_Y8_N0, M10K_X41_Y8_N0, M10K_X38_Y4_N0, M10K_X26_Y1_N0, M10K_X26_Y3_N0, M10K_X38_Y9_N0, M10K_X38_Y1_N0, M10K_X58_Y7_N0, M10K_X41_Y6_N0, M10K_X38_Y10_N0, M10K_X49_Y1_N0, M10K_X41_Y3_N0, M10K_X49_Y4_N0, M10K_X38_Y8_N0, M10K_X38_Y6_N0, M10K_X58_Y8_N0, M10K_X41_Y4_N0, M10K_X41_Y7_N0, M10K_X49_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_fq51:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; Single Clock ; 2048         ; 7            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14336  ; 2048                        ; 7                           ; --                          ; --                          ; 14336               ; 2           ; 0          ; NeoGeo.sys_top0.rtl.mif                         ; M10K_X14_Y34_N0, M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x2_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 46           ; 3            ; 46           ; yes                    ; no                      ; yes                    ; yes                     ; 138    ; 3                           ; 46                          ; 3                           ; 46                          ; 138                 ; 2           ; 0          ; None                                            ; M10K_X26_Y37_N0, M10K_X14_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|jt10_adpcma_lut:u_lut|altsyncram:lut_rtl_0|altsyncram_sfe1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; Single Clock ; 392          ; 12           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4704   ; 392                         ; 12                          ; --                          ; --                          ; 4704                ; 1           ; 0          ; db/NeoGeo.ram0_jt10_adpcma_lut_9b216935.hdl.mif ; M10K_X26_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:zero_rtl_0|shift_taps_buv:auto_generated|altsyncram_hfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 13           ; 5            ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 65     ; 5                           ; 13                          ; 5                           ; 13                          ; 65                  ; 1           ; 0          ; None                                            ; M10K_X26_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_1tv:auto_generated|altsyncram_tcc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 9            ; 6            ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 54     ; 6                           ; 9                           ; 6                           ; 9                           ; 54                  ; 1           ; 0          ; None                                            ; M10K_X26_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_1|shift_taps_euv:auto_generated|altsyncram_ifc1:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 34           ; 3            ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 102    ; 3                           ; 34                          ; 3                           ; 34                          ; 102                 ; 1           ; 0          ; None                                            ; M10K_X26_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_6gv:auto_generated|altsyncram_er91:altsyncram5|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 10           ; 5            ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 50     ; 5                           ; 10                          ; 5                           ; 10                          ; 50                  ; 1           ; 0          ; None                                            ; M10K_X69_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_g9e1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; Single Clock ; 256          ; 10           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2560   ; 256                         ; 10                          ; --                          ; --                          ; 2560                ; 1           ; 0          ; db/NeoGeo.ram0_jt12_exprom_ef3db0f0.hdl.mif     ; M10K_X49_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin|altsyncram:sinelut_rtl_0|altsyncram_28e1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3072   ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1           ; 0          ; db/NeoGeo.ram0_jt12_logsin_ed1e88d6.hdl.mif     ; M10K_X69_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_dgv:auto_generated|altsyncram_sr91:altsyncram5|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 52           ; 6            ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 312    ; 6                           ; 52                          ; 6                           ; 52                          ; 312                 ; 2           ; 0          ; None                                            ; M10K_X26_Y34_N0, M10K_X26_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 13           ; 3            ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 39     ; 3                           ; 13                          ; 3                           ; 13                          ; 39                  ; 1           ; 0          ; None                                            ; M10K_X69_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|memcard:MEMCARD|dpram:MEMCARDL|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                            ; M10K_X26_Y20_N0, M10K_X26_Y26_N0, M10K_X14_Y26_N0, M10K_X26_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|memcard:MEMCARD|dpram:MEMCARDU|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                            ; M10K_X26_Y18_N0, M10K_X26_Y19_N0, M10K_X14_Y18_N0, M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|neo_b1:B1|linebuffer:RAMBL|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 3072   ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0          ; None                                            ; M10K_X49_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|neo_b1:B1|linebuffer:RAMBR|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 3072   ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0          ; None                                            ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|neo_b1:B1|linebuffer:RAMTL|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 3072   ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0          ; None                                            ; M10K_X49_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|neo_b1:B1|linebuffer:RAMTR|spram:UR|dpram:ram|altsyncram:altsyncram_component|altsyncram_q7o2:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 3072   ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0          ; None                                            ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|neo_pvc:neo_pvc|dpram:RAML|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                            ; M10K_X69_Y4_N0, M10K_X58_Y4_N0, M10K_X69_Y5_N0, M10K_X58_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|neo_pvc:neo_pvc|dpram:RAMU|altsyncram:altsyncram_component|altsyncram_6bo2:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                            ; M10K_X69_Y2_N0, M10K_X69_Y3_N0, M10K_X69_Y1_N0, M10K_X58_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|spram:PALRAM|dpram:ram|altsyncram:altsyncram_component|altsyncram_8eo2:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 16           ; 8192         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 8192                        ; 16                          ; 8192                        ; 16                          ; 131072              ; 16          ; 0          ; None                                            ; M10K_X76_Y6_N0, M10K_X76_Y9_N0, M10K_X69_Y12_N0, M10K_X69_Y7_N0, M10K_X76_Y5_N0, M10K_X69_Y6_N0, M10K_X69_Y10_N0, M10K_X69_Y11_N0, M10K_X76_Y7_N0, M10K_X76_Y4_N0, M10K_X76_Y8_N0, M10K_X76_Y12_N0, M10K_X76_Y10_N0, M10K_X76_Y11_N0, M10K_X69_Y13_N0, M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|spram:UFV|dpram:ram|altsyncram:altsyncram_component|altsyncram_odo2:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4           ; 0          ; None                                            ; M10K_X69_Y18_N0, M10K_X69_Y17_N0, M10K_X69_Y20_N0, M10K_X69_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|spram:USV|dpram:ram|altsyncram:altsyncram_component|altsyncram_oho2:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; Single Clock ; 32768        ; 16           ; 32768        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 32768                       ; 16                          ; 32768                       ; 16                          ; 524288              ; 64          ; 0          ; None                                            ; M10K_X41_Y19_N0, M10K_X38_Y19_N0, M10K_X38_Y20_N0, M10K_X49_Y17_N0, M10K_X76_Y15_N0, M10K_X49_Y16_N0, M10K_X76_Y20_N0, M10K_X41_Y20_N0, M10K_X49_Y26_N0, M10K_X69_Y22_N0, M10K_X49_Y25_N0, M10K_X69_Y26_N0, M10K_X41_Y18_N0, M10K_X38_Y18_N0, M10K_X58_Y19_N0, M10K_X49_Y18_N0, M10K_X41_Y21_N0, M10K_X69_Y16_N0, M10K_X76_Y22_N0, M10K_X76_Y21_N0, M10K_X69_Y24_N0, M10K_X69_Y27_N0, M10K_X69_Y23_N0, M10K_X58_Y26_N0, M10K_X76_Y25_N0, M10K_X69_Y25_N0, M10K_X76_Y24_N0, M10K_X76_Y23_N0, M10K_X49_Y27_N0, M10K_X49_Y28_N0, M10K_X41_Y23_N0, M10K_X58_Y29_N0, M10K_X41_Y27_N0, M10K_X41_Y28_N0, M10K_X41_Y24_N0, M10K_X58_Y28_N0, M10K_X49_Y20_N0, M10K_X49_Y22_N0, M10K_X49_Y24_N0, M10K_X49_Y19_N0, M10K_X58_Y14_N0, M10K_X58_Y15_N0, M10K_X58_Y18_N0, M10K_X58_Y16_N0, M10K_X41_Y22_N0, M10K_X41_Y26_N0, M10K_X38_Y21_N0, M10K_X41_Y29_N0, M10K_X76_Y14_N0, M10K_X58_Y17_N0, M10K_X76_Y19_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X69_Y15_N0, M10K_X76_Y18_N0, M10K_X76_Y16_N0, M10K_X58_Y27_N0, M10K_X69_Y28_N0, M10K_X41_Y25_N0, M10K_X49_Y29_N0, M10K_X58_Y24_N0, M10K_X58_Y20_N0, M10K_X58_Y22_N0, M10K_X58_Y25_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|spram:Z80RAM|dpram:ram|altsyncram:altsyncram_component|altsyncram_qao2:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                            ; M10K_X69_Y30_N0, M10K_X69_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                            ; M10K_X14_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_k9n1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 640          ; 96           ; 640          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 61440  ; 640                         ; 96                          ; 640                         ; 96                          ; 61440               ; 10          ; 0          ; None                                            ; M10K_X14_Y42_N0, M10K_X14_Y39_N0, M10K_X5_Y39_N0, M10K_X5_Y41_N0, M10K_X5_Y42_N0, M10K_X14_Y40_N0, M10K_X14_Y41_N0, M10K_X14_Y38_N0, M10K_X5_Y40_N0, M10K_X5_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 320          ; 24           ; 320          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 7680   ; 320                         ; 24                          ; 320                         ; 24                          ; 7680                ; 2           ; 0          ; None                                            ; M10K_X5_Y36_N0, M10K_X5_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_86n1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 320          ; 24           ; 320          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 7680   ; 320                         ; 24                          ; 320                         ; 24                          ; 7680                ; 2           ; 0          ; None                                            ; M10K_X5_Y35_N0, M10K_X5_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                            ; M10K_X14_Y50_N0, M10K_X14_Y49_N0, M10K_X14_Y51_N0, M10K_X14_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 6            ; 6            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 36     ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 1           ; 0          ; None                                            ; M10K_X14_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_1vu:auto_generated|altsyncram_or91:altsyncram4|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 36           ; 3            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 108    ; 3                           ; 36                          ; 3                           ; 36                          ; 108                 ; 1           ; 0          ; None                                            ; M10K_X14_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                            ; M10K_X14_Y45_N0, M10K_X5_Y45_N0, M10K_X14_Y46_N0, M10K_X5_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_nr91:altsyncram5|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 24           ; 5            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 120    ; 5                           ; 24                          ; 5                           ; 24                          ; 120                 ; 1           ; 0          ; None                                            ; M10K_X26_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                            ; M10K_X14_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_rr91:altsyncram4|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 14           ; 8            ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 112    ; 8                           ; 14                          ; 8                           ; 14                          ; 112                 ; 1           ; 0          ; None                                            ; M10K_X26_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; shadowmask:HDMI_shadowmask|altsyncram:mask_lut_rtl_0|altsyncram_k9j1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 11           ; 256          ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 2816   ; 256                         ; 11                          ; 256                         ; 11                          ; 2816                ; 1           ; 0          ; None                                            ; M10K_X26_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 30           ; 3            ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 90     ; 3                           ; 30                          ; 3                           ; 30                          ; 90                  ; 1           ; 0          ; None                                            ; M10K_X14_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 7           ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 39          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 29          ;
; Fixed Point Mixed Sign Multiplier ; 30          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                    ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                                                     ; Sum of two 18x18          ; DSP_X32_Y71_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                                                     ; Sum of two 18x18          ; DSP_X20_Y73_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                                                     ; Sum of two 18x18          ; DSP_X32_Y73_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                                                    ; Two Independent 18x18     ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                                                     ; Sum of two 18x18          ; DSP_X20_Y71_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                                                     ; Sum of two 18x18          ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                                                     ; Sum of two 18x18          ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                                                    ; Two Independent 18x18     ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y57_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                                              ; Independent 18x18 plus 36 ; DSP_X32_Y43_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                                                     ; Independent 27x27         ; DSP_X32_Y41_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~152                            ; Independent 27x27         ; DSP_X32_Y45_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~493                            ; Independent 27x27         ; DSP_X32_Y47_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y61_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~152                            ; Independent 27x27         ; DSP_X20_Y41_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~493                            ; Independent 27x27         ; DSP_X20_Y45_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb_gain:u_gain|Mult0~8 ; Two Independent 18x18     ; DSP_X32_Y33_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8                              ; Independent 27x27         ; DSP_X20_Y43_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349                            ; Independent 27x27         ; DSP_X20_Y47_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|Mult0~8  ; Two Independent 18x18     ; DSP_X20_Y35_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|Mult0~8   ; Two Independent 18x18     ; DSP_X32_Y30_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum|Mult0~8          ; Two Independent 18x18     ; DSP_X54_Y33_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|jt10_adpcmb:u_decoder|Mult1~8   ; Two Independent 18x18     ; DSP_X32_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 69,093 / 289,320 ( 24 % ) ;
; C12 interconnects                           ; 1,330 / 13,420 ( 10 % )   ;
; C2 interconnects                            ; 19,503 / 119,108 ( 16 % ) ;
; C4 interconnects                            ; 11,567 / 56,300 ( 21 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 7,720 / 289,320 ( 3 % )   ;
; Global clocks                               ; 11 / 16 ( 69 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 333 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 262 / 408 ( 64 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 25 / 32 ( 78 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 15,639 / 84,580 ( 18 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 1,547 / 12,676 ( 12 % )   ;
; R14/C12 interconnect drivers                ; 2,445 / 20,720 ( 12 % )   ;
; R3 interconnects                            ; 26,386 / 130,992 ( 20 % ) ;
; R6 interconnects                            ; 41,396 / 266,960 ( 16 % ) ;
; Spine clocks                                ; 64 / 360 ( 18 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 66           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 26           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 79           ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 119          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; 924.5             ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; 614.4             ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 407.8             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 130.5             ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; 114.3             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 70.6              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 54.0              ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 41.7              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                       ;
+----------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Register                                          ; Destination Register                                 ; Delay Added in ns ;
+----------------------------------------------------------+------------------------------------------------------+-------------------+
; cfg_dis                                                  ; pll_hdmi_adj:pll_hdmi_adj|i_de2                      ; 3.004             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[6]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[7]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[8]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; hdmi_config:hdmi_config|done                             ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss2                         ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; ascal:ascal|i_vss                                        ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[10]                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 2.104             ;
; LFB_EN                                                   ; state[1]                                             ; 1.732             ;
; emu:emu|hps_io:hps_io|status[36]                         ; emu:emu|voff[3]                                      ; 1.727             ;
; emu:emu|hps_io:hps_io|status[32]                         ; emu:emu|video_freak:video_freak|arx[1]               ; 1.724             ;
; emu:emu|hps_io:hps_io|status[16]                         ; emu:emu|PAL_RAM_REG[11]                              ; 1.719             ;
; emu:emu|hps_io:hps_io|status[37]                         ; emu:emu|voff[4]                                      ; 1.715             ;
; emu:emu|hps_io:hps_io|status[33]                         ; emu:emu|video_freak:video_freak|arx[1]               ; 1.696             ;
; emu:emu|hps_io:hps_io|status[38]                         ; emu:emu|voff[4]                                      ; 1.675             ;
; osd:vga_osd|infoh[4]                                     ; osd:vga_osd|osd_hcnt2[4]                             ; 1.575             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[11] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[11] ; 1.572             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[13] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[13] ; 1.572             ;
; ascal:ascal|i_pce                                        ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                ; 1.570             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[9]  ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]  ; 1.553             ;
; osd:vga_osd|infoh[3]                                     ; osd:vga_osd|osd_hcnt2[4]                             ; 1.542             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[29] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[13] ; 1.536             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[27] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[11] ; 1.536             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[28] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12] ; 1.536             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[31] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[15] ; 1.536             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[30] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14] ; 1.521             ;
; osd:vga_osd|osd_enable                                   ; osd:vga_osd|osd_en[0]                                ; 1.520             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[24] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[8]  ; 1.517             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[25] ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[9]  ; 1.517             ;
; osd:vga_osd|infow[3]                                     ; osd:vga_osd|osd_vcnt[4]                              ; 1.493             ;
; osd:vga_osd|info                                         ; osd:vga_osd|osd_hcnt2[9]                             ; 1.394             ;
; osd:vga_osd|osd_vcnt[21]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[19]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[18]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[17]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[16]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[20]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[14]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[13]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[12]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[9]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[7]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[6]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[5]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[2]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[3]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[4]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[8]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[10]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[1]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[0]                                  ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_vcnt[11]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|multiscan[0]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|multiscan[1]                                 ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_div[0]                                   ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_div[1]                                   ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[14]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[15]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[16]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[10]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[13]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[8]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[9]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[11]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[12]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[4]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[0]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[1]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[2]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[3]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[7]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[5]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[6]                               ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[17]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[18]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[19]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_osd_start[20]                              ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|osd_div[2]                                   ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[21]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[19]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[18]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[17]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[20]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[15]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[14]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[13]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[12]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[11]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[10]                                    ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[9]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[8]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[7]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[6]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[5]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[4]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[3]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[2]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
; osd:vga_osd|v_cnt[1]                                     ; osd:vga_osd|osd_vcnt[1]                              ; 1.353             ;
+----------------------------------------------------------+------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "NeoGeo"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 10 clocks (9 global, 1 regional)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 28 fanout uses global clock CLKCTRL_G11
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R6
        Info (11177): Node drives Regional Clock Region 0 from (0, 37) to (51, 81)
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 3537 fanout uses global clock CLKCTRL_G6
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 5034 fanout uses global clock CLKCTRL_G4
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G7
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 3165 fanout uses global clock CLKCTRL_G5
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1679 fanout uses global clock CLKCTRL_G13
    Info (11162): emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|WideNor0~CLKENA0 with 4278 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A|Q~CLKENA0 with 426 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G1
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 357 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4951 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/cpu/FX68K/fx68k.sdc'
Warning (332060): Node: emu:emu|counter_p[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|nRESET is being clocked by emu:emu|counter_p[1]
Warning (332060): Node: emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rLDS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_sma:neo_sma|rng[4] is being clocked by emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rLDS
Warning (332060): Node: emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rRWn was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDS16bit:B138|FDSCell:CellC|Q[0] is being clocked by emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rRWn
Warning (332060): Node: emu:emu|neo_d0:D0|clocks:CLK|CLK_68KCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|cd_sys:cdsystem|lc8951:LC8951|DOUT[6] is being clocked by emu:emu|neo_d0:D0|clocks:CLK|CLK_68KCLK
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:O98|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDS16bit:L251|FDSCell:CellC|Q[1] is being clocked by emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:O98|Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|D112B_OUT_DELAY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDS16bit:F14|FDSCell:CellC|Q[2] is being clocked by emu:emu|lspc2_a2:LSPC|D112B_OUT_DELAY
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|irq:IRQ|FDSCell:B32|Q[1] is being clocked by emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[1]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDRCell:E61|Q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|irq:IRQ|FD3:B52|Q is being clocked by emu:emu|lspc2_a2:LSPC|lspc_regs:REGS|FDRCell:E61|Q[1]
Warning (332060): Node: emu:emu|hps_io:hps_io|status[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|irq:IRQ|FD3:C52|Q is being clocked by emu:emu|hps_io:hps_io|status[3]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|videosync:VS|S116_Q is being clocked by emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[3]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|videosync:VS|FD4:J251|Q is being clocked by emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[3]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|R262_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|jt10:YM2610|jt12_top:u_jt12|jt10_adpcm_drvB:gen_adpcm.u_adpcm_b|roe_n is being clocked by emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|R262_Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|cpu_z80:Z80CPU|T80s:cpu|T80:u0|ABus_last[0] is being clocked by emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|FD4:S219A|Q
Warning (332060): Node: emu:emu|cpu_z80:Z80CPU|T80s:cpu|IORQ_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_d0:D0|z80ctrl:Z80CTRL|nNMI_EN is being clocked by emu:emu|cpu_z80:Z80CPU|T80s:cpu|IORQ_n
Warning (332060): Node: emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rUDS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_c1:C1|c1_regs:C1REGS|SDD_LATCH_CMD[7] is being clocked by emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rUDS
Warning (332060): Node: emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rAS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_b1:B1|nCPU_ACCESS is being clocked by emu:emu|cpu_68k:M68KCPU|fx68k:FX68K|busControl:busControl|rAS
Warning (332060): Node: emu:emu|neo_d0:D0|clocks:CLK|CLK_DIV[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_b1:B1|PA_VIDEO[11] is being clocked by emu:emu|neo_d0:D0|clocks:CLK|CLK_DIV[1]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|lspc2_a2:LSPC|LT4:U24|P[3] is being clocked by emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[0]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDM:S48|Q is being clocked by emu:emu|lspc2_a2:LSPC|lspc2_clk:LSPCCLK|Q53_Q[2]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|FD2:U68A|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|hshrink:HSH|FS2:T196|Q[3] is being clocked by emu:emu|lspc2_a2:LSPC|FD2:U68A|Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|altshift_taps:SR_SPR_PARAMS_rtl_0|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ram_block5a1 is being clocked by emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[3]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|T140_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[3] is being clocked by emu:emu|lspc2_a2:LSPC|T140_Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:O141|Q[2] is being clocked by emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[1]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDSCell:M233|Q[2] is being clocked by emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[2]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDPCell:P74|Q is being clocked by emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[0]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDPCell:O62|Q is being clocked by emu:emu|lspc2_a2:LSPC|videosync:VS|P50_Q[1]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|FS1:P201|Q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H233|FDSCell:CellB|Q[2] is being clocked by emu:emu|lspc2_a2:LSPC|FS1:P201|Q[1]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDM:H57|Q is being clocked by emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FS3:N98|Q[0]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:N93|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDS16bit:E196|FDSCell:CellA|Q[0] is being clocked by emu:emu|lspc2_a2:LSPC|fast_cycle:FCY|FDPCell:N93|Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162|Q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:H251|FDSCell:CellD|Q[1] is being clocked by emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162|Q[1]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|FS1:P201|Q[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDS16bit:D233|FDSCell:CellA|Q[0] is being clocked by emu:emu|lspc2_a2:LSPC|FS1:P201|Q[3]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|FDM:R88|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDM:R179|Q is being clocked by emu:emu|lspc2_a2:LSPC|FDM:R88|Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162|Q[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FDSCell:C233|Q[2] is being clocked by emu:emu|lspc2_a2:LSPC|slow_cycle:SCY|FS1:Q162|Q[3]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|PCK1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDM:S183|Q is being clocked by emu:emu|lspc2_a2:LSPC|PCK1
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|FDM:U53|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|FDM:S171|Q is being clocked by emu:emu|lspc2_a2:LSPC|FDM:U53|Q
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|autoanim:AA|C43:D151|Q[2] is being clocked by emu:emu|lspc2_a2:LSPC|videosync:VS|J268_J269_Q[7]
Warning (332060): Node: emu:emu|neo_d0:D0|clocks:CLK|CLK_DIV[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_zmc2:ZMC2|zmc2_dot:ZMC2DOT|SR[6] is being clocked by emu:emu|neo_d0:D0|clocks:CLK|CLK_DIV[0]
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|PCK2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_b1:B1|linebuffer:RAMBL|PAL_REG[4] is being clocked by emu:emu|lspc2_a2:LSPC|PCK2
Warning (332060): Node: emu:emu|neo_d0:D0|clocks:CLK|CLK_1HB was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|neo_b1:B1|FIXD_REG[3] is being clocked by emu:emu|neo_d0:D0|clocks:CLK|CLK_1HB
Warning (332060): Node: emu:emu|nRESET was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|irq:IRQ|FD3:B56|Q is being clocked by emu:emu|nRESET
Warning (332060): Node: emu:emu|lspc2_a2:LSPC|FDPCell:R74|Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|lspc2_a2:LSPC|lspc_timer:TIMER|FDPCell:K18|Q is being clocked by emu:emu|lspc2_a2:LSPC|FDPCell:R74|Q
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.341 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):   20.682 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    2.068 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 65 registers into blocks of type Block RAM
    Extra Info (176218): Packed 854 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 80 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 267 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1289 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 116 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:04:17
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:06:15
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:09:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:03:28
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:04:02
Info (11888): Total time spent on timing analysis during the Fitter is 128.72 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:46
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 86
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/sys/sys_top.v Line: 125
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/output_files/NeoGeo.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 8047 megabytes
    Info: Processing ended: Fri Dec 24 23:11:43 2021
    Info: Elapsed time: 00:47:32
    Info: Total CPU time (on all processors): 00:38:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/NeoGeo_MiSTer-master/output_files/NeoGeo.fit.smsg.


