Info (10281): Verilog HDL Declaration information at phase_6.v(64): object "INC" differs only in case from object "inc" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v Line: 64
Warning (10268): Verilog HDL information at control.v(128): always construct contains both blocking and non-blocking assignments File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v Line: 128
Info (10281): Verilog HDL Declaration information at multicore1.v(76): object "c2_c2" differs only in case from object "c2_C2" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v Line: 76
Info (10281): Verilog HDL Declaration information at multicore1.v(85): object "c3_c3" differs only in case from object "c3_C3" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v Line: 85
Info (10281): Verilog HDL Declaration information at multicore1.v(94): object "c4_c4" differs only in case from object "c4_C4" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v Line: 94
Info (10281): Verilog HDL Declaration information at mem_control.v(11): object "Ar1out" differs only in case from object "AR1out" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v Line: 11
Info (10281): Verilog HDL Declaration information at mem_control.v(12): object "Ar2out" differs only in case from object "AR2out" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v Line: 12
Info (10281): Verilog HDL Declaration information at mem_control.v(13): object "Ar3out" differs only in case from object "AR3out" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v Line: 13
Info (10281): Verilog HDL Declaration information at mem_control.v(14): object "Ar4out" differs only in case from object "AR4out" in the same scope File: D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v Line: 14
