var $SerdesFFETaps$ [-0.14,0.86,0.0]
var $SerdesFFEPre$ 1
var $UI$ 17.8571428571e-12
var $SerdesGain$ 2.0
var $SerdesZi$ 100.0e9
var $SerdesZo$ 50.0
var $DriverGain$ 2.35294117647
var $DriverPath$ 2
var $DriverSpFile$ 'C:/Users/pete_/Documents/SignalIntegrity/Test/TestSignalIntegrity/TestPDN/System Simulation/RM DRV/RMpath_Sparams_R20_D20/03_28_2022/Extracted_subckts/rm_nom_ctle1_vga3_drv6_220328.s4p'
var $IdealDriverGain$ -2.0
var $BaudRate$ 56.0e9
var $RingCm$ 6.5e-15
var $RingCox$ 49.0e-15
var $RingCj$ 18.5448087935e-15
var $RingRsi$ 1.1e3
var $RingRs$ 32.7
var $RingCavityfc$ 107.768298159e9
var $RingSmallSignalModel$ 1
var $BypassPath$ 1
var $Vbias$ -1.5
var $ElecRoute$ 1
var $ElecIdealZc$ 50.0
var $ElecIdealTd$ 10.0e-12
var $ElecPicPath$ 1
var $ElecPicIdealTd$ 10.0e-12
var $ElecPicIdealZc$ 50.0
var $ElecPicSpFile$ C:/Users/pete_/Documents/SignalIntegrity/Test/TestSignalIntegrity/TestPDN/ElectricalChannels/SParameters/pic_routing-wirebond_to_pic.s16p
var $ElecWirebondPath$ 1
var $ElecWirebondIdealTd$ 10.0e-12
var $ElecWirebondIdealZc$ 80.0
var $ElecWirebondSpFile$ C:/Users/pete_/Documents/SignalIntegrity/Test/TestSignalIntegrity/TestPDN/ElectricalChannels/SParameters/300umt-pic_to_substrate.s16p
var $ElecSubstratePath$ 1
var $ElecSubstrateIdealTd$ 10.0e-12
var $ElecSubstrateIdealZc$ 50.0
var $ElecSubstrateSpFile$ C:/Users/pete_/Documents/SignalIntegrity/Test/TestSignalIntegrity/TestPDN/ElectricalChannels/SParameters/substrate_routing-substate_to_ic.s16p
var $Lpkg$ 50.0e-12
var $Rpkg$ 10.0e-3
var $Cicpad$ 15.0e-15
var $Crmpad$ 11.0e-15
var $Vcm$ 400.0e-3
var $DriverOutputZc$ 0
var $DriverLevelShifterFc$ 45.0e9
var $DriverVGAFc$ 45.0e9
var $DriverCTLEFz$ 10.0e9
var $DriverCTLEFp1$ 22.4e9
var $DriverCTLEFp2$ 45.0e9
device O1 1 open
device Ring 6 file Ring.si Cm $RingCm$ Cox $RingCox$ Cj $RingCj$ Rsi $RingRsi$ Rs $RingRs$ Cavityfc $RingCavityfc$ SmallSignalModel $RingSmallSignalModel$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device Serdes 4 file Serdes.si FFETaps $SerdesFFETaps$ FFEPre $SerdesFFEPre$ FFETd $UI$ Gain $SerdesGain$ Zi $SerdesZi$ Zo $SerdesZo$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device Driver 5 file Driver.si Gain $DriverGain$ Path $DriverPath$ SpFile $DriverSpFile$ OutputZc $DriverOutputZc$ LevelShifterFc $DriverLevelShifterFc$ VGAFc $DriverVGAFc$ CTLEFz $DriverCTLEFz$ CTLEFp1 $DriverCTLEFp1$ CTLEFp2 $DriverCTLEFp2$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device Ch 8 file ElectricalChannels/TxElectricalChannel.si route $ElecRoute$ IdealZc $ElecIdealZc$ IdealTd $ElecIdealTd$ PicRoutingPath $ElecPicPath$ PicRoutingIdealTd $ElecPicIdealTd$ PicRoutingIdealZc $ElecPicIdealZc$ PicRoutingSpFile $ElecPicSpFile$ WirebondPath $ElecWirebondPath$ WirebondIdealTd $ElecWirebondIdealTd$ WirebondIdealZc $ElecWirebondIdealZc$ WirebondSpFile $ElecWirebondSpFile$ SubstrateRoutingPath $ElecSubstratePath$ SubstrateRoutingIdealTd $ElecSubstrateIdealTd$ SubstrateRoutingIdealZc $ElecSubstrateIdealZc$ SubstrateRoutingSpFile $ElecSubstrateSpFile$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device R1 1 R 50.0
voltagesource Vbias 1
device RingPkg 4 file RingPkg.si Lpkg 50.0e-12 Rpkg 10.0e-3 Cicpad 15.0e-15 Crmpad 11.0e-15 EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device Vpn 4 voltagecontrolledvoltagesource 1.0
device O2 1 open
device O3 1 open
voltagesource VP 2
device G1 1 ground
voltagesource VM 2
device Serdes2 4 file Serdes.si FFETaps $SerdesFFETaps$ FFEPre 0 FFETd $UI$ Gain $SerdesGain$ Zi $SerdesZi$ Zo $SerdesZo$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device R2 1 R 50.0
device D1 5 file Driver.si Gain $DriverGain$ Path $DriverPath$ SpFile $DriverSpFile$ OutputZc $DriverOutputZc$ LevelShifterFc $DriverLevelShifterFc$ VGAFc $DriverVGAFc$ CTLEFz $DriverCTLEFz$ CTLEFp1 $DriverCTLEFp1$ CTLEFp2 $DriverCTLEFp2$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
voltagesource Vcm 1
device D4 4 file RingPkg.si Lpkg $Lpkg$ Rpkg $Rpkg$ Cicpad $Cicpad$ Crmpad $Crmpad$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device O4 1 open
device Ring2 6 file Ring.si Cm $RingCm$ Cox $RingCox$ Cj $RingCj$ Rsi $RingRsi$ Rs $RingRs$ Cavityfc $RingCavityfc$ SmallSignalModel $RingSmallSignalModel$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device O5 1 open
device O6 1 open
device Vi 4 voltagecontrolledvoltagesource 1.0
device VoSerdes 4 voltagecontrolledvoltagesource 1.0
device ViDriver 4 voltagecontrolledvoltagesource 1.0
device VoDriver 4 voltagecontrolledvoltagesource 1.0
eyewaveform ModTransmission EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
eyewaveform PoutModulator EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
waveform PinModulator EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
eyewaveform PoutModule EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
device Bypass 3 relay $BypassPath$ term 1.0e9
device IdealTransmitter 4 file IdealTransmitter.si Gain $IdealDriverGain$ EndFrequency 112000000000.0 FrequencyPoints 224 UserSampleRate 224000000000.0
eyeprobe Vo O1 1
connect O1 1 Bypass 3
connect Ring 1 RingPkg 2 VoDriver 2
connect Ring 3 VoDriver 1 RingPkg 4
connect O2 1 Ring 5 Vpn 1
connect Ring 2 Bypass 1
connect Ring 6 O3 1 Vpn 2
connect IdealTransmitter 1 Serdes 1 Vi 2 VP 2
connect Vi 1 IdealTransmitter 3 Serdes 3 VM 2
connect Ch 2 VoSerdes 2 Serdes 2
connect Serdes 4 VoSerdes 1 Ch 4
connect Ch 1 ViDriver 2 Driver 1
connect Driver 3 ViDriver 1 Ch 3
connect Vcm 1 Driver 5 D1 5
connect Driver 2 RingPkg 1
connect RingPkg 3 Driver 4
connect Ch 5 D1 1
connect Ch 7 D1 3
connect Serdes2 2 Ch 6
connect Serdes2 4 Ch 8
connect R1 1 Serdes2 1
connect VP 1 G1 1 VM 1
connect Serdes2 3 R2 1
connect D1 2 D4 1
connect D1 4 D4 3
connect Ring2 1 D4 2
connect Ring2 3 D4 4
voltageoutput VoAdjacent O4 1
connect O4 1 Ring2 2
connect Ring2 5 O5 1
connect O6 1 Ring2 6
connect Ring2 4 IdealTransmitter 4 Ring 4 Vbias 1
connect IdealTransmitter 2 Bypass 2
device Vpn_2 1 ground
device Vpn_3 1 open
connect Vpn 3 Vpn_2 1
connect Vpn 4 Vpn_3 1
voltageoutput Vpn Vpn 4
device Vi_2 1 ground
device Vi_3 1 open
connect Vi 3 Vi_2 1
connect Vi 4 Vi_3 1
eyeprobe Vi Vi 4
device VoSerdes_2 1 ground
device VoSerdes_3 1 open
connect VoSerdes 3 VoSerdes_2 1
connect VoSerdes 4 VoSerdes_3 1
eyeprobe VoSerdes VoSerdes 4
device ViDriver_2 1 ground
device ViDriver_3 1 open
connect ViDriver 3 ViDriver_2 1
connect ViDriver 4 ViDriver_3 1
eyeprobe ViDriver ViDriver 4
device VoDriver_2 1 ground
device VoDriver_3 1 open
connect VoDriver 3 VoDriver_2 1
connect VoDriver 4 VoDriver_3 1
eyeprobe VoDriver VoDriver 4
