// Seed: 925776536
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [-1 : -1 'd0] id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd48,
    parameter id_4 = 32'd5
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output tri0 id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  wire [id_4 : id_2] id_8;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  assign id_5 = -1;
  wire id_9;
endmodule
