// Seed: 1387467987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = "" - id_4;
  assign id_5 = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor   id_1,
    input tri   id_2,
    input tri0  id_3
);
  wire  id_5;
  logic id_6;
endmodule
module module_3 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6
);
  assign id_3 = -1 * id_4;
  wire [1 'b0 : 1 'b0 -  1  ==  -1 'b0] id_8;
  always $clog2(13);
  ;
  module_2 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0
  );
endmodule
