<stg><name>matmul</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %icmp_ln4 = icmp eq i2 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln4, label %2, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader1.preheader:0  %tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3">
<![CDATA[
.preheader1.preheader:1  %zext_ln5 = zext i3 %tmp to i4

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i2 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1  %icmp_ln5 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3  %j = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln5, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln7 = zext i2 %j_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:1  %add_ln7 = add i4 %zext_ln5, %zext_ln7

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %zext_ln7_1 = zext i4 %add_ln7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %c_addr = getelementptr [4 x i32]* %c, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i2 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %icmp_ln6 = icmp eq i2 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %k = add i2 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln6, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="2">
<![CDATA[
:0  %zext_ln7_2 = zext i2 %k_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln7_1 = add i4 %zext_ln7_2, %zext_ln5

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln7_3 = zext i4 %add_ln7_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_addr = getelementptr [4 x i32]* %a, i64 0, i64 %zext_ln7_3

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:4  %tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %k_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="3">
<![CDATA[
:5  %zext_ln7_4 = zext i3 %tmp_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln7_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln7_2 = add i4 %zext_ln7, %zext_ln7_4

]]></Node>
<StgValue><ssdm name="add_ln7_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln7_5 = zext i4 %add_ln7_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %b_addr = getelementptr [4 x i32]* %b, i64 0, i64 %zext_ln7_5

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="2">
<![CDATA[
:9  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="2">
<![CDATA[
:10  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="2">
<![CDATA[
:9  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="2">
<![CDATA[
:10  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln7 = mul nsw i32 %a_load, %b_load

]]></Node>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:12  store i32 %mul_ln7, i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="c" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="a" to="specbitsmap_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="72" from="b" to="specbitsmap_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="74" from="c" to="specbitsmap_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="matmul_str" to="spectopmodule_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="i_0" fromId="79" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="br_ln4" to="i_0" fromId="12" toId="13">
</dataflow>
<dataflow id="82" from="i" to="i_0" fromId="16" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="br_ln0" to="i_0" fromId="32" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="84" from="i_0" to="icmp_ln4" fromId="13" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="icmp_ln4" fromId="85" toId="14">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="empty" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_89" to="empty" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_89" to="empty" fromId="89" toId="15">
</dataflow>
<dataflow id="93" from="i_0" to="i" fromId="13" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="i" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="icmp_ln4" to="br_ln4" fromId="14" toId="17">
</dataflow>
<dataflow id="98" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="i_0" to="tmp" fromId="13" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_100" to="tmp" fromId="100" toId="18">
</dataflow>
<dataflow id="102" from="tmp" to="zext_ln5" fromId="18" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_79" to="j_0" fromId="79" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln5" to="j_0" fromId="20" toId="22">
</dataflow>
<dataflow id="105" from="j" to="j_0" fromId="25" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln0" to="j_0" fromId="49" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="107" from="j_0" to="icmp_ln5" fromId="22" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_85" to="icmp_ln5" fromId="85" toId="23">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="87" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_89" to="empty_2" fromId="89" toId="24">
</dataflow>
<dataflow id="111" from="StgValue_89" to="empty_2" fromId="89" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_89" to="empty_2" fromId="89" toId="24">
</dataflow>
<dataflow id="113" from="j_0" to="j" fromId="22" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_94" to="j" fromId="94" toId="25">
</dataflow>
<dataflow id="115" from="icmp_ln5" to="br_ln5" fromId="23" toId="26">
</dataflow>
<dataflow id="116" from="j_0" to="zext_ln7" fromId="22" toId="27">
</dataflow>
<dataflow id="117" from="zext_ln5" to="add_ln7" fromId="19" toId="28">
</dataflow>
<dataflow id="118" from="zext_ln7" to="add_ln7" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="add_ln7" to="zext_ln7_1" fromId="28" toId="29">
</dataflow>
<dataflow id="120" from="c" to="c_addr" fromId="67" toId="30">
</dataflow>
<dataflow id="122" from="StgValue_121" to="c_addr" fromId="121" toId="30">
</dataflow>
<dataflow id="123" from="zext_ln7_1" to="c_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="124" from="k" to="k_0" fromId="36" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln6" to="k_0" fromId="54" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="126" from="StgValue_79" to="k_0" fromId="79" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln6" to="k_0" fromId="31" toId="33">
</dataflow>
<dataflow id="128" from="k_0" to="icmp_ln6" fromId="33" toId="34">
</dataflow>
<dataflow id="129" from="StgValue_85" to="icmp_ln6" fromId="85" toId="34">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="87" toId="35">
</dataflow>
<dataflow id="131" from="StgValue_89" to="empty_3" fromId="89" toId="35">
</dataflow>
<dataflow id="132" from="StgValue_89" to="empty_3" fromId="89" toId="35">
</dataflow>
<dataflow id="133" from="StgValue_89" to="empty_3" fromId="89" toId="35">
</dataflow>
<dataflow id="134" from="k_0" to="k" fromId="33" toId="36">
</dataflow>
<dataflow id="135" from="StgValue_94" to="k" fromId="94" toId="36">
</dataflow>
<dataflow id="136" from="icmp_ln6" to="br_ln6" fromId="34" toId="37">
</dataflow>
<dataflow id="137" from="k_0" to="zext_ln7_2" fromId="33" toId="38">
</dataflow>
<dataflow id="138" from="zext_ln7_2" to="add_ln7_1" fromId="38" toId="39">
</dataflow>
<dataflow id="139" from="zext_ln5" to="add_ln7_1" fromId="19" toId="39">
</dataflow>
<dataflow id="140" from="add_ln7_1" to="zext_ln7_3" fromId="39" toId="40">
</dataflow>
<dataflow id="141" from="a" to="a_addr" fromId="65" toId="41">
</dataflow>
<dataflow id="142" from="StgValue_121" to="a_addr" fromId="121" toId="41">
</dataflow>
<dataflow id="143" from="zext_ln7_3" to="a_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_1" fromId="97" toId="42">
</dataflow>
<dataflow id="145" from="k_0" to="tmp_1" fromId="33" toId="42">
</dataflow>
<dataflow id="146" from="StgValue_100" to="tmp_1" fromId="100" toId="42">
</dataflow>
<dataflow id="147" from="tmp_1" to="zext_ln7_4" fromId="42" toId="43">
</dataflow>
<dataflow id="148" from="zext_ln7" to="add_ln7_2" fromId="27" toId="44">
</dataflow>
<dataflow id="149" from="zext_ln7_4" to="add_ln7_2" fromId="43" toId="44">
</dataflow>
<dataflow id="150" from="add_ln7_2" to="zext_ln7_5" fromId="44" toId="45">
</dataflow>
<dataflow id="151" from="b" to="b_addr" fromId="66" toId="46">
</dataflow>
<dataflow id="152" from="StgValue_121" to="b_addr" fromId="121" toId="46">
</dataflow>
<dataflow id="153" from="zext_ln7_5" to="b_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="154" from="a_addr" to="a_load" fromId="41" toId="47">
</dataflow>
<dataflow id="155" from="b_addr" to="b_load" fromId="46" toId="48">
</dataflow>
<dataflow id="156" from="a_addr" to="a_load" fromId="41" toId="50">
</dataflow>
<dataflow id="157" from="b_addr" to="b_load" fromId="46" toId="51">
</dataflow>
<dataflow id="158" from="a_load" to="mul_ln7" fromId="50" toId="52">
</dataflow>
<dataflow id="159" from="b_load" to="mul_ln7" fromId="51" toId="52">
</dataflow>
<dataflow id="160" from="mul_ln7" to="store_ln7" fromId="52" toId="53">
</dataflow>
<dataflow id="161" from="c_addr" to="store_ln7" fromId="30" toId="53">
</dataflow>
<dataflow id="162" from="icmp_ln4" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="163" from="icmp_ln5" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="164" from="icmp_ln6" to="StgValue_4" fromId="34" toId="4">
</dataflow>
</dataflows>


</stg>
