#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Mar 05 20:02:33 2018
# Process ID: 1472
# Log file: C:/Users/bhm3791/Documents/DSDII/lab3/ise/planAhead_run_2/planAhead.log
# Journal file: C:/Users/bhm3791/Documents/DSDII/lab3/ise/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -33 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/bhm3791/Documents/DSDII/lab3/ise/pa.fromNetlist.tcl
# create_project -name ise -dir "C:/Users/bhm3791/Documents/DSDII/lab3/ise/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/bhm3791/Documents/DSDII/lab3/ise} }
# set_property target_constrs_file "alu.ucf" [current_fileset -constrset]
Adding file 'C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ucf' to fileset 'constrs_1'
# add_files [list {alu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design alu.ngc ...
WARNING:NetListWriters:298 - No output is written to alu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus shift/shifts<7 : 0> on block alu is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus arithmetic/subtractor/carries<6 : 2> on
   block alu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus arithmetic/adder/carries<6 : 2> on block
   alu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus arithmetic/ars/fa_carries<4 : 1> on
   block alu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file alu.edif ...
ngc2edif: Total memory usage is 78084 kilobytes

Parsing EDIF File [./planAhead_run_2/ise.data/cache/alu_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ise.data/cache/alu_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ucf]
Finished Parsing UCF File [C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4d3b47b8
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 611.949 ; gain = 173.043
set_property pulltype PULLDOWN [get_ports [list {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property pulltype PULLDOWN [get_ports [list {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]}]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/bhm3791/Documents/DSDII/lab3/ise\planAhead_pid1472.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 05 20:03:44 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
