\doxysection{PWR\+\_\+\+PVDType\+Def Struct Reference}
\label{struct_p_w_r___p_v_d_type_def}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}


PWR PVD configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+pwr.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ PVDLevel}
\item 
uint32\+\_\+t \textbf{ Mode}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PWR PVD configuration structure definition. 

Definition at line 66 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{Mode}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Mode\+: Specifies the operating mode for the selected pins. This parameter can be a value of \doxyref{PWR PVD Mode}{p.}{group___p_w_r___p_v_d___mode} 

Definition at line 71 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}} 
\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!PVDLevel@{PVDLevel}}
\index{PVDLevel@{PVDLevel}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{PVDLevel}
{\footnotesize\ttfamily uint32\+\_\+t PVDLevel}

PVDLevel\+: Specifies the PVD detection level. This parameter can be a value of \doxyref{PWR PVD detection level}{p.}{group___p_w_r___p_v_d__detection__level} 

Definition at line 68 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/stm32f4-\/hal/\textbf{ stm32f4xx\+\_\+hal\+\_\+pwr.\+h}\end{DoxyCompactItemize}
