<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AB1561 AB1562 AB1563 API Reference: CACHE</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AB1561 AB1562 AB1563 API Reference
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___c_a_c_h_e.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CACHE<div class="ingroups"><a class="el" href="group___h_a_l.html">HAL</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>This section describes the programming interfaces of the CACHE controller. There are two CACHE controllers (I-CACHE and D-CACHE) that allow the user to set the CACHE size, configure the cacheable region(s), enable or disable the CACHE and to perform CACHE maintenance operations, such as invalidate and flush. These maintenance operations may be performed on the entire CACHE or based on the given address and length.<br />
Most of CACHE APIs will effect I-CACHE and D-CACHE at the same time.<br />
When a memory is set as cacheable, the CPU exchanges data with the CACHE memory during the CACHE hit instead of an external memory, so it can accelerate the access performance. But a data coherency issue is possible when the memory is shared between the Central Processing Unit (CPU) and hardware co-processors, such as Direct Memory Access (DMA). Peripherals (Inter-Integrated Circuit (I2C), Universal Asynchronous Receiver/Transmitter (UART), Serial Peripheral Interface (SPI)) or hardware modules (Graphics 2D (G2D), CAMERA) that operate in DMA mode also face the same issue.<br />
These peripherals or hardware modules must work with non-cacheable memory. </p>
<h1><a class="anchor" id="HAL_CACHE_Terms_Chapter"></a>
Terms and acronyms</h1>
<p>The following provides descriptions to the terms commonly used in the CACHE controller and how to use its various functions.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Terms  </th><th class="markdownTableHeadNone">Details   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><b>AHB</b>  </td><td class="markdownTableBodyNone">Advanced High-performance Bus (AHB) is a bus protocol introduced in the <a href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0011a/index.html">Advanced Microcontroller Bus Architecture version 2</a> published by ARM Ltd.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><b>CACHE</b>  </td><td class="markdownTableBodyNone">A collection of data duplicating original values stored in external memory, to accelerate the data access and enhance the MCU performance.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><b>CACHE</b> line  </td><td class="markdownTableBodyNone">The smallest unit of memory that can be transferred between the main memory and the CACHE. Unless otherwise indicated, the CACHE line size is 8 words (64 bytes).   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><b>IRAM</b>  </td><td class="markdownTableBodyNone">Local Instruction Memory (TCM), memory which resides directly in the processor.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><b>DRAM</b>  </td><td class="markdownTableBodyNone">Local Data Memory (TCM), memory which resides directly in the processor.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><b>flush</b>  </td><td class="markdownTableBodyNone">Data in invalid CACHE line with dirty bit set is evicted to write-back buffer, then dirty bits are cleared. If the entry is invalid or the dirty flag is not set, leave as it is. The action does not clear the valid bit(s).   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><b>invalidate</b>  </td><td class="markdownTableBodyNone">Unconditionally clear valid and dirty bits of the corresponding CACHE line(s).   </td></tr>
</table>
<h1><a class="anchor" id="HAL_CACHE_Features_Chapter"></a>
Supported features</h1>
<p>Features supported by this module are listed below:</p>
<ul>
<li><b>Configure</b> <b>the</b> <b>overall</b> <b>CACHE</b> <b>size</b>.<br />
 To reach the optimum system performance, the CACHE size can be set with flexibility. If the CACHE size is not set to the maximum (32kB), the memory of the unused CACHE is reused by the TCM. Users can call the function <a class="el" href="group___c_a_c_h_e.html#ga370dcec5491e1869eed61a2f298d620f" title="This function sets the total size of the I-CACHE and the total size of the D-CACHE. ">hal_cache_set_size()</a>, to set the CACHE size. The input parameter of this function can be any value of type <a class="el" href="group__hal__cache__enum.html#ga8f0f17bc8b27425cbcaca080a1c74b8c" title="This enum defines the CACHE size. ">hal_cache_size_t</a>. Apply different parameters for the function <a class="el" href="group___c_a_c_h_e.html#ga370dcec5491e1869eed61a2f298d620f" title="This function sets the total size of the I-CACHE and the total size of the D-CACHE. ">hal_cache_set_size()</a> to set the cache size to one of the following four configurations: <table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Parameter  </th><th class="markdownTableHeadNone">CACHE size   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="group__hal__cache__enum.html#gga8f0f17bc8b27425cbcaca080a1c74b8ca668d257d435dc2f5160b578bb9263115">HAL_CACHE_SIZE_16KB</a>  </td><td class="markdownTableBodyNone">16kB   </td></tr>
</table>
</li>
<li><b>Using</b> <b>CACHE</b> <b>region</b> <b>to</b> <b>set</b> <b>a</b> <b>cacheable</b> <b>attribute</b> <b>for</b> <b>a</b> <b>memory</b> <b>block</b>.<br />
 The CACHE controller has 8 regions for cacheable attribute settings. Note that each region can be continuous or non-continuous to each other. For those address ranges not covered by any region in the CACHE, the cacheable settings are automatically set as uncacheable. There is one restriction: different regions must not overlap. Call the function <a class="el" href="group___c_a_c_h_e.html#ga5fe217853553a447b46888ed3c7148ee" title="This function configures the I-CACHE and the D-CACHE. ">hal_cache_region_config()</a>, to set the cacheable memory blocks for each region. The parameter should be of type <a class="el" href="structhal__cache__region__config__t.html" title="The CACHE region configuration structure that contains the start address and the size of the region...">hal_cache_region_config_t</a> and the field in the <a class="el" href="structhal__cache__region__config__t.html" title="The CACHE region configuration structure that contains the start address and the size of the region...">hal_cache_region_config_t</a> includes the cache_region_address (must be 512MB aligned) and the cache_region_size (must be 512MB aligned).<br />
</li>
<li><b>CACHE</b> <b>flush</b> <b>or</b> <b>invalidate</b> <b>operation</b>. <br />
 The CACHE maintenance operation includes flush and invalidate. The two operations may be performed on the entire CACHE or on a given address-length. The CACHE driver API names distinguish one from the other by the word "all". For example, to invalidate all CACHE lines, call the API <a class="el" href="group___c_a_c_h_e.html#gafc21b5f22f56210871351a421797f1bd" title="This function invalidates the whole I-CACHE and D-CACHE. ">hal_cache_invalidate_all_cache_lines()</a>. To invalidate the CACHE lines for a particular memory block, simply call <a class="el" href="group___c_a_c_h_e.html#ga31245fd0a876763dacecd7c0dcb531f4" title="This function invalidates the I-CACHE lines and D-CACHE lines by address and length. ">hal_cache_invalidate_multiple_cache_lines()</a>. Note that the parameters "address" and "length" must be supplied to specify the physical address range to perform the CACHE maintenance operation on. The usage of flush operation is the same as the invalidate operation.</li>
</ul>
<h1><a class="anchor" id="HAL_CACHE_Driver_Usage_Chapter"></a>
How to use this driver</h1>
<ul>
<li><b>Use</b> <b>CACHE</b> <b>driver</b> <b>to</b> <b>enable</b> <b>or</b> <b>disable</b> <b>CACHE</b>.<ul>
<li><a class="el" href="group___c_a_c_h_e.html#ga7a58e75314b8df5f7c75b2b32ee72e14" title="This function enables a single I-CACHE and D-CACHE region. Once hal_cache_enable() is called...">hal_cache_region_enable()</a> or <a class="el" href="group___c_a_c_h_e.html#gaae079d7eeaf38f0a089f411afdb8bd78" title="This function disables a single I-CACHE and D-CACHE region. When this function is called...">hal_cache_region_disable()</a> is used to enable or disable cacheable attribute for a specified region.</li>
<li><a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a> or <a class="el" href="group___c_a_c_h_e.html#gaaaed9f3ab94b5b3a5f5e9b8e9174cf84" title="This function disables the I-CACHE and the D-CACHE controllers. ">hal_cache_disable()</a> is used to enable or disable the CACHE controller. If disabled, the MCU memory accesses are all non-cacheable. If enabled, the settings in CACHE controller will take effect.</li>
</ul>
</li>
<li><b>Use</b> <b>CACHE</b> <b>driver</b> <b>to</b> <b>set</b> <b>a</b> <b>cacheable</b> <b>region</b>.<ul>
<li>Step 1. Call <a class="el" href="group___c_a_c_h_e.html#ga370dcec5491e1869eed61a2f298d620f" title="This function sets the total size of the I-CACHE and the total size of the D-CACHE. ">hal_cache_set_size()</a> to set the total CACHE size.</li>
<li>Step 2. Call <a class="el" href="group___c_a_c_h_e.html#ga5fe217853553a447b46888ed3c7148ee" title="This function configures the I-CACHE and the D-CACHE. ">hal_cache_region_config()</a> to set a CACHE region with specified address and length (should call more than once if there are multiple regions to be configured as cacheable).</li>
<li>Step 3. Call <a class="el" href="group___c_a_c_h_e.html#ga7a58e75314b8df5f7c75b2b32ee72e14" title="This function enables a single I-CACHE and D-CACHE region. Once hal_cache_enable() is called...">hal_cache_region_enable()</a> to enable the CACHE function of the corresponding region configured in step 2.</li>
<li>Step 4. Call <a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a> to enable the CACHE controller.</li>
<li>Sample code: <div class="fragment"><div class="line"><a class="code" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a> region = <a class="code" href="group__hal__cache__enum.html#ggabe8c7b3dc6714ca13d85820ab3fa5338ad926e83a9de793ffdfe0590e8b1ee443">HAL_CACHE_REGION_0</a>;</div><div class="line"><a class="code" href="structhal__cache__region__config__t.html">hal_cache_region_config_t</a> region_config;</div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga370dcec5491e1869eed61a2f298d620f">hal_cache_set_size</a>(HAL_CACHE_SIZE_16K); <span class="comment">// Set the total CACHE size. It only support HAL_CACHE_SIZE_16K</span></div><div class="line"></div><div class="line">region_config.<a class="code" href="structhal__cache__region__config__t.html#a88a241cca30167a0f7a96a40de2654b5">cache_region_address</a> = 0x00000000; <span class="comment">// The start address of the region that is cacheable, which must be 512MB aligned.</span></div><div class="line">region_config.<a class="code" href="structhal__cache__region__config__t.html#a0ac4b7f3756f1b8032475db300c27cdf">cache_region_size</a> = 0x20000000; <span class="comment">// The size of the cacheable region, which must be 512MB.</span></div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga5fe217853553a447b46888ed3c7148ee">hal_cache_region_config</a>(region, &amp;region_config);</div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga7a58e75314b8df5f7c75b2b32ee72e14">hal_cache_region_enable</a>(region);</div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87">hal_cache_enable</a>();</div></div><!-- fragment --></li>
</ul>
</li>
<li><b>Use</b> <b>CACHE</b> <b>driver</b> <b>to</b> <b>flush</b> <b>or</b> <b>invalidate</b> <b>a</b> <b>cacheable</b> <b>region</b>.<br />
<ul>
<li>Step 1.<br />
 Call <a class="el" href="group___c_a_c_h_e.html#ga53c991771323b771c98787f9ec7af78f" title="This function flushes the D-CACHE lines by address and length. ">hal_cache_flush_multiple_cache_lines()</a> to flush a cacheable memory specified by address and length. <br />
 Call <a class="el" href="group___c_a_c_h_e.html#ga095a09643da79ccf96fcfbb6a113255e" title="This function flushes one D-CACHE line by address. ">hal_cache_flush_one_cache_line()</a> instead, if just one line needs to be flushed.</li>
<li>Step 2.<br />
 Call <a class="el" href="group___c_a_c_h_e.html#ga31245fd0a876763dacecd7c0dcb531f4" title="This function invalidates the I-CACHE lines and D-CACHE lines by address and length. ">hal_cache_invalidate_multiple_cache_lines()</a> to invalidate a cacheable memory specified by address and length. <br />
 Call <a class="el" href="group___c_a_c_h_e.html#ga723aabe28de2f84a2f2a88cea9f2273b" title="This function invalidates a I-CACHE line and a D-CACHE line at a given address. ">hal_cache_invalidate_one_cache_line()</a> instead, if just one line needs to be invalidated.</li>
<li>Sample code: <div class="fragment"><div class="line"><a class="code" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a> region = <a class="code" href="group__hal__cache__enum.html#ggabe8c7b3dc6714ca13d85820ab3fa5338ad926e83a9de793ffdfe0590e8b1ee443">HAL_CACHE_REGION_0</a>;</div><div class="line"><a class="code" href="structhal__cache__region__config__t.html">hal_cache_region_config_t</a> region_config;</div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga370dcec5491e1869eed61a2f298d620f">hal_cache_set_size</a>(HAL_CACHE_SIZE_16K); <span class="comment">// Set the total CACHE size. It only support HAL_CACHE_SIZE_16K.</span></div><div class="line"></div><div class="line">region_config.<a class="code" href="structhal__cache__region__config__t.html#a88a241cca30167a0f7a96a40de2654b5">cache_region_address</a> = 0x00000000; <span class="comment">// The start address of the region that is cacheable, that must be 512MB aligned.</span></div><div class="line">region_config.<a class="code" href="structhal__cache__region__config__t.html#a0ac4b7f3756f1b8032475db300c27cdf">cache_region_size</a> = 0x20000000; <span class="comment">// The size of the cacheable region, which must be 512MB.</span></div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga5fe217853553a447b46888ed3c7148ee">hal_cache_region_config</a>(region, &amp;region_config);</div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga7a58e75314b8df5f7c75b2b32ee72e14">hal_cache_region_enable</a>(region);</div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87">hal_cache_enable</a>();</div><div class="line"></div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga53c991771323b771c98787f9ec7af78f">hal_cache_flush_multiple_cache_lines</a>(region_config.<a class="code" href="structhal__cache__region__config__t.html#a88a241cca30167a0f7a96a40de2654b5">cache_region_address</a>, region_config.cache_size);</div><div class="line"><a class="code" href="group___c_a_c_h_e.html#ga31245fd0a876763dacecd7c0dcb531f4">hal_cache_invalidate_multiple_cache_lines</a>(region_config.<a class="code" href="structhal__cache__region__config__t.html#a88a241cca30167a0f7a96a40de2654b5">cache_region_address</a>, region_config.cache_size);</div></div><!-- fragment --></li>
</ul>
</li>
<li><b>Use</b> <b>CACHE</b> <b>driver</b> <b>to</b> <b>flush</b> <b>or</b> <b>invalidate</b> <b>all</b> <b>cacheable</b> <b>regions</b>. <br />
<ul>
<li>Step 1. Call <a class="el" href="group___c_a_c_h_e.html#ga0546a2a9600f9f0bf1d2d4b22b55adb7" title="This function flushes the whole D-CACHE. ">hal_cache_flush_all_cache_lines()</a>.</li>
<li>Step 2. Call <a class="el" href="group___c_a_c_h_e.html#gafc21b5f22f56210871351a421797f1bd" title="This function invalidates the whole I-CACHE and D-CACHE. ">hal_cache_invalidate_all_cache_lines()</a>. </li>
</ul>
</li>
</ul>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__hal__cache__enum"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hal__cache__enum.html">Enum</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__hal__cache__struct"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hal__cache__struct.html">Struct</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__hal__cache__define"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hal__cache__define.html">Define</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa6dae7bb5fdb97fa53a10c41cf89cc39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gaa6dae7bb5fdb97fa53a10c41cf89cc39">hal_cache_init</a> (void)</td></tr>
<tr class="memdesc:gaa6dae7bb5fdb97fa53a10c41cf89cc39"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes the I-CACHE and the D-CACHE, sets the default cacheable attribute for the project memory layout.  <a href="#gaa6dae7bb5fdb97fa53a10c41cf89cc39">More...</a><br /></td></tr>
<tr class="separator:gaa6dae7bb5fdb97fa53a10c41cf89cc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2a4e2ca7c49ef0ea60c8ffb1a890b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gacd2a4e2ca7c49ef0ea60c8ffb1a890b2">hal_cache_deinit</a> (void)</td></tr>
<tr class="memdesc:gacd2a4e2ca7c49ef0ea60c8ffb1a890b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function deinitializes the I-CACHE and the D-CACHE, returning the CACHE module to its default state.  <a href="#gacd2a4e2ca7c49ef0ea60c8ffb1a890b2">More...</a><br /></td></tr>
<tr class="separator:gacd2a4e2ca7c49ef0ea60c8ffb1a890b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77439499a4981bc2282227c033b76d87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87">hal_cache_enable</a> (void)</td></tr>
<tr class="memdesc:ga77439499a4981bc2282227c033b76d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the I-CACHE and the D-CACHE controllers.  <a href="#ga77439499a4981bc2282227c033b76d87">More...</a><br /></td></tr>
<tr class="separator:ga77439499a4981bc2282227c033b76d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaed9f3ab94b5b3a5f5e9b8e9174cf84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gaaaed9f3ab94b5b3a5f5e9b8e9174cf84">hal_cache_disable</a> (void)</td></tr>
<tr class="memdesc:gaaaed9f3ab94b5b3a5f5e9b8e9174cf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables the I-CACHE and the D-CACHE controllers.  <a href="#gaaaed9f3ab94b5b3a5f5e9b8e9174cf84">More...</a><br /></td></tr>
<tr class="separator:gaaaed9f3ab94b5b3a5f5e9b8e9174cf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a58e75314b8df5f7c75b2b32ee72e14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga7a58e75314b8df5f7c75b2b32ee72e14">hal_cache_region_enable</a> (<a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a> region)</td></tr>
<tr class="memdesc:ga7a58e75314b8df5f7c75b2b32ee72e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables a single I-CACHE and D-CACHE region. Once <a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a> is called, the settings of the specified region take effect.  <a href="#ga7a58e75314b8df5f7c75b2b32ee72e14">More...</a><br /></td></tr>
<tr class="separator:ga7a58e75314b8df5f7c75b2b32ee72e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae079d7eeaf38f0a089f411afdb8bd78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gaae079d7eeaf38f0a089f411afdb8bd78">hal_cache_region_disable</a> (<a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a> region)</td></tr>
<tr class="memdesc:gaae079d7eeaf38f0a089f411afdb8bd78"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables a single I-CACHE and D-CACHE region. When this function is called, the CACHE settings of corresponding region are disabled, even if the <a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a> function is called.  <a href="#gaae079d7eeaf38f0a089f411afdb8bd78">More...</a><br /></td></tr>
<tr class="separator:gaae079d7eeaf38f0a089f411afdb8bd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe217853553a447b46888ed3c7148ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga5fe217853553a447b46888ed3c7148ee">hal_cache_region_config</a> (<a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a> region, const <a class="el" href="structhal__cache__region__config__t.html">hal_cache_region_config_t</a> *region_config)</td></tr>
<tr class="memdesc:ga5fe217853553a447b46888ed3c7148ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the I-CACHE and the D-CACHE.  <a href="#ga5fe217853553a447b46888ed3c7148ee">More...</a><br /></td></tr>
<tr class="separator:ga5fe217853553a447b46888ed3c7148ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370dcec5491e1869eed61a2f298d620f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga370dcec5491e1869eed61a2f298d620f">hal_cache_set_size</a> (<a class="el" href="group__hal__cache__enum.html#ga8f0f17bc8b27425cbcaca080a1c74b8c">hal_cache_size_t</a> cache_size)</td></tr>
<tr class="memdesc:ga370dcec5491e1869eed61a2f298d620f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the total size of the I-CACHE and the total size of the D-CACHE.  <a href="#ga370dcec5491e1869eed61a2f298d620f">More...</a><br /></td></tr>
<tr class="separator:ga370dcec5491e1869eed61a2f298d620f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723aabe28de2f84a2f2a88cea9f2273b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga723aabe28de2f84a2f2a88cea9f2273b">hal_cache_invalidate_one_cache_line</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga723aabe28de2f84a2f2a88cea9f2273b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates a I-CACHE line and a D-CACHE line at a given address.  <a href="#ga723aabe28de2f84a2f2a88cea9f2273b">More...</a><br /></td></tr>
<tr class="separator:ga723aabe28de2f84a2f2a88cea9f2273b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31245fd0a876763dacecd7c0dcb531f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga31245fd0a876763dacecd7c0dcb531f4">hal_cache_invalidate_multiple_cache_lines</a> (uint32_t address, uint32_t length)</td></tr>
<tr class="memdesc:ga31245fd0a876763dacecd7c0dcb531f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates the I-CACHE lines and D-CACHE lines by address and length.  <a href="#ga31245fd0a876763dacecd7c0dcb531f4">More...</a><br /></td></tr>
<tr class="separator:ga31245fd0a876763dacecd7c0dcb531f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc21b5f22f56210871351a421797f1bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gafc21b5f22f56210871351a421797f1bd">hal_cache_invalidate_all_cache_lines</a> (void)</td></tr>
<tr class="memdesc:gafc21b5f22f56210871351a421797f1bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates the whole I-CACHE and D-CACHE.  <a href="#gafc21b5f22f56210871351a421797f1bd">More...</a><br /></td></tr>
<tr class="separator:gafc21b5f22f56210871351a421797f1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095a09643da79ccf96fcfbb6a113255e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga095a09643da79ccf96fcfbb6a113255e">hal_cache_flush_one_cache_line</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga095a09643da79ccf96fcfbb6a113255e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function flushes one D-CACHE line by address.  <a href="#ga095a09643da79ccf96fcfbb6a113255e">More...</a><br /></td></tr>
<tr class="separator:ga095a09643da79ccf96fcfbb6a113255e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c991771323b771c98787f9ec7af78f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga53c991771323b771c98787f9ec7af78f">hal_cache_flush_multiple_cache_lines</a> (uint32_t address, uint32_t length)</td></tr>
<tr class="memdesc:ga53c991771323b771c98787f9ec7af78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function flushes the D-CACHE lines by address and length.  <a href="#ga53c991771323b771c98787f9ec7af78f">More...</a><br /></td></tr>
<tr class="separator:ga53c991771323b771c98787f9ec7af78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0546a2a9600f9f0bf1d2d4b22b55adb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga0546a2a9600f9f0bf1d2d4b22b55adb7">hal_cache_flush_all_cache_lines</a> (void)</td></tr>
<tr class="memdesc:ga0546a2a9600f9f0bf1d2d4b22b55adb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function flushes the whole D-CACHE.  <a href="#ga0546a2a9600f9f0bf1d2d4b22b55adb7">More...</a><br /></td></tr>
<tr class="separator:ga0546a2a9600f9f0bf1d2d4b22b55adb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca5c4e7d423ddd0c868a6245f5854ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga8ca5c4e7d423ddd0c868a6245f5854ba">hal_cache_is_cacheable</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga8ca5c4e7d423ddd0c868a6245f5854ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks whether the memory is cacheable.  <a href="#ga8ca5c4e7d423ddd0c868a6245f5854ba">More...</a><br /></td></tr>
<tr class="separator:ga8ca5c4e7d423ddd0c868a6245f5854ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b56bd46c10d25534bdc17c6221aee26"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga0b56bd46c10d25534bdc17c6221aee26">hal_cache_cacheable_to_noncacheable</a> (uint32_t cacheable_address)</td></tr>
<tr class="memdesc:ga0b56bd46c10d25534bdc17c6221aee26"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function convert a cacheable address to non-cacheable address.  <a href="#ga0b56bd46c10d25534bdc17c6221aee26">More...</a><br /></td></tr>
<tr class="separator:ga0b56bd46c10d25534bdc17c6221aee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cf2954437f0507888b0f8981fbb44e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#ga35cf2954437f0507888b0f8981fbb44e">hal_cache_noncacheable_to_cacheable</a> (uint32_t noncacheable_address)</td></tr>
<tr class="memdesc:ga35cf2954437f0507888b0f8981fbb44e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function convert a non-cacheable address to cacheable address.  <a href="#ga35cf2954437f0507888b0f8981fbb44e">More...</a><br /></td></tr>
<tr class="separator:ga35cf2954437f0507888b0f8981fbb44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad296e155ec5b8c869430484bc9cc295d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gad296e155ec5b8c869430484bc9cc295d">hal_cache_physical_to_virtual</a> (uint32_t physical_address)</td></tr>
<tr class="memdesc:gad296e155ec5b8c869430484bc9cc295d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function convert a physical address to virtual address.  <a href="#gad296e155ec5b8c869430484bc9cc295d">More...</a><br /></td></tr>
<tr class="separator:gad296e155ec5b8c869430484bc9cc295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadc7f52ca3b7b86271171ce36adeefa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_c_h_e.html#gabadc7f52ca3b7b86271171ce36adeefa">hal_cache_virtual_to_physical</a> (uint32_t virtual_address)</td></tr>
<tr class="memdesc:gabadc7f52ca3b7b86271171ce36adeefa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function convert a virtual address to physical address.  <a href="#gabadc7f52ca3b7b86271171ce36adeefa">More...</a><br /></td></tr>
<tr class="separator:gabadc7f52ca3b7b86271171ce36adeefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga0b56bd46c10d25534bdc17c6221aee26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b56bd46c10d25534bdc17c6221aee26">&#9670;&nbsp;</a></span>hal_cache_cacheable_to_noncacheable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_cache_cacheable_to_noncacheable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cacheable_address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function convert a cacheable address to non-cacheable address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is cacheable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return non-cacheable address. </dd></dl>

</div>
</div>
<a id="gacd2a4e2ca7c49ef0ea60c8ffb1a890b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd2a4e2ca7c49ef0ea60c8ffb1a890b2">&#9670;&nbsp;</a></span>hal_cache_deinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_deinit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function deinitializes the I-CACHE and the D-CACHE, returning the CACHE module to its default state. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully deinitialized. </dd></dl>

</div>
</div>
<a id="gaaaed9f3ab94b5b3a5f5e9b8e9174cf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaed9f3ab94b5b3a5f5e9b8e9174cf84">&#9670;&nbsp;</a></span>hal_cache_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables the I-CACHE and the D-CACHE controllers. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___c_a_c_h_e.html#gaae079d7eeaf38f0a089f411afdb8bd78" title="This function disables a single I-CACHE and D-CACHE region. When this function is called...">hal_cache_region_disable()</a>. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully disabled. </dd></dl>

</div>
</div>
<a id="ga77439499a4981bc2282227c033b76d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77439499a4981bc2282227c033b76d87">&#9670;&nbsp;</a></span>hal_cache_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the I-CACHE and the D-CACHE controllers. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___c_a_c_h_e.html#ga7a58e75314b8df5f7c75b2b32ee72e14" title="This function enables a single I-CACHE and D-CACHE region. Once hal_cache_enable() is called...">hal_cache_region_enable()</a>. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully enabled. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403adee6562fa264a98afde03d592321028a">HAL_CACHE_STATUS_ERROR_CACHE_SIZE</a>, the CACHE cannot be enabled when the CACHE size is 0kB. </dd></dl>

</div>
</div>
<a id="ga0546a2a9600f9f0bf1d2d4b22b55adb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0546a2a9600f9f0bf1d2d4b22b55adb7">&#9670;&nbsp;</a></span>hal_cache_flush_all_cache_lines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_flush_all_cache_lines </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function flushes the whole D-CACHE. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully flushed. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Flush all CACHE lines. </dd></dl>

</div>
</div>
<a id="ga53c991771323b771c98787f9ec7af78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53c991771323b771c98787f9ec7af78f">&#9670;&nbsp;</a></span>hal_cache_flush_multiple_cache_lines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_flush_multiple_cache_lines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function flushes the D-CACHE lines by address and length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is the start address of the memory to flush. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>is the length of the memory to be flushed. The unit of the memory length is in bytes and both address and length must be CACHE line size aligned when the API is called. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully flushed. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403ad91298907482f1e628225e916c203b4f">HAL_CACHE_STATUS_INVALID_PARAMETER</a>, either address or length is not CACHE line size aligned. The alignment requires that the address and the length of a CACHE line must be a multiple of <a class="el" href="group__hal__cache__define.html#gaae14401fb9d299a28eaf73beb57162c1" title="This macro defines the CACHE line size. ">HAL_CACHE_LINE_SIZE</a>. </dd></dl>

</div>
</div>
<a id="ga095a09643da79ccf96fcfbb6a113255e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095a09643da79ccf96fcfbb6a113255e">&#9670;&nbsp;</a></span>hal_cache_flush_one_cache_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_flush_one_cache_line </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function flushes one D-CACHE line by address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is the start address of the memory that is flushed. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully flushed. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403ad91298907482f1e628225e916c203b4f">HAL_CACHE_STATUS_INVALID_PARAMETER</a>, address is not CACHE line size aligned. The alignment requires that the address of a CACHE line must be a multiple of <a class="el" href="group__hal__cache__define.html#gaae14401fb9d299a28eaf73beb57162c1" title="This macro defines the CACHE line size. ">HAL_CACHE_LINE_SIZE</a>. </dd></dl>

</div>
</div>
<a id="gaa6dae7bb5fdb97fa53a10c41cf89cc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6dae7bb5fdb97fa53a10c41cf89cc39">&#9670;&nbsp;</a></span>hal_cache_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function initializes the I-CACHE and the D-CACHE, sets the default cacheable attribute for the project memory layout. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully initialized. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a1e701ef2527476abe90bfb2d6eb35061">HAL_CACHE_STATUS_ERROR_BUSY</a>, the CACHE is busy. </dd></dl>

</div>
</div>
<a id="gafc21b5f22f56210871351a421797f1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc21b5f22f56210871351a421797f1bd">&#9670;&nbsp;</a></span>hal_cache_invalidate_all_cache_lines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_invalidate_all_cache_lines </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates the whole I-CACHE and D-CACHE. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully invalidated. </dd></dl>

</div>
</div>
<a id="ga31245fd0a876763dacecd7c0dcb531f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31245fd0a876763dacecd7c0dcb531f4">&#9670;&nbsp;</a></span>hal_cache_invalidate_multiple_cache_lines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_invalidate_multiple_cache_lines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates the I-CACHE lines and D-CACHE lines by address and length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is the start address of the memory that is invalidated. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>is the length of memory that to be invalidated.The unit of the memory length is in bytes and both address and length must be CACHE line size aligned when the API is called. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully invalidated. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403ad91298907482f1e628225e916c203b4f">HAL_CACHE_STATUS_INVALID_PARAMETER</a>, either address or length is not CACHE line size aligned. The alignment requires that the address and the length of a CACHE line must be a multiple of <a class="el" href="group__hal__cache__define.html#gaae14401fb9d299a28eaf73beb57162c1" title="This macro defines the CACHE line size. ">HAL_CACHE_LINE_SIZE</a>. </dd></dl>

</div>
</div>
<a id="ga723aabe28de2f84a2f2a88cea9f2273b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723aabe28de2f84a2f2a88cea9f2273b">&#9670;&nbsp;</a></span>hal_cache_invalidate_one_cache_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_invalidate_one_cache_line </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function invalidates a I-CACHE line and a D-CACHE line at a given address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is the start address of the memory that is invalidated. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE is successfully invalidated. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403ad91298907482f1e628225e916c203b4f">HAL_CACHE_STATUS_INVALID_PARAMETER</a>, address is not CACHE line size aligned. The alignment requires that the address of a CACHE line must be a multiple of <a class="el" href="group__hal__cache__define.html#gaae14401fb9d299a28eaf73beb57162c1" title="This macro defines the CACHE line size. ">HAL_CACHE_LINE_SIZE</a>. </dd></dl>

</div>
</div>
<a id="ga8ca5c4e7d423ddd0c868a6245f5854ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ca5c4e7d423ddd0c868a6245f5854ba">&#9670;&nbsp;</a></span>hal_cache_is_cacheable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hal_cache_is_cacheable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function checks whether the memory is cacheable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is the memory address to check. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return true, the memory is cacheable. <br />
return false, the memory is non-cacheable. </dd></dl>

</div>
</div>
<a id="ga35cf2954437f0507888b0f8981fbb44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cf2954437f0507888b0f8981fbb44e">&#9670;&nbsp;</a></span>hal_cache_noncacheable_to_cacheable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_cache_noncacheable_to_cacheable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>noncacheable_address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function convert a non-cacheable address to cacheable address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is non-cacheable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return cacheable address. </dd></dl>

</div>
</div>
<a id="gad296e155ec5b8c869430484bc9cc295d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad296e155ec5b8c869430484bc9cc295d">&#9670;&nbsp;</a></span>hal_cache_physical_to_virtual()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_cache_physical_to_virtual </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>physical_address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function convert a physical address to virtual address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is physical. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return virtual address. </dd></dl>

</div>
</div>
<a id="ga5fe217853553a447b46888ed3c7148ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe217853553a447b46888ed3c7148ee">&#9670;&nbsp;</a></span>hal_cache_region_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_region_config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhal__cache__region__config__t.html">hal_cache_region_config_t</a> *&#160;</td>
          <td class="paramname"><em>region_config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures the I-CACHE and the D-CACHE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>is the region to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region_config</td><td>is the configuration information of the region. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE region is successfully configured. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403ad91298907482f1e628225e916c203b4f">HAL_CACHE_STATUS_INVALID_PARAMETER</a>, region_config is NULL. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403aa9f0fd210f9e76d90e6f526698aab083">HAL_CACHE_STATUS_ERROR_REGION</a>, the region is invalid. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a417bcc2673a0a2c6255de083da4685f7">HAL_CACHE_STATUS_ERROR_REGION_SIZE</a>, the region size is invalid. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a29f17a2df64b0c6dec3f7e28122746c1">HAL_CACHE_STATUS_ERROR_REGION_ADDRESS</a>, the region address is invalid. </dd></dl>

</div>
</div>
<a id="gaae079d7eeaf38f0a089f411afdb8bd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae079d7eeaf38f0a089f411afdb8bd78">&#9670;&nbsp;</a></span>hal_cache_region_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_region_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables a single I-CACHE and D-CACHE region. When this function is called, the CACHE settings of corresponding region are disabled, even if the <a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a> function is called. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___c_a_c_h_e.html#gaaaed9f3ab94b5b3a5f5e9b8e9174cf84" title="This function disables the I-CACHE and the D-CACHE controllers. ">hal_cache_disable()</a>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>is the disabled region, this parameter is any value of type <a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338" title="This enum defines the CACHE region number. ">hal_cache_region_t</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, CACHE region is successfully disabled. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403aa9f0fd210f9e76d90e6f526698aab083">HAL_CACHE_STATUS_ERROR_REGION</a>, the region is invalid. </dd></dl>

</div>
</div>
<a id="ga7a58e75314b8df5f7c75b2b32ee72e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a58e75314b8df5f7c75b2b32ee72e14">&#9670;&nbsp;</a></span>hal_cache_region_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_region_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338">hal_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables a single I-CACHE and D-CACHE region. Once <a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a> is called, the settings of the specified region take effect. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___c_a_c_h_e.html#ga77439499a4981bc2282227c033b76d87" title="This function enables the I-CACHE and the D-CACHE controllers. ">hal_cache_enable()</a>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>is the enabled region, this parameter can only be a value of type <a class="el" href="group__hal__cache__enum.html#gabe8c7b3dc6714ca13d85820ab3fa5338" title="This enum defines the CACHE region number. ">hal_cache_region_t</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE region is successfully enabled. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403aa9f0fd210f9e76d90e6f526698aab083">HAL_CACHE_STATUS_ERROR_REGION</a>, the region is invalid. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403acbd72d20539e0ba1b2bc73870526fdc0">HAL_CACHE_STATUS_ERROR</a>, the region is not configured before enable. </dd></dl>

</div>
</div>
<a id="ga370dcec5491e1869eed61a2f298d620f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga370dcec5491e1869eed61a2f298d620f">&#9670;&nbsp;</a></span>hal_cache_set_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hal__cache__enum.html#ga96e60283a773ff3d627b22479b15d403">hal_cache_status_t</a> hal_cache_set_size </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__hal__cache__enum.html#ga8f0f17bc8b27425cbcaca080a1c74b8c">hal_cache_size_t</a>&#160;</td>
          <td class="paramname"><em>cache_size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the total size of the I-CACHE and the total size of the D-CACHE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_size</td><td>should only be any value of type <a class="el" href="group__hal__cache__enum.html#ga8f0f17bc8b27425cbcaca080a1c74b8c" title="This enum defines the CACHE size. ">hal_cache_size_t</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403a256b69b53d97b46d8880e86fff86bad6">HAL_CACHE_STATUS_OK</a>, the CACHE size setting is successful. <br />
<a class="el" href="group__hal__cache__enum.html#gga96e60283a773ff3d627b22479b15d403adee6562fa264a98afde03d592321028a">HAL_CACHE_STATUS_ERROR_CACHE_SIZE</a>, the CACHE size is invalid. </dd></dl>

</div>
</div>
<a id="gabadc7f52ca3b7b86271171ce36adeefa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadc7f52ca3b7b86271171ce36adeefa">&#9670;&nbsp;</a></span>hal_cache_virtual_to_physical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_cache_virtual_to_physical </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>virtual_address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function convert a virtual address to physical address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>is virtual. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return physical address. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
<<<<<<< HEAD
    <li class="footer">Generated on Fri Dec 25 2020 10:34:48 for AB1561 AB1562 AB1563 API Reference by
=======
    <li class="footer">Generated on Fri May 14 2021 19:40:52 for AB1561 AB1562 AB1563 API Reference by
>>>>>>> db20e11 (second commit)
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
