// Seed: 3107143461
module module_0;
  timeunit 1ps;
  assign id_1[~1] = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output logic id_2
);
  logic id_4;
  module_0();
  reg   id_5;
  id_6(
      .id_0(1'h0),
      .id_1(id_4 - |id_0),
      .id_2(id_0),
      .id_3({id_4{1}}),
      .id_4(id_4),
      .id_5(id_4),
      .id_6(1'b0)
  );
  assign id_2 = id_4;
  assign id_2 = 1;
  always @(posedge 1'd0) begin
    id_5 <= 1;
    id_4 <= 1;
    assert (id_4);
  end
endmodule
