{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608067925818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608067925818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:32:05 2020 " "Processing started: Tue Dec 15 16:32:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608067925818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067925818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067925819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608067926339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608067926339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938485 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(124) " "Verilog HDL Expression warning at LCD_TEST.v(124): truncated literal to match 18 bits" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_TEST.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1608067938485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvula_top.v 1 1 " "Found 1 design units, including 1 entities, in source file valvula_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Valvula_top " "Found entity 1: Valvula_top" {  } { { "Valvula_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Valvula_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_top.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_top " "Found entity 1: temporizador_top" {  } { { "temporizador_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rfid_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfid_top " "Found entity 1: rfid_top" {  } { { "rfid_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/rfid_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_top.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_top " "Found entity 1: Keyboard_top" {  } { { "Keyboard_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Keyboard_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938495 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayDin.v(15) " "Verilog HDL information at DisplayDin.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayDin.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/DisplayDin.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608067938505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydin.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDin " "Found entity 1: DisplayDin" {  } { { "DisplayDin.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/DisplayDin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrido.v 1 1 " "Found 1 design units, including 1 entities, in source file barrido.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrido " "Found entity 1: barrido" {  } { { "barrido.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/barrido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938505 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/UART_tx.v " "Can't analyze file -- file ../src/UART_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608067938505 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/UART_rx.v " "Can't analyze file -- file ../src/UART_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608067938515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/UART_baudrate_generator.v " "Can't analyze file -- file ../src/UART_baudrate_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608067938515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/TOP.v " "Can't analyze file -- file ../src/TOP.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608067938515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TOP.v(86) " "Verilog HDL information at TOP.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608067938515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE TOP.v(41) " "Verilog HDL Declaration information at TOP.v(41): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608067938515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/caudal.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/caudal.v" { { "Info" "ISGN_ENTITY_NAME" "1 caudal " "Found entity 1: caudal" {  } { { "output_files/caudal.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/output_files/caudal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1k temporizador_top.v(20) " "Verilog HDL Implicit Net warning at temporizador_top.v(20): created implicit net for \"clk_1k\"" {  } { { "temporizador_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1h temporizador_top.v(20) " "Verilog HDL Implicit Net warning at temporizador_top.v(20): created implicit net for \"clk_1h\"" {  } { { "temporizador_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1h DisplayDin.v(12) " "Verilog HDL Implicit Net warning at DisplayDin.v(12): created implicit net for \"clk1h\"" {  } { { "DisplayDin.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/DisplayDin.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP.v(77) " "Verilog HDL Instantiation warning at TOP.v(77): instance has no name" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608067938525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608067938585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 12 TOP.v(62) " "Verilog HDL assignment warning at TOP.v(62): truncated value with size 15 to match size of target (12)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(109) " "Verilog HDL assignment warning at TOP.v(109): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(113) " "Verilog HDL assignment warning at TOP.v(113): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(141) " "Verilog HDL assignment warning at TOP.v(141): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(145) " "Verilog HDL assignment warning at TOP.v(145): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(174) " "Verilog HDL assignment warning at TOP.v(174): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(178) " "Verilog HDL assignment warning at TOP.v(178): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(208) " "Verilog HDL assignment warning at TOP.v(208): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(212) " "Verilog HDL assignment warning at TOP.v(212): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(240) " "Verilog HDL assignment warning at TOP.v(240): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(244) " "Verilog HDL assignment warning at TOP.v(244): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 TOP.v(269) " "Verilog HDL assignment warning at TOP.v(269): truncated value with size 16 to match size of target (12)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 TOP.v(274) " "Verilog HDL assignment warning at TOP.v(274): truncated value with size 16 to match size of target (12)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(293) " "Verilog HDL assignment warning at TOP.v(293): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(297) " "Verilog HDL assignment warning at TOP.v(297): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(301) " "Verilog HDL assignment warning at TOP.v(301): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(334) " "Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(338) " "Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(362) " "Verilog HDL assignment warning at TOP.v(362): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(366) " "Verilog HDL assignment warning at TOP.v(366): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 TOP.v(370) " "Verilog HDL assignment warning at TOP.v(370): truncated value with size 32 to match size of target (30)" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rfid_top rfid_top:rfid " "Elaborating entity \"rfid_top\" for hierarchy \"rfid_top:rfid\"" {  } { { "TOP.v" "rfid" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rs232_rx.v 1 1 " "Using design file uart_rs232_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "uart_rs232_rx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1608067938614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx rfid_top:rfid\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"rfid_top:rfid\|UART_rs232_rx:I_RS232RX\"" {  } { { "rfid_top.v" "I_RS232RX" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/rfid_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rs232_rx.v(99) " "Verilog HDL assignment warning at uart_rs232_rx.v(99): truncated value with size 32 to match size of target (4)" {  } { { "uart_rs232_rx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_rx.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938614 "|TOP|rfid_top:rfid|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rs232_rx.v(110) " "Verilog HDL assignment warning at uart_rs232_rx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "uart_rs232_rx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938614 "|TOP|rfid_top:rfid|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rs232_tx.v(92) " "Verilog HDL information at uart_rs232_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rs232_tx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608067938624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rs232_tx.v 1 1 " "Using design file uart_rs232_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "uart_rs232_tx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1608067938624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx rfid_top:rfid\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"rfid_top:rfid\|UART_rs232_tx:I_RS232TX\"" {  } { { "rfid_top.v" "I_RS232TX" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/rfid_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rs232_tx.v(104) " "Verilog HDL assignment warning at uart_rs232_tx.v(104): truncated value with size 32 to match size of target (4)" {  } { { "uart_rs232_tx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_tx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938624 "|TOP|rfid_top:rfid|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rs232_tx.v(124) " "Verilog HDL assignment warning at uart_rs232_tx.v(124): truncated value with size 32 to match size of target (5)" {  } { { "uart_rs232_tx.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938624 "|TOP|rfid_top:rfid|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_baudrate_generator.v 1 1 " "Using design file uart_baudrate_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608067938644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1608067938644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "rfid_top.v" "I_BAUDGEN" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/rfid_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Valvula_top Valvula_top:serv " "Elaborating entity \"Valvula_top\" for hierarchy \"Valvula_top:serv\"" {  } { { "TOP.v" "serv" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Valvula_top.v(21) " "Verilog HDL assignment warning at Valvula_top.v(21): truncated value with size 32 to match size of target (1)" {  } { { "Valvula_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Valvula_top.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|Valvula_top:serv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Valvula_top.v(24) " "Verilog HDL assignment warning at Valvula_top.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Valvula_top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Valvula_top.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|Valvula_top:serv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_top Keyboard_top:key " "Elaborating entity \"Keyboard_top\" for hierarchy \"Keyboard_top:key\"" {  } { { "TOP.v" "key" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Keyboard_top:key\|div_freq:div " "Elaborating entity \"div_freq\" for hierarchy \"Keyboard_top:key\|div_freq:div\"" {  } { { "Keyboard_top.v" "div" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Keyboard_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrido Keyboard_top:key\|barrido:bar " "Elaborating entity \"barrido\" for hierarchy \"Keyboard_top:key\|barrido:bar\"" {  } { { "Keyboard_top.v" "bar" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Keyboard_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Keyboard_top:key\|comparador:comp " "Elaborating entity \"comparador\" for hierarchy \"Keyboard_top:key\|comparador:comp\"" {  } { { "Keyboard_top.v" "comp" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Keyboard_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(16) " "Verilog HDL Case Statement information at comparador.v(16): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/comparador.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|Keyboard_top:key|comparador:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(28) " "Verilog HDL Case Statement information at comparador.v(28): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/comparador.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|Keyboard_top:key|comparador:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(40) " "Verilog HDL Case Statement information at comparador.v(40): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/comparador.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|Keyboard_top:key|comparador:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(52) " "Verilog HDL Case Statement information at comparador.v(52): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/comparador.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|Keyboard_top:key|comparador:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg Keyboard_top:key\|BCDtoSSeg:bcd " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"Keyboard_top:key\|BCDtoSSeg:bcd\"" {  } { { "Keyboard_top.v" "bcd" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Keyboard_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador_top temporizador_top:temporizador " "Elaborating entity \"temporizador_top\" for hierarchy \"temporizador_top:temporizador\"" {  } { { "TOP.v" "temporizador" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador_top:temporizador\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"temporizador_top:temporizador\|temporizador:temp\"" {  } { { "temporizador_top.v" "temp" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(46) " "Verilog HDL assignment warning at temporizador.v(46): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|temporizador_top:temporizador|temporizador:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(77) " "Verilog HDL assignment warning at temporizador.v(77): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/temporizador.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938654 "|TOP|temporizador_top:temporizador|temporizador:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:lcd " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:lcd\"" {  } { { "TOP.v" "lcd" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_Top.v(61) " "Verilog HDL Case Statement warning at LCD_Top.v(61): incomplete case statement has no default case item" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_10 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_10\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_11 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_11\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_12 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_12\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_13 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_13\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_14 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_14\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_15 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_15\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_16 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_16\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_17 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_17\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_18 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_18\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_19 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_19\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_110 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_110\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_111 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_111\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_112 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_112\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_113 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_113\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_114 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_114\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_115 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_115\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_20 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_20\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_21 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_21\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_22 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_22\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_23 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_23\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_24 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_24\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_25 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_25\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_26 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_26\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_27 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_27\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_28 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_28\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_29 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_29\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_210 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_210\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_211 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_211\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_212 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_212\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_213 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_213\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_214 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_214\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_215 LCD_Top.v(61) " "Verilog HDL Always Construct warning at LCD_Top.v(61): inferring latch(es) for variable \"Mostrar_215\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938664 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_215\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_214\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_213\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_212\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_211\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_210\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_29\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_28\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_27\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_26\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_25\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_24\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_23\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_22\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938674 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_21\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_20\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_115\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_114\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_113\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_112\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_111\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_110\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_19\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_18\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_17\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_16\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_15\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_14\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_13\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938684 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_12\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_11\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[0\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[0\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[1\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[1\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[2\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[2\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[3\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[3\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[4\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[4\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[5\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[5\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[6\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[6\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[7\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[7\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[8\] LCD_Top.v(61) " "Inferred latch for \"Mostrar_10\[8\]\" at LCD_Top.v(61)" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Top:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Top:lcd\|Reset_Delay:r0\"" {  } { { "LCD_Top.v" "r0" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Top:lcd\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\"" {  } { { "LCD_Top.v" "u5" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(125) " "Verilog HDL assignment warning at LCD_TEST.v(125): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_TEST.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(133) " "Verilog HDL assignment warning at LCD_TEST.v(133): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_TEST.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_TEST.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(70) " "Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938694 "|TOP|LCD_Top:lcd|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDin DisplayDin:display " "Elaborating entity \"DisplayDin\" for hierarchy \"DisplayDin:display\"" {  } { { "TOP.v" "display" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DisplayDin.v(31) " "Verilog HDL assignment warning at DisplayDin.v(31): truncated value with size 32 to match size of target (3)" {  } { { "DisplayDin.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/DisplayDin.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608067938704 "|TOP|DisplayDin:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caudal caudal:cad " "Elaborating entity \"caudal\" for hierarchy \"caudal:cad\"" {  } { { "TOP.v" "cad" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067938704 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608067940252 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1608067940272 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1608067940272 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_214\[5\] LCD_Top:lcd\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_214\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_14\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_14\[6\] LCD_Top:lcd\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_14\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_14\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_12\[5\] LCD_Top:lcd\|Mostrar_15\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_12\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_15\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_22\[4\] LCD_Top:lcd\|Mostrar_11\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_11\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_21\[3\] LCD_Top:lcd\|Mostrar_11\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_21\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_11\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_20\[3\] LCD_Top:lcd\|Mostrar_11\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_20\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_11\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_115\[3\] LCD_Top:lcd\|Mostrar_11\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_115\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_11\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_112\[3\] LCD_Top:lcd\|Mostrar_11\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_11\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_13\[1\] LCD_Top:lcd\|Mostrar_12\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_13\[1\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_12\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_112\[1\] LCD_Top:lcd\|Mostrar_18\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[1\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_18\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_214\[6\] LCD_Top:lcd\|Mostrar_213\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_214\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_213\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_213\[6\] LCD_Top:lcd\|Mostrar_22\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_213\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_22\[6\] LCD_Top:lcd\|Mostrar_22\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_21\[6\] LCD_Top:lcd\|Mostrar_22\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_21\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_20\[2\] LCD_Top:lcd\|Mostrar_21\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_20\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_21\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_113\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_113\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_112\[6\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_111\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_111\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_110\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_110\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_18\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_18\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_16\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_16\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_15\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_15\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_14\[5\] LCD_Top:lcd\|Mostrar_112\[0\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_14\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[0\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_12\[3\] LCD_Top:lcd\|Mostrar_14\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_12\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_14\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_16\[2\] LCD_Top:lcd\|Mostrar_15\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_16\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_15\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_211\[4\] LCD_Top:lcd\|Mostrar_211\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_211\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_211\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_214\[1\] LCD_Top:lcd\|Mostrar_212\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_214\[1\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_212\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_211\[2\] LCD_Top:lcd\|Mostrar_213\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_211\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_213\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_215\[2\] LCD_Top:lcd\|Mostrar_215\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_215\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_215\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_22\[3\] LCD_Top:lcd\|Mostrar_215\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_215\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_20\[4\] LCD_Top:lcd\|Mostrar_215\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_20\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_215\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_213\[3\] LCD_Top:lcd\|Mostrar_22\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_213\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_20\[6\] LCD_Top:lcd\|Mostrar_22\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_20\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_12\[4\] LCD_Top:lcd\|Mostrar_22\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_12\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_22\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_215\[3\] LCD_Top:lcd\|Mostrar_21\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_215\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_21\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_210\[4\] LCD_Top:lcd\|Mostrar_21\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_210\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_21\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_26\[2\] LCD_Top:lcd\|Mostrar_28\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_26\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_28\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_23\[3\] LCD_Top:lcd\|Mostrar_29\[1\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_23\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_29\[1\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_15\[2\] LCD_Top:lcd\|Mostrar_17\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_15\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_17\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_15\[3\] LCD_Top:lcd\|Mostrar_17\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_15\[3\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_17\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_27\[4\] LCD_Top:lcd\|Mostrar_13\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_27\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_13\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_13\[4\] LCD_Top:lcd\|Mostrar_12\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_13\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_12\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_215\[6\] LCD_Top:lcd\|Mostrar_212\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_215\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_212\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_110\[4\] LCD_Top:lcd\|Mostrar_112\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_110\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_112\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_114\[2\] LCD_Top:lcd\|Mostrar_115\[2\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_114\[2\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_115\[2\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_10\[4\] LCD_Top:lcd\|Mostrar_16\[3\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_10\[4\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_16\[3\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_29\[5\] LCD_Top:lcd\|Mostrar_25\[5\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_29\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_25\[5\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_28\[5\] LCD_Top:lcd\|Mostrar_25\[5\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_28\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_25\[5\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_27\[5\] LCD_Top:lcd\|Mostrar_25\[5\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_27\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_25\[5\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_26\[5\] LCD_Top:lcd\|Mostrar_25\[5\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_26\[5\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_25\[5\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_11\[6\] LCD_Top:lcd\|Mostrar_10\[6\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_11\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_10\[6\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:lcd\|Mostrar_29\[6\] LCD_Top:lcd\|Mostrar_16\[6\] " "Duplicate LATCH primitive \"LCD_Top:lcd\|Mostrar_29\[6\]\" merged with LATCH primitive \"LCD_Top:lcd\|Mostrar_16\[6\]\"" {  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608067940282 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1608067940282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_14\[0\] " "Latch LCD_Top:lcd\|Mostrar_14\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940282 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_15\[0\] " "Latch LCD_Top:lcd\|Mostrar_15\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_13\[0\] " "Latch LCD_Top:lcd\|Mostrar_13\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_16\[0\] " "Latch LCD_Top:lcd\|Mostrar_16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_10\[0\] " "Latch LCD_Top:lcd\|Mostrar_10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_11\[0\] " "Latch LCD_Top:lcd\|Mostrar_11\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_12\[0\] " "Latch LCD_Top:lcd\|Mostrar_12\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_18\[0\] " "Latch LCD_Top:lcd\|Mostrar_18\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[0\] " "Latch LCD_Top:lcd\|Mostrar_19\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_17\[0\] " "Latch LCD_Top:lcd\|Mostrar_17\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_110\[0\] " "Latch LCD_Top:lcd\|Mostrar_110\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_211\[0\] " "Latch LCD_Top:lcd\|Mostrar_211\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_212\[0\] " "Latch LCD_Top:lcd\|Mostrar_212\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_210\[0\] " "Latch LCD_Top:lcd\|Mostrar_210\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_213\[0\] " "Latch LCD_Top:lcd\|Mostrar_213\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_214\[0\] " "Latch LCD_Top:lcd\|Mostrar_214\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_215\[0\] " "Latch LCD_Top:lcd\|Mostrar_215\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_23\[0\] " "Latch LCD_Top:lcd\|Mostrar_23\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_24\[0\] " "Latch LCD_Top:lcd\|Mostrar_24\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_22\[0\] " "Latch LCD_Top:lcd\|Mostrar_22\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[0\] " "Latch LCD_Top:lcd\|Mostrar_25\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_115\[0\] " "Latch LCD_Top:lcd\|Mostrar_115\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_21\[0\] " "Latch LCD_Top:lcd\|Mostrar_21\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[2\] " "Ports D and ENA on the latch are fed by the same signal message\[2\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_112\[0\] " "Latch LCD_Top:lcd\|Mostrar_112\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_113\[0\] " "Latch LCD_Top:lcd\|Mostrar_113\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_111\[0\] " "Latch LCD_Top:lcd\|Mostrar_111\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_114\[0\] " "Latch LCD_Top:lcd\|Mostrar_114\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_27\[0\] " "Latch LCD_Top:lcd\|Mostrar_27\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_28\[0\] " "Latch LCD_Top:lcd\|Mostrar_28\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_26\[0\] " "Latch LCD_Top:lcd\|Mostrar_26\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_29\[0\] " "Latch LCD_Top:lcd\|Mostrar_29\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_14\[1\] " "Latch LCD_Top:lcd\|Mostrar_14\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_15\[1\] " "Latch LCD_Top:lcd\|Mostrar_15\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_16\[1\] " "Latch LCD_Top:lcd\|Mostrar_16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_10\[1\] " "Latch LCD_Top:lcd\|Mostrar_10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_11\[1\] " "Latch LCD_Top:lcd\|Mostrar_11\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_12\[1\] " "Latch LCD_Top:lcd\|Mostrar_12\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_18\[1\] " "Latch LCD_Top:lcd\|Mostrar_18\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[1\] " "Latch LCD_Top:lcd\|Mostrar_19\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_17\[1\] " "Latch LCD_Top:lcd\|Mostrar_17\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_110\[1\] " "Latch LCD_Top:lcd\|Mostrar_110\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_211\[1\] " "Latch LCD_Top:lcd\|Mostrar_211\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_212\[1\] " "Latch LCD_Top:lcd\|Mostrar_212\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_210\[1\] " "Latch LCD_Top:lcd\|Mostrar_210\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_213\[1\] " "Latch LCD_Top:lcd\|Mostrar_213\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_215\[1\] " "Latch LCD_Top:lcd\|Mostrar_215\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_23\[1\] " "Latch LCD_Top:lcd\|Mostrar_23\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_24\[1\] " "Latch LCD_Top:lcd\|Mostrar_24\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_22\[1\] " "Latch LCD_Top:lcd\|Mostrar_22\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[1\] " "Latch LCD_Top:lcd\|Mostrar_25\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_115\[1\] " "Latch LCD_Top:lcd\|Mostrar_115\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_21\[1\] " "Latch LCD_Top:lcd\|Mostrar_21\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_111\[1\] " "Latch LCD_Top:lcd\|Mostrar_111\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_113\[1\] " "Latch LCD_Top:lcd\|Mostrar_113\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_27\[1\] " "Latch LCD_Top:lcd\|Mostrar_27\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_28\[1\] " "Latch LCD_Top:lcd\|Mostrar_28\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_26\[1\] " "Latch LCD_Top:lcd\|Mostrar_26\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_29\[1\] " "Latch LCD_Top:lcd\|Mostrar_29\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_17\[2\] " "Latch LCD_Top:lcd\|Mostrar_17\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_13\[2\] " "Latch LCD_Top:lcd\|Mostrar_13\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[2\] " "Latch LCD_Top:lcd\|Mostrar_19\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_10\[2\] " "Latch LCD_Top:lcd\|Mostrar_10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_12\[2\] " "Latch LCD_Top:lcd\|Mostrar_12\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_11\[2\] " "Latch LCD_Top:lcd\|Mostrar_11\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_18\[2\] " "Latch LCD_Top:lcd\|Mostrar_18\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_14\[2\] " "Latch LCD_Top:lcd\|Mostrar_14\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_110\[2\] " "Latch LCD_Top:lcd\|Mostrar_110\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_212\[2\] " "Latch LCD_Top:lcd\|Mostrar_212\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_210\[2\] " "Latch LCD_Top:lcd\|Mostrar_210\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_213\[2\] " "Latch LCD_Top:lcd\|Mostrar_213\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_214\[2\] " "Latch LCD_Top:lcd\|Mostrar_214\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[1\] " "Ports D and ENA on the latch are fed by the same signal message\[1\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_112\[2\] " "Latch LCD_Top:lcd\|Mostrar_112\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_23\[2\] " "Latch LCD_Top:lcd\|Mostrar_23\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_27\[2\] " "Latch LCD_Top:lcd\|Mostrar_27\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_24\[2\] " "Latch LCD_Top:lcd\|Mostrar_24\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_113\[2\] " "Latch LCD_Top:lcd\|Mostrar_113\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_28\[2\] " "Latch LCD_Top:lcd\|Mostrar_28\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_22\[2\] " "Latch LCD_Top:lcd\|Mostrar_22\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_115\[2\] " "Latch LCD_Top:lcd\|Mostrar_115\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_111\[2\] " "Latch LCD_Top:lcd\|Mostrar_111\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[2\] " "Latch LCD_Top:lcd\|Mostrar_25\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_21\[2\] " "Latch LCD_Top:lcd\|Mostrar_21\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_29\[2\] " "Latch LCD_Top:lcd\|Mostrar_29\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_14\[3\] " "Latch LCD_Top:lcd\|Mostrar_14\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_13\[3\] " "Latch LCD_Top:lcd\|Mostrar_13\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_16\[3\] " "Latch LCD_Top:lcd\|Mostrar_16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_10\[3\] " "Latch LCD_Top:lcd\|Mostrar_10\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940292 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_11\[3\] " "Latch LCD_Top:lcd\|Mostrar_11\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_18\[3\] " "Latch LCD_Top:lcd\|Mostrar_18\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[3\] " "Latch LCD_Top:lcd\|Mostrar_19\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_110\[3\] " "Latch LCD_Top:lcd\|Mostrar_110\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_211\[3\] " "Latch LCD_Top:lcd\|Mostrar_211\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_212\[3\] " "Latch LCD_Top:lcd\|Mostrar_212\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[2\] " "Ports D and ENA on the latch are fed by the same signal message\[2\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_210\[3\] " "Latch LCD_Top:lcd\|Mostrar_210\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_214\[3\] " "Latch LCD_Top:lcd\|Mostrar_214\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_24\[3\] " "Latch LCD_Top:lcd\|Mostrar_24\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[3\] " "Latch LCD_Top:lcd\|Mostrar_25\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_111\[3\] " "Latch LCD_Top:lcd\|Mostrar_111\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_27\[3\] " "Latch LCD_Top:lcd\|Mostrar_27\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_28\[3\] " "Latch LCD_Top:lcd\|Mostrar_28\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_26\[3\] " "Latch LCD_Top:lcd\|Mostrar_26\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_29\[3\] " "Latch LCD_Top:lcd\|Mostrar_29\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_214\[4\] " "Latch LCD_Top:lcd\|Mostrar_214\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_212\[4\] " "Latch LCD_Top:lcd\|Mostrar_212\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_23\[4\] " "Latch LCD_Top:lcd\|Mostrar_23\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_16\[4\] " "Latch LCD_Top:lcd\|Mostrar_16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[4\] " "Latch LCD_Top:lcd\|Mostrar_25\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_21\[4\] " "Latch LCD_Top:lcd\|Mostrar_21\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_112\[4\] " "Latch LCD_Top:lcd\|Mostrar_112\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_18\[4\] " "Latch LCD_Top:lcd\|Mostrar_18\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_29\[4\] " "Latch LCD_Top:lcd\|Mostrar_29\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_115\[4\] " "Latch LCD_Top:lcd\|Mostrar_115\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_113\[4\] " "Latch LCD_Top:lcd\|Mostrar_113\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_111\[4\] " "Latch LCD_Top:lcd\|Mostrar_111\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_17\[4\] " "Latch LCD_Top:lcd\|Mostrar_17\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_15\[4\] " "Latch LCD_Top:lcd\|Mostrar_15\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[4\] " "Latch LCD_Top:lcd\|Mostrar_19\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_11\[4\] " "Latch LCD_Top:lcd\|Mostrar_11\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_26\[4\] " "Latch LCD_Top:lcd\|Mostrar_26\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_24\[4\] " "Latch LCD_Top:lcd\|Mostrar_24\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_28\[4\] " "Latch LCD_Top:lcd\|Mostrar_28\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_10\[5\] " "Latch LCD_Top:lcd\|Mostrar_10\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[5\] " "Latch LCD_Top:lcd\|Mostrar_25\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[5\] " "Latch LCD_Top:lcd\|Mostrar_19\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_17\[5\] " "Latch LCD_Top:lcd\|Mostrar_17\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_13\[5\] " "Latch LCD_Top:lcd\|Mostrar_13\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[2\] " "Ports D and ENA on the latch are fed by the same signal message\[2\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_113\[6\] " "Latch LCD_Top:lcd\|Mostrar_113\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_111\[6\] " "Latch LCD_Top:lcd\|Mostrar_111\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_114\[6\] " "Latch LCD_Top:lcd\|Mostrar_114\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_10\[6\] " "Latch LCD_Top:lcd\|Mostrar_10\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_12\[6\] " "Latch LCD_Top:lcd\|Mostrar_12\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_115\[6\] " "Latch LCD_Top:lcd\|Mostrar_115\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_211\[6\] " "Latch LCD_Top:lcd\|Mostrar_211\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_212\[6\] " "Latch LCD_Top:lcd\|Mostrar_212\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_210\[6\] " "Latch LCD_Top:lcd\|Mostrar_210\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_17\[6\] " "Latch LCD_Top:lcd\|Mostrar_17\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_19\[6\] " "Latch LCD_Top:lcd\|Mostrar_19\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_28\[6\] " "Latch LCD_Top:lcd\|Mostrar_28\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_23\[6\] " "Latch LCD_Top:lcd\|Mostrar_23\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_16\[6\] " "Latch LCD_Top:lcd\|Mostrar_16\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_25\[6\] " "Latch LCD_Top:lcd\|Mostrar_25\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940302 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_24\[6\] " "Latch LCD_Top:lcd\|Mostrar_24\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[1\] " "Ports D and ENA on the latch are fed by the same signal message\[1\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940312 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_27\[6\] " "Latch LCD_Top:lcd\|Mostrar_27\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[3\] " "Ports D and ENA on the latch are fed by the same signal message\[3\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940312 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_110\[6\] " "Latch LCD_Top:lcd\|Mostrar_110\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940312 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Mostrar_18\[6\] " "Latch LCD_Top:lcd\|Mostrar_18\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA message\[0\] " "Ports D and ENA on the latch are fed by the same signal message\[0\]" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608067940312 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608067940312 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067941132 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608067941132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en GND " "Pin \"en\" is stuck at GND" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608067941132 "|TOP|en"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608067941132 "|TOP|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[4\] VCC " "Pin \"an\[4\]\" is stuck at VCC" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608067941132 "|TOP|an[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[5\] VCC " "Pin \"an\[5\]\" is stuck at VCC" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608067941132 "|TOP|an[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[6\] VCC " "Pin \"an\[6\]\" is stuck at VCC" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608067941132 "|TOP|an[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608067941132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608067941272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608067942871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/output_files/TOP.map.smsg " "Generated suppressed messages file C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067943054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608067943297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608067943297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067943464 "|TOP|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw " "No output dependent on input pin \"sw\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067943464 "|TOP|sw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal " "No output dependent on input pin \"signal\"" {  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608067943464 "|TOP|signal"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608067943464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1204 " "Implemented 1204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608067943465 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608067943465 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1608067943465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1151 " "Implemented 1151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608067943465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608067943465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 399 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 399 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608067943569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:32:23 2020 " "Processing ended: Tue Dec 15 16:32:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608067943569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608067943569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608067943569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608067943569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608067945029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608067945030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:32:24 2020 " "Processing started: Tue Dec 15 16:32:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608067945030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608067945030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608067945030 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608067945196 ""}
{ "Info" "0" "" "Project  = TOP" {  } {  } 0 0 "Project  = TOP" 0 0 "Fitter" 0 0 1608067945197 ""}
{ "Info" "0" "" "Revision = TOP" {  } {  } 0 0 "Revision = TOP" 0 0 "Fitter" 0 0 1608067945197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608067945309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608067945310 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608067945330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608067945383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608067945384 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608067945555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608067945561 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608067945751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608067945751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608067945751 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608067945751 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608067945755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608067945755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608067945755 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608067945755 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608067945755 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608067945757 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 53 " "No exact pin location assignment(s) for 4 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608067946077 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "145 " "The Timing Analyzer is analyzing 145 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608067946542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608067946543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608067946544 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|Mux0~0  from: dataa  to: combout " "Cell: lcd\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608067946553 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1608067946553 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608067946558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608067946559 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608067946560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[10\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[10\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608067946665 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608067946665 ""}  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Mux0~0  " "Automatically promoted node LCD_Top:lcd\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946666 ""}  } { { "LCD_Top.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/LCD_Top.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|Equal0  " "Automatically promoted node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\] " "Destination node rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\]" {  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608067946666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608067946666 ""}  } { { "uart_baudrate_generator.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_baudrate_generator.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_freq:comb_3\|clk_1h  " "Automatically promoted node div_freq:comb_3\|clk_1h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_freq:comb_3\|clk_1h~0 " "Destination node div_freq:comb_3\|clk_1h~0" {  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608067946667 ""}  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporizador_top:temporizador\|div_freq:div\|clk_1h  " "Automatically promoted node temporizador_top:temporizador\|div_freq:div\|clk_1h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporizador_top:temporizador\|div_freq:div\|clk_1h~0 " "Destination node temporizador_top:temporizador\|div_freq:div\|clk_1h~0" {  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608067946667 ""}  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DisplayDin:display\|div_freq:freq\|clk_1k  " "Automatically promoted node DisplayDin:display\|div_freq:freq\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDin:display\|div_freq:freq\|clk_1k~0 " "Destination node DisplayDin:display\|div_freq:freq\|clk_1k~0" {  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608067946667 ""}  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Keyboard_top:key\|div_freq:div\|clk_1k  " "Automatically promoted node Keyboard_top:key\|div_freq:div\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Keyboard_top:key\|div_freq:div\|clk_1k~0 " "Destination node Keyboard_top:key\|div_freq:div\|clk_1k~0" {  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608067946668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608067946668 ""}  } { { "div_freq.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/div_freq.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst_n~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node Rst_n~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608067946668 ""}  } { { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 2165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608067946668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608067947037 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608067947038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608067947039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608067947040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608067947043 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608067947045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608067947045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608067947046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608067947142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608067947146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608067947146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1608067947160 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1608067947160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608067947160 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 4 4 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 8 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 7 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 3 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 3 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608067947161 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1608067947161 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608067947161 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608067947239 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608067947248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608067948165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608067948642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608067948660 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608067952483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608067952483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608067952949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 2.1% " "6e+02 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1608067954256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608067954705 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608067954705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608067957738 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608067957738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608067957741 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.79 " "Total time spent on timing analysis during the Fitter is 1.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608067957936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608067957952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608067958349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608067958350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608067958808 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608067959579 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "TOP.v" "" { Text "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608067959862 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1608067959862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/output_files/TOP.fit.smsg " "Generated suppressed messages file C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/output_files/TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608067960001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5255 " "Peak virtual memory: 5255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608067960782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:32:40 2020 " "Processing ended: Tue Dec 15 16:32:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608067960782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608067960782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608067960782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608067960782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608067962153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608067962153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:32:42 2020 " "Processing started: Tue Dec 15 16:32:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608067962153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608067962153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608067962153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608067962585 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608067963093 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608067963153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608067963426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:32:43 2020 " "Processing ended: Tue Dec 15 16:32:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608067963426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608067963426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608067963426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608067963426 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608067964079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608067964975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608067964975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:32:44 2020 " "Processing started: Tue Dec 15 16:32:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608067964975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608067964975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP -c TOP " "Command: quartus_sta TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608067964976 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608067965117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608067965352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608067965352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067965409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067965409 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "145 " "The Timing Analyzer is analyzing 145 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1608067965602 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608067965668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067965668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Keyboard_top:key\|div_freq:div\|clk_1k Keyboard_top:key\|div_freq:div\|clk_1k " "create_clock -period 1.000 -name Keyboard_top:key\|div_freq:div\|clk_1k Keyboard_top:key\|div_freq:div\|clk_1k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " "create_clock -period 1.000 -name rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporizador_top:temporizador\|div_freq:div\|clk_1h temporizador_top:temporizador\|div_freq:div\|clk_1h " "create_clock -period 1.000 -name temporizador_top:temporizador\|div_freq:div\|clk_1h temporizador_top:temporizador\|div_freq:div\|clk_1h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_freq:comb_3\|clk_1h div_freq:comb_3\|clk_1h " "create_clock -period 1.000 -name div_freq:comb_3\|clk_1h div_freq:comb_3\|clk_1h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name message\[0\] message\[0\] " "create_clock -period 1.000 -name message\[0\] message\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DisplayDin:display\|div_freq:freq\|clk_1k DisplayDin:display\|div_freq:freq\|clk_1k " "create_clock -period 1.000 -name DisplayDin:display\|div_freq:freq\|clk_1k DisplayDin:display\|div_freq:freq\|clk_1k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608067965672 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608067965672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|Mux0~0  from: dataa  to: combout " "Cell: lcd\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608067965682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608067965682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608067965685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608067965687 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608067965689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608067965702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608067965893 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608067965893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.988 " "Worst-case setup slack is -8.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.988            -910.970 Clk  " "   -8.988            -910.970 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770             -41.463 div_freq:comb_3\|clk_1h  " "   -3.770             -41.463 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.497             -14.758 Keyboard_top:key\|div_freq:div\|clk_1k  " "   -3.497             -14.758 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188             -40.603 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "   -3.188             -40.603 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173             -70.664 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -3.173             -70.664 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010            -359.464 message\[0\]  " "   -3.010            -359.464 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007             -10.421 DisplayDin:display\|div_freq:freq\|clk_1k  " "   -2.007             -10.421 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067965912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "    0.330               0.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 message\[0\]  " "    0.362               0.000 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 Clk  " "    0.444               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Keyboard_top:key\|div_freq:div\|clk_1k  " "    0.445               0.000 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "    0.452               0.000 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 DisplayDin:display\|div_freq:freq\|clk_1k  " "    0.453               0.000 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 div_freq:comb_3\|clk_1h  " "    0.453               0.000 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067965965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.620 " "Worst-case recovery slack is -1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.620             -68.873 Clk  " "   -1.620             -68.873 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067965990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067965990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.612 " "Worst-case removal slack is 1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 Clk  " "    1.612               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067966021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -408.951 Clk  " "   -3.000            -408.951 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.487             -47.584 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 div_freq:comb_3\|clk_1h  " "   -1.487             -22.305 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "   -1.487             -20.818 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 DisplayDin:display\|div_freq:freq\|clk_1k  " "   -1.487             -17.844 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Keyboard_top:key\|div_freq:div\|clk_1k  " "   -1.487             -14.870 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 message\[0\]  " "    0.398               0.000 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067966033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067966033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608067966408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608067966431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608067967037 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|Mux0~0  from: dataa  to: combout " "Cell: lcd\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608067967306 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608067967306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608067967307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608067967356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608067967356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.503 " "Worst-case setup slack is -8.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.503            -829.424 Clk  " "   -8.503            -829.424 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.435             -37.380 div_freq:comb_3\|clk_1h  " "   -3.435             -37.380 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173             -13.106 Keyboard_top:key\|div_freq:div\|clk_1k  " "   -3.173             -13.106 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.951             -63.892 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -2.951             -63.892 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892             -36.714 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "   -2.892             -36.714 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802            -329.090 message\[0\]  " "   -2.802            -329.090 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821              -8.687 DisplayDin:display\|div_freq:freq\|clk_1k  " "   -1.821              -8.687 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067967375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "    0.300               0.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 message\[0\]  " "    0.306               0.000 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 Keyboard_top:key\|div_freq:div\|clk_1k  " "    0.398               0.000 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 Clk  " "    0.400               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 DisplayDin:display\|div_freq:freq\|clk_1k  " "    0.401               0.000 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 div_freq:comb_3\|clk_1h  " "    0.401               0.000 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "    0.401               0.000 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067967399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.469 " "Worst-case recovery slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469             -61.048 Clk  " "   -1.469             -61.048 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067967419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.438 " "Worst-case removal slack is 1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 Clk  " "    1.438               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067967435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -408.951 Clk  " "   -3.000            -408.951 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.487             -47.584 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 div_freq:comb_3\|clk_1h  " "   -1.487             -22.305 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "   -1.487             -20.818 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 DisplayDin:display\|div_freq:freq\|clk_1k  " "   -1.487             -17.844 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Keyboard_top:key\|div_freq:div\|clk_1k  " "   -1.487             -14.870 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 message\[0\]  " "    0.186               0.000 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067967455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067967455 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608067967973 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|Mux0~0  from: dataa  to: combout " "Cell: lcd\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608067968163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608067968163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608067968164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608067968172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608067968172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.421 " "Worst-case setup slack is -3.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421            -247.038 Clk  " "   -3.421            -247.038 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269            -136.860 message\[0\]  " "   -1.269            -136.860 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -9.720 div_freq:comb_3\|clk_1h  " "   -1.091              -9.720 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922              -2.854 Keyboard_top:key\|div_freq:div\|clk_1k  " "   -0.922              -2.854 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803             -14.131 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.803             -14.131 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -8.982 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "   -0.748              -8.982 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -0.835 DisplayDin:display\|div_freq:freq\|clk_1k  " "   -0.307              -0.835 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067968187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 Clk  " "    0.117               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Keyboard_top:key\|div_freq:div\|clk_1k  " "    0.185               0.000 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 DisplayDin:display\|div_freq:freq\|clk_1k  " "    0.186               0.000 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 div_freq:comb_3\|clk_1h  " "    0.186               0.000 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "    0.186               0.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "    0.186               0.000 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 message\[0\]  " "    0.319               0.000 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067968222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.204 " "Worst-case recovery slack is -0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -3.934 Clk  " "   -0.204              -3.934 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067968247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.677 " "Worst-case removal slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 Clk  " "    0.677               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067968264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -293.364 Clk  " "   -3.000            -293.364 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.000             -32.000 rfid_top:rfid\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 div_freq:comb_3\|clk_1h  " "   -1.000             -15.000 div_freq:comb_3\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 temporizador_top:temporizador\|div_freq:div\|clk_1h  " "   -1.000             -14.000 temporizador_top:temporizador\|div_freq:div\|clk_1h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 DisplayDin:display\|div_freq:freq\|clk_1k  " "   -1.000             -12.000 DisplayDin:display\|div_freq:freq\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Keyboard_top:key\|div_freq:div\|clk_1k  " "   -1.000             -10.000 Keyboard_top:key\|div_freq:div\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 message\[0\]  " "    0.292               0.000 message\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608067968282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608067968282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608067969291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608067969291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608067969499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:32:49 2020 " "Processing ended: Tue Dec 15 16:32:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608067969499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608067969499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608067969499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608067969499 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 413 s " "Quartus Prime Full Compilation was successful. 0 errors, 413 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608067970273 ""}
