{
  "module_name": "dma.c",
  "hash_id": "dc972a1e14671493e22416e843c5b9f79c9fe988f965d51e4f4c53dca56582c3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/qce/dma.c",
  "human_readable_source": "\n \n\n#include <linux/dmaengine.h>\n#include <crypto/scatterwalk.h>\n\n#include \"dma.h\"\n\nint qce_dma_request(struct device *dev, struct qce_dma_data *dma)\n{\n\tint ret;\n\n\tdma->txchan = dma_request_chan(dev, \"tx\");\n\tif (IS_ERR(dma->txchan))\n\t\treturn PTR_ERR(dma->txchan);\n\n\tdma->rxchan = dma_request_chan(dev, \"rx\");\n\tif (IS_ERR(dma->rxchan)) {\n\t\tret = PTR_ERR(dma->rxchan);\n\t\tgoto error_rx;\n\t}\n\n\tdma->result_buf = kmalloc(QCE_RESULT_BUF_SZ + QCE_IGNORE_BUF_SZ,\n\t\t\t\t  GFP_KERNEL);\n\tif (!dma->result_buf) {\n\t\tret = -ENOMEM;\n\t\tgoto error_nomem;\n\t}\n\n\tdma->ignore_buf = dma->result_buf + QCE_RESULT_BUF_SZ;\n\n\treturn 0;\nerror_nomem:\n\tdma_release_channel(dma->rxchan);\nerror_rx:\n\tdma_release_channel(dma->txchan);\n\treturn ret;\n}\n\nvoid qce_dma_release(struct qce_dma_data *dma)\n{\n\tdma_release_channel(dma->txchan);\n\tdma_release_channel(dma->rxchan);\n\tkfree(dma->result_buf);\n}\n\nstruct scatterlist *\nqce_sgtable_add(struct sg_table *sgt, struct scatterlist *new_sgl,\n\t\tunsigned int max_len)\n{\n\tstruct scatterlist *sg = sgt->sgl, *sg_last = NULL;\n\tunsigned int new_len;\n\n\twhile (sg) {\n\t\tif (!sg_page(sg))\n\t\t\tbreak;\n\t\tsg = sg_next(sg);\n\t}\n\n\tif (!sg)\n\t\treturn ERR_PTR(-EINVAL);\n\n\twhile (new_sgl && sg && max_len) {\n\t\tnew_len = new_sgl->length > max_len ? max_len : new_sgl->length;\n\t\tsg_set_page(sg, sg_page(new_sgl), new_len, new_sgl->offset);\n\t\tsg_last = sg;\n\t\tsg = sg_next(sg);\n\t\tnew_sgl = sg_next(new_sgl);\n\t\tmax_len -= new_len;\n\t}\n\n\treturn sg_last;\n}\n\nstatic int qce_dma_prep_sg(struct dma_chan *chan, struct scatterlist *sg,\n\t\t\t   int nents, unsigned long flags,\n\t\t\t   enum dma_transfer_direction dir,\n\t\t\t   dma_async_tx_callback cb, void *cb_param)\n{\n\tstruct dma_async_tx_descriptor *desc;\n\tdma_cookie_t cookie;\n\n\tif (!sg || !nents)\n\t\treturn -EINVAL;\n\n\tdesc = dmaengine_prep_slave_sg(chan, sg, nents, dir, flags);\n\tif (!desc)\n\t\treturn -EINVAL;\n\n\tdesc->callback = cb;\n\tdesc->callback_param = cb_param;\n\tcookie = dmaengine_submit(desc);\n\n\treturn dma_submit_error(cookie);\n}\n\nint qce_dma_prep_sgs(struct qce_dma_data *dma, struct scatterlist *rx_sg,\n\t\t     int rx_nents, struct scatterlist *tx_sg, int tx_nents,\n\t\t     dma_async_tx_callback cb, void *cb_param)\n{\n\tstruct dma_chan *rxchan = dma->rxchan;\n\tstruct dma_chan *txchan = dma->txchan;\n\tunsigned long flags = DMA_PREP_INTERRUPT | DMA_CTRL_ACK;\n\tint ret;\n\n\tret = qce_dma_prep_sg(rxchan, rx_sg, rx_nents, flags, DMA_MEM_TO_DEV,\n\t\t\t     NULL, NULL);\n\tif (ret)\n\t\treturn ret;\n\n\treturn qce_dma_prep_sg(txchan, tx_sg, tx_nents, flags, DMA_DEV_TO_MEM,\n\t\t\t       cb, cb_param);\n}\n\nvoid qce_dma_issue_pending(struct qce_dma_data *dma)\n{\n\tdma_async_issue_pending(dma->rxchan);\n\tdma_async_issue_pending(dma->txchan);\n}\n\nint qce_dma_terminate_all(struct qce_dma_data *dma)\n{\n\tint ret;\n\n\tret = dmaengine_terminate_all(dma->rxchan);\n\treturn ret ?: dmaengine_terminate_all(dma->txchan);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}