// Seed: 150431074
module module_0;
  wire id_1 = id_1;
  wire id_2;
endmodule
module module_1;
  wire id_1, id_2;
  module_0();
endmodule
module module_2 ();
  assign id_1 = 1, id_1 = 1;
  module_0();
endmodule
module module_3;
  assign id_1 = id_1;
  module_0();
endmodule
module module_4 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4
    , id_7,
    output wand id_5
);
  assign id_5 = 1;
  module_0(); id_8 :
  assert property (@(id_7 or posedge 1 - "" or posedge id_8 or posedge id_0) id_4) begin
    if (id_8) {1'd0, id_0} = id_4;
  end
endmodule
