src/psu_init.o src/psu_init.o: \
 D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk/design_1_wrapper_hw_platform_0/psu_init.c \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_types.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_printf.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xparameters.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xparameters_ps.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/bspconfig.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xreg_cortexa53.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm_gcc.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/sleep.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h \
 D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk/design_1_wrapper_hw_platform_0/psu_init.h

../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_types.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_printf.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xparameters.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xparameters_ps.h:

../../ddr_test_bsp/psu_cortexa53_0/include/bspconfig.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xreg_cortexa53.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm_gcc.h:

../../ddr_test_bsp/psu_cortexa53_0/include/sleep.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h:

D:/cygwin_dir/work/test_u96_ddr/test_u96_ddr.sdk/design_1_wrapper_hw_platform_0/psu_init.h:
