--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
reset_n_i   |    5.287(R)|      SLOW  |   -2.670(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock clk_i to Pad
------------+-----------------+------------+-----------------+------------+---------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
------------+-----------------+------------+-----------------+------------+---------------------+--------+
blank_o     |        14.115(R)|      SLOW  |         6.349(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<0>  |        17.843(R)|      SLOW  |         8.191(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<1>  |        17.438(R)|      SLOW  |         8.326(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<2>  |        17.268(R)|      SLOW  |         8.232(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<3>  |        17.313(R)|      SLOW  |         8.272(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<4>  |        14.086(R)|      SLOW  |         6.341(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<5>  |        17.030(R)|      SLOW  |         8.090(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<6>  |        14.091(R)|      SLOW  |         6.335(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
green_o<7>  |        16.384(R)|      SLOW  |         7.636(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
pix_clock_o |        12.056(R)|      SLOW  |         5.149(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
            |        12.056(F)|      SLOW  |         5.155(F)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
psave_o     |        13.620(R)|      SLOW  |         6.149(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<0>    |        18.408(R)|      SLOW  |         8.986(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<1>    |        18.268(R)|      SLOW  |         8.920(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<2>    |        17.973(R)|      SLOW  |         8.733(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<3>    |        17.984(R)|      SLOW  |         8.749(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<4>    |        18.205(R)|      SLOW  |         8.879(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<5>    |        17.550(R)|      SLOW  |         8.421(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<6>    |        17.425(R)|      SLOW  |         8.367(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
red_o<7>    |        17.409(R)|      SLOW  |         8.366(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
sync_o      |        14.695(R)|      SLOW  |         6.659(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
vga_hsync_o |        13.879(R)|      SLOW  |         6.314(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
vga_vsync_o |        14.024(R)|      SLOW  |         6.371(R)|      FAST  |vga_top_i/vga_i/clk_s|   0.000|
------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   11.330|         |         |         |
sw1_i          |    2.093|    8.519|         |         |
sw2_i          |    2.657|    8.519|         |         |
sw3_i          |    0.775|    8.519|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw1_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |         |         |   -0.147|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw2_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |         |         |   -0.147|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw3_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |         |         |   -0.147|         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 23 08:45:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 268 MB



