
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190140                       # Simulator instruction rate (inst/s)
host_op_rate                                   245260                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33437                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375672                       # Number of bytes of host memory used
host_seconds                                 31148.00                       # Real time elapsed on the host
sim_insts                                  5922467565                       # Number of instructions simulated
sim_ops                                    7639347451                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               214784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        87680                       # Number of bytes written to this memory
system.physmem.bytes_written::total             87680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1678                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             685                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  685                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     36009889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56902998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               206227281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18435097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84186941                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84186941                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84186941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     36009889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56902998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              290414222                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          202770                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       165883                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21661                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        81919                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           77605                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20594                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          984                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1949406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1133711                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             202770                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        98199                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               235301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59418                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         56484                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           120852                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2278703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.955846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2043402     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10824      0.48%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16956      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           23084      1.01%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           24081      1.06%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           20519      0.90%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10911      0.48%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17410      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111516      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2278703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081186                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453923                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1929735                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        76602                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           234737                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          346                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37279                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33206                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1389158                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1278                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37279                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1935328                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          17146                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47099                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           229524                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12323                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1388140                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1689                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1939039                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6452577                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6452577                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1653531                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          285480                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38306                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       130617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        69541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          791                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        33117                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1385526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1308255                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          274                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       167376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       404098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2278703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574123                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.257779                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1712612     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       242582     10.65%     85.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       120557      5.29%     91.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82182      3.61%     94.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        65415      2.87%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27394      1.20%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17579      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9147      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1235      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2278703                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            280     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           872     37.33%     49.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1184     50.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1101020     84.16%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19389      1.48%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118447      9.05%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        69237      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1308255                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.523808                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2336                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001786                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4897823                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1553251                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1286505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1310591                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2593                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23187                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1218                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37279                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          14235                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1200                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1385870                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       130617                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        69541                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24514                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1288516                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       111347                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19739                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              180567                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182891                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             69220                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515905                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1286589                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1286505                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           739751                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1991774                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.515100                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371403                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       963709                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1185784                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       199998                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21710                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2241423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529032                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.356352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1743813     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       252275     11.26%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        89922      4.01%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        42923      1.91%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43437      1.94%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21466      0.96%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14264      0.64%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8350      0.37%     98.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24973      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2241423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       963709                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1185784                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                175747                       # Number of memory references committed
system.switch_cpus1.commit.loads               107430                       # Number of loads committed
system.switch_cpus1.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            170959                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1068377                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24404                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24973                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3602219                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2808951                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 218880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             963709                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1185784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       963709                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.591636                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.591636                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.385857                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.385857                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5796189                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1795017                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1287517                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          203287                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166214                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21636                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81440                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20509                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          967                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1951748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1137286                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             203287                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98022                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               235841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59711                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52931                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           120968                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2278352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2042511     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10950      0.48%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16902      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23034      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24156      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20555      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10762      0.47%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17361      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112121      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2278352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081393                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455355                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1931963                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        73159                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           235270                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          356                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37600                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33376                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1393140                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37600                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1937586                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15193                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45437                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           230007                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12525                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1392022                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1777                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1944047                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6469672                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6469672                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1656146                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          287866                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39203                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       130784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        69740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        32315                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1389522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1310913                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       169145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       409408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2278352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1711451     75.12%     75.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       242651     10.65%     85.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121003      5.31%     91.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82282      3.61%     94.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65219      2.86%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27483      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17986      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9013      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1264      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2278352                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            278     11.89%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           866     37.04%     48.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1194     51.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1103370     84.17%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19441      1.48%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118478      9.04%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69461      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1310913                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524873                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2338                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001783                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4902806                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1559018                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1289122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1313251                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2801                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23174                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37600                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12586                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1389865                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       130784                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        69740                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           983                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24505                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1291235                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111581                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19676                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181026                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183196                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69445                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.516994                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1289188                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1289122                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           741056                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1995546                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516148                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371355                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       965240                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1187727                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       202121                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21683                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2240752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.530057                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1742490     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       252399     11.26%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90127      4.02%     93.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43130      1.92%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43423      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21545      0.96%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14260      0.64%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8317      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25061      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2240752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       965240                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1187727                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                176056                       # Number of memory references committed
system.switch_cpus2.commit.loads               107610                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171249                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1070155                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25061                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3605526                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2817320                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 219231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             965240                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1187727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       965240                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.587525                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.587525                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386470                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386470                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5808084                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1798111                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1291411                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          187873                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       164917                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17163                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       114500                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          111158                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12467                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          567                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1917597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1065574                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             187873                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       123625                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               234787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          55673                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         43634                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           118084                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2234436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.542742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.810768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1999649     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           32739      1.47%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19691      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           32077      1.44%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12290      0.55%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           29392      1.32%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5364      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9805      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           93429      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2234436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.426642                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1902944                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        58989                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           234157                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          280                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         38062                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        20063                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1208531                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1402                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         38062                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1904917                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          32799                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        20501                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           232269                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5884                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1206120                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1012                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1600806                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5493746                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5493746                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264292                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          336504                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            16037                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       201638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        38705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          370                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8720                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1197657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1109629                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1166                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       237455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       504868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2234436                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.496604                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.123730                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1752638     78.44%     78.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       158626      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       149930      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        90332      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        52135      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        14076      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        15984      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          397      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          318      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2234436                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2220     59.15%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           841     22.41%     81.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          692     18.44%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       880301     79.33%     79.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         9612      0.87%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           87      0.01%     80.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       181421     16.35%     96.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        38208      3.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1109629                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.444281                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3753                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003382                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4458611                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1435293                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1078161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1113382                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1136                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        46094                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1421                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         38062                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27187                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          784                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1197829                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       201638                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        38705                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        18264                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1092373                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       177873                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17254                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              216070                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          163720                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             38197                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.437372                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1078678                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1078161                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           649217                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1483216                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.431682                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.437709                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       838502                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       957663                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       240200                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16893                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2196374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.436020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294282                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1832202     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       148025      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        89652      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        29691      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45938      2.09%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        10094      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6643      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5851      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        28278      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2196374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       838502                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        957663                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                192826                       # Number of memory references committed
system.switch_cpus3.commit.loads               155542                       # Number of loads committed
system.switch_cpus3.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            145509                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           841141                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        13250                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        28278                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3365959                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2433818                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 263147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             838502                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               957663                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       838502                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.978625                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.978625                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335725                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335725                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5048635                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1422709                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1253190                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          197544                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       161877                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21169                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        81511                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           75573                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20025                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1895038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1129622                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             197544                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        95598                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60745                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         90339                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           118416                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2271764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.608795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2024549     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           25985      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           30650      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19218      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           10844      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7567      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           19529      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          116458      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2271764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.079094                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.452286                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1879423                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       106508                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           245164                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38830                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31996                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1378702                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38830                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1882642                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13900                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        84022                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           243745                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8621                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1377127                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1937                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1915436                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6410524                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6410524                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1605902                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          309496                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            25041                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       132129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        70664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1373363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1289702                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       188934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       438751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2271764                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567709                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.261024                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1729610     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       217877      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       116667      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        80849      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        71248      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        36581      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         8749      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5911      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4272      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2271764                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            337     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1329     44.94%     56.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1291     43.66%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1080236     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       119030      9.23%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        70145      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1289702                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516380                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2957                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002293                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4855941                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1562688                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1266584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1292659                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3308                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25808                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38830                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9671                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1373722                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       132129                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        70664                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23910                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1269399                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111496                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              181618                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          176552                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             70122                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508251                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1266655                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1266584                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           754213                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1977092                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507124                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381476                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       942802                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1156741                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       216985                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21143                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2232934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.518036                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.336241                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1760533     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       219213      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91793      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        54833      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38144      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        24719      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13065      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10190      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20444      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2232934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       942802                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1156741                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                175092                       # Number of memory references committed
system.switch_cpus4.commit.loads               106321                       # Number of loads committed
system.switch_cpus4.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            165489                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1042948                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23553                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20444                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3586216                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2786294                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 225819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             942802                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1156741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       942802                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.649107                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.649107                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.377486                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.377486                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5724962                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1760452                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1284633                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          184968                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       166682                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        69517                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           63979                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1947798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1163226                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             184968                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        74006                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          36482                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        131639                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113511                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.908466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2104192     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8036      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6775      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           37516      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33775      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          106705      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074059                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1934638                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       145215                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228151                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          776                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24548                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16218                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1363289                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24548                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937423                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         123928                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13779                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           226269                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7381                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1361301                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2926                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1603792                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6407677                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6407677                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1384096                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          219684                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20263                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       319666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       160428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1356293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1291963                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          951                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       126552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       310622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333334                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.553698                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.349496                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1873033     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       138467      5.93%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113383      4.86%     91.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        48851      2.09%     93.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        61980      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        59427      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        33823      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2776      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333334                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3240     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         25138     86.27%     97.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          762      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       811585     62.82%     62.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       309336     23.94%     87.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       159776     12.37%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1291963                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.517285                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29140                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022555                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4947351                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1483056                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1278883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1321103                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15983                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1669                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24548                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         119650                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1946                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1356453                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       319666                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       160428                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13157                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1281457                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       308190                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10506                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              467931                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          167290                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            159741                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513079                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1279004                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1278883                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           691724                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1365078                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.512048                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506729                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1029654                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1209684                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       146899                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2308786                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523948                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.343883                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1869332     80.97%     80.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       160719      6.96%     87.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        75090      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        74652      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20027      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        86361      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6633      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11314      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2308786                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1029654                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1209684                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                462435                       # Number of memory references committed
system.switch_cpus5.commit.loads               303676                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            159532                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1075715                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11314                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3654055                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2737734                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 164249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1029654                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1209684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1029654                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.425653                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.425653                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412260                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412260                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6332728                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1487629                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1617152                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          184399                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       166112                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        11509                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        69723                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           63761                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10022                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          533                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1940094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1158755                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             184399                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        73783                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               228314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          36608                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        138843                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           113134                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        11378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2332092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.583743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.905751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2103778     90.21%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8008      0.34%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16555      0.71%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            6767      0.29%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           37334      1.60%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           33572      1.44%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6121      0.26%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           13654      0.59%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          106303      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2332092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073831                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463951                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1926966                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       152387                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           227315                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          784                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         24634                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        16220                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1358178                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         24634                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1929753                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         130590                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        14289                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           225444                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7376                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1356219                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2883                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1599300                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6382952                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6382952                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1378984                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          220310                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20301                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       317463                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       159294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1478                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         7734                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1351201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1286536                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          958                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       127185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       312176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2332092                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.551666                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.346837                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1873148     80.32%     80.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       138322      5.93%     86.25% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       113349      4.86%     91.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        48604      2.08%     93.20% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        61602      2.64%     95.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        59049      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        33657      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2779      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1582      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2332092                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3253     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         24946     86.15%     97.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          758      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       809482     62.92%     62.92% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        11208      0.87%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       307124     23.87%     87.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       158646     12.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1286536                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515112                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28957                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022508                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4935079                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1478597                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1273423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1315493                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2279                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        16007                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1645                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         24634                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         126373                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1944                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1351361                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       317463                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       159294                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         5885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        13191                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1276026                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       305976                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        10510                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              464587                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          166619                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            158611                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.510904                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1273548                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1273423                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           689122                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1362279                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.509862                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.505860                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1024761                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1204125                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       147384                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        11521                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2307458                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.521840                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.341644                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1869761     81.03%     81.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       160247      6.94%     87.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        74980      3.25%     91.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        74216      3.22%     94.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        19971      0.87%     95.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        85659      3.71%     99.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6629      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4643      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        11352      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2307458                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1024761                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1204125                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                459097                       # Number of memory references committed
system.switch_cpus6.commit.loads               301453                       # Number of loads committed
system.switch_cpus6.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            158866                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1070822                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        11352                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3647615                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2727670                       # The number of ROB writes
system.switch_cpus6.timesIdled                  43735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 165491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1024761                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1204125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1024761                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.437235                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.437235                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410301                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410301                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6303241                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1482653                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1609312                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          174451                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       142399                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18559                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        70760                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           66064                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           17360                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          833                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1685642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1032116                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             174451                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        83424                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               211634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58326                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        105823                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           105476                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2042194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.975426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1830560     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11234      0.55%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17646      0.86%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           26689      1.31%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11001      0.54%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12999      0.64%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13982      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9580      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          108503      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2042194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069848                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.413246                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1664087                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       128022                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           210023                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1269                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38792                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        28154                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1250767                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38792                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1668399                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          44605                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        70296                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           207079                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13020                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1247692                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          774                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2468                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          956                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1708738                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5814877                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5814877                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1403269                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          305468                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          272                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38061                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       126426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        69459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3380                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13362                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1243030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1158526                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1901                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       192591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       448571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2042194                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567295                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.253606                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1548481     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       200257      9.81%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110778      5.42%     91.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        72841      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66119      3.24%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        20480      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        14682      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5226      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3330      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2042194                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            350     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1142     40.95%     53.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1297     46.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       954185     82.36%     82.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21367      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114822      9.91%     94.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        68024      5.87%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1158526                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.463859                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2789                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002407                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4363936                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1435958                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1136926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1161315                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5477                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27143                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4452                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          889                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38792                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          32700                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1504                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1243302                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       126426                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        69459                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          144                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        21490                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1141327                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       108574                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17199                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              176465                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          154742                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67891                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.456973                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1137034                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1136926                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           674010                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1709115                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.455210                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394362                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       840667                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1025096                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       219141                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18877                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2003402                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.511678                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.360308                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1588188     79.27%     79.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       197571      9.86%     89.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        82030      4.09%     93.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        42070      2.10%     95.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        31411      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17954      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11148      0.56%     98.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9287      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23743      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2003402                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       840667                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1025096                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164290                       # Number of memory references committed
system.switch_cpus7.commit.loads                99283                       # Number of loads committed
system.switch_cpus7.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            142281                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           926848                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        19992                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23743                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3223896                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2527273                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 455389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             840667                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1025096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       840667                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.970954                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.970954                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336592                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336592                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5179752                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1555271                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1184769                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           256                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214397                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47079182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31071383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78150565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47079182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31071383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78150565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47079182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31071383                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78150565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545111.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930363.869048                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930363.869048                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930363.869048                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26977824                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72117682                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26977824                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72117682                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26977824                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72117682                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858543.833333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858543.833333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858543.833333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           108                       # number of replacements
system.l21.tagsinuse                      4094.564409                       # Cycle average of tags in use
system.l21.total_refs                          192885                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.881304                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           90.577645                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    26.363162                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    44.408968                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3933.214634                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022114                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006436                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.010842                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.960257                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999650                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          321                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    322                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l21.Writeback_hits::total                   96                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          324                       # number of demand (read+write) hits
system.l21.demand_hits::total                     325                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          324                       # number of overall hits
system.l21.overall_hits::total                    325                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           81                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           81                       # number of demand (read+write) misses
system.l21.demand_misses::total                   108                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           81                       # number of overall misses
system.l21.overall_misses::total                  108                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     26645533                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     36847462                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       63492995                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     26645533                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     36847462                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        63492995                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     26645533                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     36847462                       # number of overall miss cycles
system.l21.overall_miss_latency::total       63492995                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          402                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                430                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          405                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 433                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          405                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                433                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.201493                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.251163                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.200000                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.200000                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 986871.592593                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 454906.938272                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 587898.101852                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 986871.592593                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 454906.938272                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 587898.101852                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 986871.592593                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 454906.938272                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 587898.101852                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  63                       # number of writebacks
system.l21.writebacks::total                       63                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           81                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           81                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           81                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     24697058                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     30994158                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     55691216                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     24697058                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     30994158                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     55691216                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     24697058                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     30994158                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     55691216                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201493                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 914705.851852                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 382643.925926                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 515659.407407                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 914705.851852                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 382643.925926                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 515659.407407                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 914705.851852                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 382643.925926                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 515659.407407                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           108                       # number of replacements
system.l22.tagsinuse                      4094.570071                       # Cycle average of tags in use
system.l22.total_refs                          192885                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.881304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           90.583347                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.385963                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    44.563947                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3933.036814                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022115                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006442                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.010880                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.960214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999651                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          321                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    322                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l22.Writeback_hits::total                   96                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          324                       # number of demand (read+write) hits
system.l22.demand_hits::total                     325                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          324                       # number of overall hits
system.l22.overall_hits::total                    325                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           81                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           81                       # number of demand (read+write) misses
system.l22.demand_misses::total                   108                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           81                       # number of overall misses
system.l22.overall_misses::total                  108                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31823147                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     36785547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       68608694                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31823147                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     36785547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        68608694                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31823147                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     36785547                       # number of overall miss cycles
system.l22.overall_miss_latency::total       68608694                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          402                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                430                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          405                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 433                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          405                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                433                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201493                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.251163                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.200000                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.200000                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454142.555556                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 635265.685185                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454142.555556                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 635265.685185                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454142.555556                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 635265.685185                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  63                       # number of writebacks
system.l22.writebacks::total                       63                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           81                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           81                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           81                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     30969747                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     60854294                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     30969747                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     60854294                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     30969747                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     60854294                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201493                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 563465.685185                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 563465.685185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 563465.685185                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           172                       # number of replacements
system.l23.tagsinuse                      4095.972781                       # Cycle average of tags in use
system.l23.total_refs                           73962                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l23.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.972781                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.273198                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    92.190386                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3912.536416                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019280                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002996                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.022507                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.955209                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          314                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l23.Writeback_hits::total                   48                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          314                       # number of demand (read+write) hits
system.l23.demand_hits::total                     314                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          314                       # number of overall hits
system.l23.overall_hits::total                    314                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          159                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          159                       # number of demand (read+write) misses
system.l23.demand_misses::total                   172                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          159                       # number of overall misses
system.l23.overall_misses::total                  172                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4785099                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     70174303                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       74959402                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4785099                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     70174303                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        74959402                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4785099                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     70174303                       # number of overall miss cycles
system.l23.overall_miss_latency::total       74959402                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          473                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          473                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          473                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.336152                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.336152                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.336152                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 368084.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 441347.817610                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 435810.476744                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 368084.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 441347.817610                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 435810.476744                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 368084.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 441347.817610                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 435810.476744                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  25                       # number of writebacks
system.l23.writebacks::total                       25                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          159                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          159                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          159                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3849269                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     58749156                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     62598425                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3849269                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     58749156                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     62598425                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3849269                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     58749156                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     62598425                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.336152                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.336152                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 296097.615385                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 369491.547170                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 363944.331395                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 296097.615385                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 369491.547170                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 363944.331395                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 296097.615385                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 369491.547170                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 363944.331395                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           117                       # number of replacements
system.l24.tagsinuse                      4095.018843                       # Cycle average of tags in use
system.l24.total_refs                          259832                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l24.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          257.907310                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.609315                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    54.826661                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3767.675557                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003567                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.013385                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.919843                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          373                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l24.Writeback_hits::total                  201                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          373                       # number of demand (read+write) hits
system.l24.demand_hits::total                     373                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          373                       # number of overall hits
system.l24.overall_hits::total                    373                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          102                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          102                       # number of demand (read+write) misses
system.l24.demand_misses::total                   117                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          102                       # number of overall misses
system.l24.overall_misses::total                  117                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6528647                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     51660399                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       58189046                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6528647                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     51660399                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        58189046                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6528647                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     51660399                       # number of overall miss cycles
system.l24.overall_miss_latency::total       58189046                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          475                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          475                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          475                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.214737                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.214737                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.214737                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 435243.133333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506474.500000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 497342.273504                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 435243.133333                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506474.500000                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 497342.273504                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 435243.133333                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506474.500000                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 497342.273504                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  82                       # number of writebacks
system.l24.writebacks::total                       82                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          102                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          102                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          102                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5451647                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     44333774                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     49785421                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5451647                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     44333774                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     49785421                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5451647                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     44333774                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     49785421                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 363443.133333                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434644.843137                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 425516.418803                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 363443.133333                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 434644.843137                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 425516.418803                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 363443.133333                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 434644.843137                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 425516.418803                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           306                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          223857                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.414455                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   151.877470                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3919.708075                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003275                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.037079                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.956960                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          461                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l25.Writeback_hits::total                  186                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          461                       # number of demand (read+write) hits
system.l25.demand_hits::total                     461                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          461                       # number of overall hits
system.l25.overall_hits::total                    461                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          292                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          292                       # number of demand (read+write) misses
system.l25.demand_misses::total                   306                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          292                       # number of overall misses
system.l25.overall_misses::total                  306                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7030498                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    146687963                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      153718461                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7030498                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    146687963                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       153718461                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7030498                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    146687963                       # number of overall miss cycles
system.l25.overall_miss_latency::total      153718461                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          753                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          753                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          753                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.387782                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.387782                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.387782                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 502356.037671                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 502347.911765                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 502356.037671                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 502347.911765                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 502356.037671                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 502347.911765                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  64                       # number of writebacks
system.l25.writebacks::total                       64                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          292                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          292                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          292                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    125720098                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    131744800                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    125720098                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    131744800                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    125720098                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    131744800                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 430538.562092                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 430538.562092                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 430538.562092                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           307                       # number of replacements
system.l26.tagsinuse                             4096                       # Cycle average of tags in use
system.l26.total_refs                          223857                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4403                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.841926                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.413698                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   152.469892                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3919.116409                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003275                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.037224                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.956816                       # Average percentage of cache occupancy
system.l26.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          461                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l26.Writeback_hits::total                  186                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          461                       # number of demand (read+write) hits
system.l26.demand_hits::total                     461                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          461                       # number of overall hits
system.l26.overall_hits::total                    461                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          293                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  307                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          293                       # number of demand (read+write) misses
system.l26.demand_misses::total                   307                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          293                       # number of overall misses
system.l26.overall_misses::total                  307                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6929575                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    152491450                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      159421025                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6929575                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    152491450                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       159421025                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6929575                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    152491450                       # number of overall miss cycles
system.l26.overall_miss_latency::total      159421025                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          754                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                768                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          754                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 768                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          754                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                768                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.388594                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.399740                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.388594                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.399740                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.388594                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.399740                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 494969.642857                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 520448.634812                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 519286.726384                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 494969.642857                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 520448.634812                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 519286.726384                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 494969.642857                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 520448.634812                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 519286.726384                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  65                       # number of writebacks
system.l26.writebacks::total                       65                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          293                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             307                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          293                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              307                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          293                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             307                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5922089                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    131433680                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    137355769                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5922089                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    131433680                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    137355769                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5922089                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    131433680                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    137355769                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.388594                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.399740                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.388594                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.399740                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.388594                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.399740                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 423006.357143                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 448579.112628                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 447412.928339                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 423006.357143                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 448579.112628                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 447412.928339                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 423006.357143                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 448579.112628                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 447412.928339                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           480                       # number of replacements
system.l27.tagsinuse                      4091.724845                       # Cycle average of tags in use
system.l27.total_refs                          317594                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4573                       # Sample count of references to valid blocks.
system.l27.avg_refs                         69.449814                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          290.757172                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.468689                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   195.798649                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3592.700335                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.070986                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003044                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.047802                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.877124                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998956                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          464                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             471                       # number of Writeback hits
system.l27.Writeback_hits::total                  471                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          464                       # number of demand (read+write) hits
system.l27.demand_hits::total                     464                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          464                       # number of overall hits
system.l27.overall_hits::total                    464                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          418                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  431                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           45                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          463                       # number of demand (read+write) misses
system.l27.demand_misses::total                   476                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          463                       # number of overall misses
system.l27.overall_misses::total                  476                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      4633953                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    225042363                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      229676316                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     22712042                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     22712042                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      4633953                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    247754405                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       252388358                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      4633953                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    247754405                       # number of overall miss cycles
system.l27.overall_miss_latency::total      252388358                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          882                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                895                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          471                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              471                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           45                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          927                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 940                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          927                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                940                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.473923                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.481564                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.499461                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.506383                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.499461                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.506383                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 356457.923077                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 538378.858852                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 532891.684455                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 504712.044444                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 504712.044444                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 356457.923077                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 535106.706263                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 530227.642857                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 356457.923077                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 535106.706263                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 530227.642857                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 279                       # number of writebacks
system.l27.writebacks::total                      279                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          418                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             431                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           45                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          463                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              476                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          463                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             476                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      3699708                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    195014104                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    198713812                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     19478472                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     19478472                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      3699708                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    214492576                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    218192284                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      3699708                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    214492576                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    218192284                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.473923                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.481564                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.499461                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.506383                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.499461                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.506383                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 284592.923077                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 466540.918660                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 461052.928074                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 432854.933333                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 432854.933333                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 284592.923077                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 463266.902808                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 458387.151261                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 284592.923077                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 463266.902808                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 458387.151261                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034901                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034901                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75140431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75140431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118098295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118098295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.346740                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746682350                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1484457.952286                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.346740                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.043825                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805043                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       120812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         120812                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       120812                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          120812                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       120812                       # number of overall hits
system.cpu1.icache.overall_hits::total         120812                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35038040                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35038040                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35038040                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35038040                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35038040                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35038040                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       120852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       120852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       120852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       120852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       120852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       120852                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000331                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000331                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000331                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000331                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000331                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       875951                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       875951                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       875951                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       875951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       875951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       875951                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     26938804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     26938804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     26938804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     26938804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     26938804                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     26938804                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 962100.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 962100.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 962100.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 962100.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 962100.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 962100.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   405                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112794048                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170641.524962                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.438456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.561544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.618900                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.381100                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        81632                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          81632                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        67984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         67984                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       149616                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          149616                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       149616                       # number of overall hits
system.cpu1.dcache.overall_hits::total         149616                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1308                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1308                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           14                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1322                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1322                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    228056774                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    228056774                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1217720                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1217720                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    229274494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    229274494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    229274494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    229274494                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        82940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        82940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        67998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        67998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       150938                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       150938                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       150938                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       150938                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015770                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015770                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 174355.331804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 174355.331804                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        86980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        86980                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 173430.025719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 173430.025719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 173430.025719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 173430.025719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu1.dcache.writebacks::total               96                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          906                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          917                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          917                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          917                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          917                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          402                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          405                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58384772                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58384772                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       200179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       200179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58584951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58584951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58584951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58584951                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002683                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002683                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145235.751244                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145235.751244                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66726.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66726.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 144654.200000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 144654.200000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 144654.200000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 144654.200000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.369714                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746682470                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484458.190855                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.369714                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043862                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805080                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       120932                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         120932                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       120932                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          120932                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       120932                       # number of overall hits
system.cpu2.icache.overall_hits::total         120932                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     35564532                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35564532                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     35564532                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35564532                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     35564532                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35564532                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       120968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       120968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       120968                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       120968                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       120968                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       120968                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 987903.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 987903.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 987903.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32140747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32140747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32140747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1147883.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   405                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112794170                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170641.709531                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.707498                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.292502                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.619951                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.380049                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81626                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81626                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68113                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68113                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       149739                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          149739                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       149739                       # number of overall hits
system.cpu2.dcache.overall_hits::total         149739                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1319                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1319                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1333                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    226840795                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    226840795                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1156125                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1156125                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    227996920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    227996920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    227996920                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    227996920                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        82945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        82945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68127                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68127                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151072                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151072                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151072                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015902                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015902                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 171979.374526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 171979.374526                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82580.357143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82580.357143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 171040.450113                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 171040.450113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 171040.450113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 171040.450113                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu2.dcache.writebacks::total               96                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          917                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          405                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     58306494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     58306494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     58498794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58498794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     58498794                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58498794                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002681                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002681                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145041.029851                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145041.029851                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               538.272299                       # Cycle average of tags in use
system.cpu3.icache.total_refs               643365106                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1193627.283859                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.272299                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019667                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842949                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.862616                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       118070                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         118070                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       118070                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          118070                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       118070                       # number of overall hits
system.cpu3.icache.overall_hits::total         118070                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5233765                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5233765                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5233765                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5233765                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5233765                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5233765                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       118084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       118084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       118084                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       118084                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       118084                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       118084                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000119                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000119                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000119                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000119                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000119                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000119                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 373840.357143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 373840.357143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 373840.357143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 373840.357143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 373840.357143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 373840.357143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4892999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4892999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4892999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4892999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4892999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4892999                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 376384.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 376384.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 376384.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 376384.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 376384.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 376384.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   473                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               150636993                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              206635.106996                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   143.590695                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   112.409305                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.560901                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.439099                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       159774                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         159774                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        37111                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         37111                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           86                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           86                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       196885                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          196885                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       196885                       # number of overall hits
system.cpu3.dcache.overall_hits::total         196885                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1673                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1673                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1673                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    414931184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    414931184                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    414931184                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    414931184                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    414931184                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    414931184                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       161447                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       161447                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        37111                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        37111                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       198558                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       198558                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       198558                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       198558                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010363                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008426                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008426                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008426                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008426                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 248016.248655                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 248016.248655                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 248016.248655                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 248016.248655                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 248016.248655                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 248016.248655                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu3.dcache.writebacks::total               48                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1200                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1200                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1200                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          473                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          473                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          473                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     92065017                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     92065017                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     92065017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     92065017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     92065017                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     92065017                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002382                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002382                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002382                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002382                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 194640.627907                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 194640.627907                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 194640.627907                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 194640.627907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 194640.627907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 194640.627907                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.608281                       # Cycle average of tags in use
system.cpu4.icache.total_refs               747245674                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1503512.422535                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.608281                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023411                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795847                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118397                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118397                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118397                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118397                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118397                       # number of overall hits
system.cpu4.icache.overall_hits::total         118397                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8022648                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8022648                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8022648                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8022648                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8022648                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8022648                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118416                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118416                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118416                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118416                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 422244.631579                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 422244.631579                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 422244.631579                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 422244.631579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 422244.631579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 422244.631579                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6653460                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6653460                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6653460                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6653460                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6653460                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6653460                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       443564                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       443564                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       443564                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       443564                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       443564                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       443564                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   475                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117746935                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              161076.518468                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.641021                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.358979                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.619691                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.380309                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        81568                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          81568                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68325                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68325                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          175                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          158                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       149893                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          149893                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       149893                       # number of overall hits
system.cpu4.dcache.overall_hits::total         149893                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1644                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          116                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1760                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1760                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    344788859                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    344788859                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     51800657                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     51800657                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    396589516                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    396589516                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    396589516                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    396589516                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        83212                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        83212                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151653                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151653                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151653                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151653                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019757                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019757                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001695                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001695                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011605                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011605                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011605                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011605                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 209725.583333                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 209725.583333                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 446557.387931                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 446557.387931                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 225334.952273                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 225334.952273                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 225334.952273                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 225334.952273                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       805868                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 268622.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu4.dcache.writebacks::total              201                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1169                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          116                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1285                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1285                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          475                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          475                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     76875081                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     76875081                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     76875081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     76875081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     76875081                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     76875081                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003132                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003132                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 161842.275789                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 161842.275789                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.413490                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765689509                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374666.982047                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.413490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021496                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113492                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113492                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113492                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113492                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113492                       # number of overall hits
system.cpu5.icache.overall_hits::total         113492                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           19                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           19                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           19                       # number of overall misses
system.cpu5.icache.overall_misses::total           19                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8836044                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8836044                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8836044                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8836044                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8836044                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8836044                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113511                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113511                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113511                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113511                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 465054.947368                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 465054.947368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 465054.947368                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7147224                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7147224                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7147224                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       510516                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       510516                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       510516                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   753                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287969501                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              285400.892963                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.068092                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.931908                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.398703                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.601297                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       291069                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         291069                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       158606                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        158606                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           78                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       449675                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          449675                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       449675                       # number of overall hits
system.cpu5.dcache.overall_hits::total         449675                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2725                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2725                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2725                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2725                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2725                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2725                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    708679337                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    708679337                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    708679337                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    708679337                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    708679337                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    708679337                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 260065.811743                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 260065.811743                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 260065.811743                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 260065.811743                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 260065.811743                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 260065.811743                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu5.dcache.writebacks::total              186                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1972                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1972                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          753                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    180687549                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    180687549                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    180687549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    180687549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    180687549                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    180687549                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 239956.904382                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               556.412705                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765689132                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1374666.305206                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.412705                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021495                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891687                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       113115                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         113115                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       113115                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          113115                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       113115                       # number of overall hits
system.cpu6.icache.overall_hits::total         113115                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8795387                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8795387                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8795387                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8795387                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8795387                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8795387                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       113134                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       113134                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       113134                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       113134                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       113134                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       113134                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000168                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000168                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 462915.105263                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 462915.105263                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 462915.105263                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 462915.105263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 462915.105263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 462915.105263                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7073712                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7073712                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7073712                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7073712                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7073712                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7073712                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 505265.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 505265.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 505265.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 505265.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 505265.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 505265.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   754                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287966150                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1010                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs                    285115                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   102.117899                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   153.882101                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.398898                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.601102                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       288833                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         288833                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       157491                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        157491                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           78                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           76                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       446324                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          446324                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       446324                       # number of overall hits
system.cpu6.dcache.overall_hits::total         446324                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2735                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2735                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2735                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2735                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2735                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    737714087                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    737714087                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    737714087                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    737714087                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    737714087                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    737714087                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       291568                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       291568                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       157491                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       157491                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       449059                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       449059                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       449059                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       449059                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009380                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009380                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006091                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006091                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006091                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006091                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 269730.927605                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 269730.927605                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 269730.927605                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 269730.927605                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 269730.927605                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 269730.927605                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu6.dcache.writebacks::total              186                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1981                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1981                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1981                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1981                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1981                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1981                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          754                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          754                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          754                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    186517396                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    186517396                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    186517396                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    186517396                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    186517396                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    186517396                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001679                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001679                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001679                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001679                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 247370.551724                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 247370.551724                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 247370.551724                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 247370.551724                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 247370.551724                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 247370.551724                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.467792                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750397910                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494816.553785                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.467792                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019980                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803634                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       105460                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         105460                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       105460                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          105460                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       105460                       # number of overall hits
system.cpu7.icache.overall_hits::total         105460                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5413800                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5413800                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5413800                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5413800                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5413800                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5413800                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       105476                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       105476                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       105476                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       105476                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       105476                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       105476                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 338362.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 338362.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 338362.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 338362.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 338362.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 338362.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4742465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4742465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4742465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4742465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4742465                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4742465                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       364805                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       364805                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       364805                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       364805                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       364805                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       364805                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   927                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125055757                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1183                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              105710.699070                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   179.686360                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    76.313640                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.701900                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.298100                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79763                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79763                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        64259                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         64259                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          131                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          128                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       144022                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          144022                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       144022                       # number of overall hits
system.cpu7.dcache.overall_hits::total         144022                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2158                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          404                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          404                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2562                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2562                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2562                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2562                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    691943133                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    691943133                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    203179601                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    203179601                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    895122734                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    895122734                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    895122734                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    895122734                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        81921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        81921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        64663                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        64663                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146584                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146584                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146584                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146584                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026342                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026342                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006248                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006248                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017478                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017478                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017478                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017478                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 320640.932808                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 320640.932808                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 502919.804455                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 502919.804455                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 349384.361436                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 349384.361436                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 349384.361436                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 349384.361436                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          471                       # number of writebacks
system.cpu7.dcache.writebacks::total              471                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1276                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          359                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          359                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1635                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1635                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           45                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          927                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    259639644                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    259639644                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     23085542                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     23085542                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    282725186                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    282725186                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    282725186                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    282725186                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 294376.013605                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 294376.013605                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 513012.044444                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 513012.044444                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 304989.413161                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 304989.413161                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 304989.413161                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 304989.413161                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
