{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508228306305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508228306310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 02:18:26 2017 " "Processing started: Tue Oct 17 02:18:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508228306310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228306310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228306311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508228306727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508228306727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemInst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeifd.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeifd.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipede.v 1 1 " "Found 1 design units, including 1 entities, in source file pipede.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipewb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipewb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(128) " "Verilog HDL Declaration information at CPU.v(128): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508228316270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(129) " "Verilog HDL Declaration information at CPU.v(129): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508228316271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloespecial.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloespecial.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloEsp " "Found entity 1: ModuloEsp" {  } { { "ModuloEspecial.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ModuloEspecial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316276 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1508228316277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diseño.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diseño.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Diseño " "Found entity 1: Diseño" {  } { { "Diseño.bdf" "" { Schematic "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Diseño.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpudiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDiagram " "Found entity 1: CPUDiagram" {  } { { "CPUDiagram.bdf" "" { Schematic "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPUDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.v 1 1 " "Found 1 design units, including 1 entities, in source file prueba.v" { { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/prueba.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdatos.v 1 1 " "Found 1 design units, including 1 entities, in source file memdatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDatos " "Found entity 1: MemDatos" {  } { { "MemDatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemDatos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdatos.v 1 1 " "Found 1 design units, including 1 entities, in source file romdatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDatos " "Found entity 1: RomDatos" {  } { { "RomDatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RomDatos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebamodulo.v 1 1 " "Found 1 design units, including 1 entities, in source file pruebamodulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PruebaModulo " "Found entity 1: PruebaModulo" {  } { { "PruebaModulo.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PruebaModulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crtlMuxDirB CPU.v(219) " "Verilog HDL Implicit Net warning at CPU.v(219): created implicit net for \"crtlMuxDirB\"" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteMemEMOUT CPU.v(251) " "Verilog HDL Implicit Net warning at CPU.v(251): created implicit net for \"WriteMemEMOUT\"" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DirMemCargaEMOUT CPU.v(251) " "Verilog HDL Implicit Net warning at CPU.v(251): created implicit net for \"DirMemCargaEMOUT\"" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PruebaModulo.v(16) " "Verilog HDL Instantiation warning at PruebaModulo.v(16): instance has no name" {  } { { "PruebaModulo.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PruebaModulo.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1508228316291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508228316351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:DIV1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:DIV1\"" {  } { { "Tester.v" "DIV1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508228316353 "|Tester|clock_divider:DIV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Tester.v" "cpu" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|PC:pc\"" {  } { { "CPU.v" "pc" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 CPU:cpu\|Mux4x1:MuxDireccionPC " "Elaborating entity \"Mux4x1\" for hierarchy \"CPU:cpu\|Mux4x1:MuxDireccionPC\"" {  } { { "CPU.v" "MuxDireccionPC" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst CPU:cpu\|MemInst:memInst " "Elaborating entity \"MemInst\" for hierarchy \"CPU:cpu\|MemInst:memInst\"" {  } { { "CPU.v" "memInst" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "altsyncram_component" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228316401 ""}  } { { "MemInst.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228316401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228316496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228316496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228316496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228318016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6bf1.tdf" "rden_decode" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_6bf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228318061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_6bf1.tdf" "mux2" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_6bf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeIFD CPU:cpu\|PipeIFD:pipeIFD " "Elaborating entity \"PipeIFD\" for hierarchy \"CPU:cpu\|PipeIFD:pipeIFD\"" {  } { { "CPU.v" "pipeIFD" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:cpu\|Adder:pcplus4 " "Elaborating entity \"Adder\" for hierarchy \"CPU:cpu\|Adder:pcplus4\"" {  } { { "CPU.v" "pcplus4" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:unidadControl " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:unidadControl\"" {  } { { "CPU.v" "unidadControl" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 CPU:cpu\|Mux2x1:muxDirRegB " "Elaborating entity \"Mux2x1\" for hierarchy \"CPU:cpu\|Mux2x1:muxDirRegB\"" {  } { { "CPU.v" "muxDirRegB" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank CPU:cpu\|RegisterBank:registerBank " "Elaborating entity \"RegisterBank\" for hierarchy \"CPU:cpu\|RegisterBank:registerBank\"" {  } { { "CPU.v" "registerBank" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeDE CPU:cpu\|PipeDE:pipeDE " "Elaborating entity \"PipeDE\" for hierarchy \"CPU:cpu\|PipeDE:pipeDE\"" {  } { { "CPU.v" "pipeDE" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "CPU.v" "alu" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318088 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508228318090 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(18) " "Inferred latch for \"Flags\[0\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318090 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(18) " "Inferred latch for \"Flags\[1\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318090 "|CPU|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeEM CPU:cpu\|PipeEM:pipeEm " "Elaborating entity \"PipeEM\" for hierarchy \"CPU:cpu\|PipeEM:pipeEm\"" {  } { { "CPU.v" "pipeEm" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDatos CPU:cpu\|MemDatos:memDatos " "Elaborating entity \"MemDatos\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\"" {  } { { "CPU.v" "memDatos" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\"" {  } { { "MemDatos.v" "altsyncram_component" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemDatos.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\"" {  } { { "MemDatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemDatos.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228318110 ""}  } { { "MemDatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/MemDatos.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228318110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rhn1 " "Found entity 1: altsyncram_rhn1" {  } { { "db/altsyncram_rhn1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_rhn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228318167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rhn1 CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_rhn1:auto_generated " "Elaborating entity \"altsyncram_rhn1\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_rhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228318216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_rhn1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_rhn1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_rhn1.tdf" "decode3" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_rhn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228318263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_rhn1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_rhn1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_rhn1.tdf" "mux2" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_rhn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeWB CPU:cpu\|PipeWB:pipeWB " "Elaborating entity \"PipeWB\" for hierarchy \"CPU:cpu\|PipeWB:pipeWB\"" {  } { { "CPU.v" "pipeWB" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:sevenSegs1 " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:sevenSegs1\"" {  } { { "Tester.v" "sevenSegs1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/Tester.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228318274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(9) " "Verilog HDL assignment warning at seven_segments.v(9): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(10) " "Verilog HDL assignment warning at seven_segments.v(10): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(11) " "Verilog HDL assignment warning at seven_segments.v(11): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unidad seven_segments.v(12) " "Verilog HDL Always Construct warning at seven_segments.v(12): variable \"unidad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(12) " "Verilog HDL Case Statement warning at seven_segments.v(12): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal seven_segments.v(24) " "Verilog HDL Always Construct warning at seven_segments.v(24): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(24) " "Verilog HDL Case Statement warning at seven_segments.v(24): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "centena seven_segments.v(36) " "Verilog HDL Always Construct warning at seven_segments.v(36): variable \"centena\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(36) " "Verilog HDL Case Statement warning at seven_segments.v(36): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven_Segs seven_segments.v(8) " "Verilog HDL Always Construct warning at seven_segments.v(8): inferring latch(es) for variable \"seven_Segs\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[0\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[0\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[1\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[1\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[2\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[2\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[3\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[3\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[4\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[4\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[5\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[5\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[6\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[6\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[7\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[7\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[8\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[8\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318276 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[9\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[9\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[10\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[10\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[11\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[11\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[12\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[12\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[13\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[13\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[14\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[14\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[15\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[15\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[16\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[16\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[17\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[17\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[18\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[18\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[19\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[19\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[20\] seven_segments.v(8) " "Inferred latch for \"seven_Segs\[20\]\" at seven_segments.v(8)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228318277 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[31\] " "Net \"CPU:cpu\|DatoOutMem\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[31\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[30\] " "Net \"CPU:cpu\|DatoOutMem\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[30\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[29\] " "Net \"CPU:cpu\|DatoOutMem\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[29\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[28\] " "Net \"CPU:cpu\|DatoOutMem\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[28\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[27\] " "Net \"CPU:cpu\|DatoOutMem\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[27\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[26\] " "Net \"CPU:cpu\|DatoOutMem\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[26\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[25\] " "Net \"CPU:cpu\|DatoOutMem\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[25\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[24\] " "Net \"CPU:cpu\|DatoOutMem\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[24\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[23\] " "Net \"CPU:cpu\|DatoOutMem\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[23\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[22\] " "Net \"CPU:cpu\|DatoOutMem\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[22\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[21\] " "Net \"CPU:cpu\|DatoOutMem\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[21\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[20\] " "Net \"CPU:cpu\|DatoOutMem\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[20\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[19\] " "Net \"CPU:cpu\|DatoOutMem\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[19\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[18\] " "Net \"CPU:cpu\|DatoOutMem\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[18\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[17\] " "Net \"CPU:cpu\|DatoOutMem\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[17\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[16\] " "Net \"CPU:cpu\|DatoOutMem\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[16\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[15\] " "Net \"CPU:cpu\|DatoOutMem\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[15\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[14\] " "Net \"CPU:cpu\|DatoOutMem\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[14\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[13\] " "Net \"CPU:cpu\|DatoOutMem\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[13\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[12\] " "Net \"CPU:cpu\|DatoOutMem\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[12\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[11\] " "Net \"CPU:cpu\|DatoOutMem\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[11\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[10\] " "Net \"CPU:cpu\|DatoOutMem\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[10\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[9\] " "Net \"CPU:cpu\|DatoOutMem\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[9\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DatoOutMem\[8\] " "Net \"CPU:cpu\|DatoOutMem\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DatoOutMem\[8\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[31\] " "Net \"CPU:cpu\|DireccionIFDOUT\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[31\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[30\] " "Net \"CPU:cpu\|DireccionIFDOUT\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[30\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[29\] " "Net \"CPU:cpu\|DireccionIFDOUT\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[29\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[28\] " "Net \"CPU:cpu\|DireccionIFDOUT\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[28\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[27\] " "Net \"CPU:cpu\|DireccionIFDOUT\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[27\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[26\] " "Net \"CPU:cpu\|DireccionIFDOUT\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[26\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[25\] " "Net \"CPU:cpu\|DireccionIFDOUT\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[25\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[24\] " "Net \"CPU:cpu\|DireccionIFDOUT\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[24\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[23\] " "Net \"CPU:cpu\|DireccionIFDOUT\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[23\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[22\] " "Net \"CPU:cpu\|DireccionIFDOUT\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[22\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[21\] " "Net \"CPU:cpu\|DireccionIFDOUT\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[21\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[20\] " "Net \"CPU:cpu\|DireccionIFDOUT\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[20\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[19\] " "Net \"CPU:cpu\|DireccionIFDOUT\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[19\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[18\] " "Net \"CPU:cpu\|DireccionIFDOUT\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[18\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[17\] " "Net \"CPU:cpu\|DireccionIFDOUT\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[17\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[16\] " "Net \"CPU:cpu\|DireccionIFDOUT\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[16\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/CPU.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508228318547 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1508228318547 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0 " "Inferred RAM node \"CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1508228319328 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508228319973 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1508228319973 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508228319973 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Mod0\"" {  } { { "output_files/seven_segments.v" "Mod0" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508228319975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Mod1\"" {  } { { "output_files/seven_segments.v" "Mod1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508228319975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Div0\"" {  } { { "output_files/seven_segments.v" "Div0" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508228319975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Mod2\"" {  } { { "output_files/seven_segments.v" "Mod2" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508228319975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Div1\"" {  } { { "output_files/seven_segments.v" "Div1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508228319975 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508228319975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0 " "Elaborated megafunction instantiation \"CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228320001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0 " "Instantiated megafunction \"CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228320002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/altsyncram_u2n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Mod0\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228320068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Mod0 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320068 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228320068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Mod1\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228320168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Mod1 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320168 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228320168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Div0\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228320231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320232 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228320232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Div1\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228320287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508228320287 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508228320287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508228320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228320376 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508228320866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[0\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[1\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[2\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[3\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[4\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[5\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[6\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[5\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[7\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[8\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320945 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[9\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[10\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[11\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[12\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[13\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[14\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[15\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[16\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[17\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[18\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[19\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[20\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320946 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/seven_segments.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:alu\|Flags\[1\] " "Latch CPU:cpu\|ALU:alu\|Flags\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|PipeDE:pipeDE\|ValATMP\[31\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|PipeDE:pipeDE\|ValATMP\[31\]" {  } { { "PipeDE.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PipeDE.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320947 ""}  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:alu\|Flags\[0\] " "Latch CPU:cpu\|ALU:alu\|Flags\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|PipeDE:pipeDE\|ValBTMP\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|PipeDE:pipeDE\|ValBTMP\[0\]" {  } { { "PipeDE.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/PipeDE.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508228320947 ""}  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508228320947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508228322777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508228324742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/Process1.map.smsg " "Generated suppressed messages file D:/Proyectos/Proyecto1_Arqui_I/Procesador32bits/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228324958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508228325340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508228325340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3902 " "Implemented 3902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508228325685 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508228325685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3526 " "Implemented 3526 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508228325685 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508228325685 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1508228325685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508228325685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508228325735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 02:18:45 2017 " "Processing ended: Tue Oct 17 02:18:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508228325735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508228325735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508228325735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508228325735 ""}
