INFO: [XOCC 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:bd.disablePrefixForFaasIntf=1
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]   Target platform: /proj/xbuilds/2018.2_released/internal_platforms/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx_aws-vu9p-f1-04261818_dynamic_5_0
INFO: [XOCC 60-825] xocc command line options for sdx_link are --xo xclbin/Filter2DKernel.hw.xo --nk Filter2DKernel:1 -keep 
using /proj/xbuilds/released/2018.2/GA/2018.2_0614_1954/internal_platforms/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm
extracting xo v3 file /home/tbollaer/Work/aws-tests/filter2d/v5/xclbin/Filter2DKernel.hw.xo
Creating IP database /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/link/sys_link/_sds/.cdb/xd_ip_db.xml
processing accelerators: /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/link/sys_link/iprepo/xilinx_com_hls_Filter2DKernel_1_0
ip_dir: /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/link/sys_link/iprepo/xilinx_com_hls_Filter2DKernel_1_0
/proj/xbuilds/released/2018.2/GA/2018.2_0614_1954/installs/lin64/SDx/2018.2/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /proj/xbuilds/released/2018.2/GA/2018.2_0614_1954/installs/lin64/SDx/2018.2/scripts/xdcc/xpathValueOf.xsl /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/link/sys_link/iprepo/xilinx_com_hls_Filter2DKernel_1_0/component.xml
ip_name: Filter2DKernel
Creating apsys_0.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: Filter2DKernel, num: 1, inst(0): Filter2DKernel_1

Creating dr.bd.tcl
INFO: [CF2XD 83-2203] Adding accelerator adapters...
INFO: [CF2XD 83-2200] Adding axi_interconnects...
INFO: [CF2XD 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2XD 83-2202] Adding axi_dwidth_converters...
INFO: [CF2XD 83-2208] Adding bus connections for logical connections...
INFO: [CF2XD 83-2205] Adding clock connections...
INFO: [CF2XD 83-2206] Adding reset connections...
INFO: [XOCC 60-812] xocc command line options for vpl are --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:bd.disablePrefixForFaasIntf=1 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} -t hw -f xilinx_aws-vu9p-f1-04261818_dynamic_5_0 --nk Filter2DKernel:1 --xp param:compiler.enablePerformanceTrace=1 --xp misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --xp param:compiler.enableRunInBitstreamGeneration=1 -s 

****** vpl v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [VPL 60-839] Read in kernel information from file '/home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1-04261818_dynamic_5_0
INFO: [VPL 60-1032] Extracting DSA to /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/link/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[22:57:47] Block-level synthesis in progress, 0 of 8 jobs complete, 7 jobs running.
[22:58:50] Block-level synthesis in progress, 0 of 8 jobs complete, 7 jobs running.
[22:59:55] Block-level synthesis in progress, 2 of 8 jobs complete, 5 jobs running.
[23:01:00] Block-level synthesis in progress, 4 of 8 jobs complete, 3 jobs running.
[23:02:08] Block-level synthesis in progress, 5 of 8 jobs complete, 2 jobs running.
[23:03:16] Block-level synthesis in progress, 5 of 8 jobs complete, 2 jobs running.
[23:04:23] Block-level synthesis in progress, 6 of 8 jobs complete, 2 jobs running.
[23:05:30] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[23:06:37] Block-level synthesis in progress, 8 of 8 jobs complete, 0 jobs running.
[23:07:43] Top-level synthesis in progress.
[23:08:49] Top-level synthesis in progress.
[23:09:56] Top-level synthesis in progress.
[23:11:02] Top-level synthesis in progress.
[23:12:09] Block-level synthesis in progress, 9 of 8 jobs complete, 0 jobs running.
[23:21:20] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 29m 19s 

[23:21:20] Starting logic optimization..
[23:22:19] Phase 1 Retarget
[23:22:39] Phase 2 Constant propagation
[23:22:46] Phase 3 Sweep
[23:23:23] Phase 4 BUFG optimization
[23:23:44] Phase 5 Shift Register Optimization
[23:24:12] Phase 6 Post Processing Netlist
[23:25:36] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 16s 

[23:25:36] Starting logic placement..
[23:26:40] Phase 1 Placer Initialization
[23:26:40] Phase 1.1 Placer Initialization Netlist Sorting
[23:29:25] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:31:03] Phase 1.3 Build Placer Netlist Model
[23:33:31] Phase 1.4 Constrain Clocks/Macros
[23:33:38] Phase 2 Global Placement
[23:33:44] Phase 2.1 Floorplanning
[23:44:38] Phase 2.2 Physical Synthesis In Placer
[23:46:20] Phase 3 Detail Placement
[23:46:29] Phase 3.1 Commit Multi Column Macros
[23:46:34] Phase 3.2 Commit Most Macros & LUTRAMs
[23:46:47] Phase 3.3 Area Swap Optimization
[23:47:00] Phase 3.4 Pipeline Register Optimization
[23:47:06] Phase 3.5 IO Cut Optimizer
[23:47:06] Phase 3.6 Timing Path Optimizer
[23:47:12] Phase 3.7 Fast Optimization
[23:47:24] Phase 3.8 Small Shape Clustering
[23:47:38] Phase 3.9 DP Optimization
[23:50:18] Phase 3.10 Flow Legalize Slice Clusters
[23:50:24] Phase 3.11 Slice Area Swap
[23:50:44] Phase 3.12 Commit Slice Clusters
[23:50:56] Phase 3.13 Place Remaining
[23:50:56] Phase 3.14 Re-assign LUT pins
[23:51:15] Phase 3.15 Pipeline Register Optimization
[23:51:15] Phase 3.16 Fast Optimization
[23:52:18] Phase 4 Post Placement Optimization and Clean-Up
[23:52:18] Phase 4.1 Post Commit Optimization
[23:53:26] Phase 4.1.1 Post Placement Optimization
[23:53:26] Phase 4.1.1.1 BUFG Insertion
[23:54:56] Phase 4.1.1.2 Replication
[23:55:15] Phase 4.2 Post Placement Cleanup
[23:57:23] Phase 4.3 Placer Reporting
[23:57:36] Phase 4.4 Final Placement Cleanup
[23:59:18] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 33m 41s 

[23:59:18] Starting logic routing..
[00:00:35] Phase 1 Build RT Design
[00:03:46] Phase 2 Router Initialization
[00:03:46] Phase 2.1 Fix Topology Constraints
[00:03:53] Phase 2.2 Pre Route Cleanup
[00:04:12] Phase 2.3 Global Clock Net Routing
[00:04:35] Phase 2.4 Update Timing
[00:06:38] Phase 2.5 Update Timing for Bus Skew
[00:06:38] Phase 2.5.1 Update Timing
[00:07:29] Phase 3 Initial Routing
[00:08:44] Phase 4 Rip-up And Reroute
[00:08:44] Phase 4.1 Global Iteration 0
[00:14:06] Phase 4.2 Global Iteration 1
[00:15:21] Phase 4.3 Global Iteration 2
[00:16:41] Phase 5 Delay and Skew Optimization
[00:16:41] Phase 5.1 Delay CleanUp
[00:16:41] Phase 5.1.1 Update Timing
[00:17:43] Phase 5.2 Clock Skew Optimization
[00:17:56] Phase 6 Post Hold Fix
[00:17:56] Phase 6.1 Hold Fix Iter
[00:17:56] Phase 6.1.1 Update Timing
[00:19:15] Phase 7 Leaf Clock Prog Delay Opt
[00:20:19] Phase 8 Route finalize
[00:20:26] Phase 9 Verifying routed nets
[00:20:33] Phase 10 Depositing Routes
[00:21:13] Phase 11 Post Router Timing
[00:21:23] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 22m 04s 

[00:21:23] Starting bitstream generation..

INFO: [XOCC 60-991] clock name 'clk_extra_b0' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clk_extra_c0' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clk_main_a0' (clock ID '') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
INFO: [XOCC 60-244] Generating system estimate report...
INFO: [XOCC 60-1092] Generated system estimate report: /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.1k.hw/reports/link/system_estimate_fpga.1k.hw.xtxt
INFO: [XOCC 60-586] Created /home/tbollaer/Work/aws-tests/filter2d/v5/xclbin/top_sp.ltx
INFO: [XOCC 60-586] Created xclbin/fpga.1k.hw.xclbin
INFO: [XOCC 60-791] Total elapsed time: 1h 38m 47s
