// Seed: 1037924276
`define pp_6 0
module module_0 (
    output reg id_0,
    input id_1,
    output id_2,
    output reg id_3,
    input id_4,
    input id_5
);
  assign id_3 = 1'b0;
  reg id_6;
  type_13(
      id_7, 1
  );
  always @(posedge id_1 * id_7) begin
    if (1'b0) id_3 <= id_6;
  end
  initial begin
    if (1) begin
      id_0 <= id_6;
    end else id_0 <= 1'b0;
  end
  assign id_2 = id_7 == id_1 ? id_5 : id_6;
  logic id_8;
  logic id_9;
endmodule
