

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa'
================================================================
* Date:           Thu Sep  4 02:17:12 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convSNN_fc2
* Solution:       solution_fc2
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.121 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sf_1 = alloca i32"   --->   Operation 5 'alloca' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%nf_0 = alloca i32"   --->   Operation 6 'alloca' 'nf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %reps)"   --->   Operation 9 'read' 'reps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln147 = shl i32 %reps_read, 3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 10 'shl' 'shl_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "store i32 0, i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "store i32 0, i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br label %1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.99ns)   --->   "%icmp_ln147 = icmp eq i32 %i_0, %shl_ln147" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 15 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%i = add i32 %i_0, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %2, label %hls_label_0_begin" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%nf_0_load_1 = load i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 18 'load' 'nf_0_load_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln150 = icmp eq i32 %nf_0_load_1, 0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 19 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %_ifconv, label %_ifconv1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 20 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf_1_load = load i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 21 'load' 'sf_1_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.01ns)   --->   "%sf = add i32 %sf_1_load, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 22 'add' 'sf' <Predicate = (!icmp_ln147)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.99ns)   --->   "%icmp_ln197 = icmp eq i32 %sf, 8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 23 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0, label %_ifconv1.hls_label_0_end_crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 24 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "store i32 %sf, i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 25 'store' <Predicate = (!icmp_ln147 & !icmp_ln197)> <Delay = 0.65>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%nf_0_load = load i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 26 'load' 'nf_0_load' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%nf = add i32 %nf_0_load, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 27 'add' 'nf' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.44ns)   --->   "%select_ln212 = select i1 %icmp_ln150, i32 0, i32 %nf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 28 'select' 'select_ln212' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "store i32 %select_ln212, i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 29 'store' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.65>
ST_2 : Operation 30 [1/1] (0.65ns)   --->   "store i32 0, i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 30 'store' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:148]   --->   Operation 32 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.83ns)   --->   "%tmp_V_1_0 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:152]   --->   Operation 33 'read' 'tmp_V_1_0' <Predicate = (icmp_ln150)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %_ifconv1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:155]   --->   Operation 34 'br' <Predicate = (icmp_ln150)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 35 'br' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %out_V_V, i5 undef)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207]   --->   Operation 36 'write' <Predicate = (icmp_ln197)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 37 'br' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:217]   --->   Operation 38 'specregionend' 'empty_6' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 39 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:218]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('sf') [4]  (0 ns)
	'store' operation ('store_ln147', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) of constant 0 on local variable 'sf' [11]  (0.656 ns)

 <State 2>: 2.12ns
The critical path consists of the following:
	'load' operation ('nf_0_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212) on local variable 'nf_0' [36]  (0 ns)
	'add' operation ('nf', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212) [38]  (1.02 ns)
	'select' operation ('select_ln212', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212) [39]  (0.449 ns)
	'store' operation ('store_ln216', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216) of variable 'select_ln212', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212 on local variable 'nf_0' [40]  (0.656 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:152) [25]  (1.84 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
