# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../final_exercise.srcs/sim_1/new/system_a_test.vhd" \

# Do not sort compile order
nosort
