\documentclass[twoside]{book}

% Packages required by doxygen
\usepackage{calc}
\usepackage{doxygen}
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\usepackage{textcomp}
\usepackage[table]{xcolor}

% Font selection
\usepackage[T1]{fontenc}
\usepackage{mathptmx}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}

% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\setlength{\parskip}{0.2cm}
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated on Wed Sep 25 2013 16\-:02\-:29 for Timing\-Analysis by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated on Wed Sep 25 2013 16\-:02\-:29 for Timing\-Analysis by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

% Hyperlinks (required, but should be loaded last)
\usepackage{ifpdf}
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \usepackage[ps2pdf,pagebackref=true]{hyperref}
\fi
\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}


%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false}
\pagenumbering{roman}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large Timing\-Analysis }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.5}\\
\vspace*{0.5cm}
{\small Wed Sep 25 2013 16:02:29}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{Main Page}
\label{index}\hypertarget{index}{}\input{index}
\chapter{Hierarchical Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{Class Documentation}
\input{structSpefNetISPD2013_1_1Capacitor}
\input{classCircuit__Netlist}
\input{classDesign__Constraints}
\input{classTiming__Analysis_1_1Edge}
\input{structIF}
\input{structIF_3_01false_00_01ThenType_00_01ElseType_01_4}
\input{structLibertyCellInfo}
\input{classLibertyLibrary}
\input{structLibertyLookupTable}
\input{classLibertyLookupTableInterpolator}
\input{classLibertyParser}
\input{structLibertyPinInfo}
\input{structLibertyTimingInfo}
\input{classLinearLibertyLookupTableInterpolator}
\input{structCircuit__Netlist_1_1Logic__Gate}
\input{classLumpedCapacitanceWireDelayModel}
\input{classTiming__Analysis_1_1Multi__Fanout__Edge}
\input{structCircuit__Netlist_1_1Net}
\input{structSpefNetISPD2013_1_1Node}
\input{classstd_1_1numeric__limits_3_01Transitions_3_01double_01_4_01_4}
\input{classTiming__Analysis_1_1Option}
\input{classParser}
\input{structPrime__Time__Output__Parser_1_1Pin__Timing}
\input{structPrime__Time__Output__Parser_1_1Port__Timing}
\input{classPrime__Time__Output__Parser_1_1Prime__Time__Output}
\input{classPrime__Time__Output__Parser}
\input{classRCTreeWireDelayModel}
\input{structSpefNetISPD2013_1_1Resistor}
\input{classSDCParser}
\input{classTiming__Analysis_1_1Single__Fanout__Edge}
\input{structCircuit__Netlist_1_1Sink}
\input{classSpefNetISPD2012}
\input{classSpefNetISPD2013}
\input{classSpefParserISPD2012}
\input{classSpefParserISPD2013}
\input{classTimerInterface}
\input{classTiming__Analysis_1_1Timing__Analysis}
\input{classTiming__Analysis_1_1Timing__Arc}
\input{classTiming__Analysis_1_1Timing__Net}
\input{classTiming__Analysis_1_1Timing__Point}
\input{classTraits}
\input{classTransitions}
\input{classVerilogParser}
\input{classWireDelayModel}
%--- End generated contents ---

% Index
\newpage
\phantomsection
\addcontentsline{toc}{part}{Index}
\printindex

\end{document}
