
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000153bc  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08015548  08015548  00016548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015aa0  08015aa0  0001718c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015aa0  08015aa0  00016aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015aa8  08015aa8  0001718c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015aa8  08015aa8  00016aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015aac  08015aac  00016aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  08015ab0  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001718c  2**0
                  CONTENTS
 10 .bss          00006844  2000018c  2000018c  0001718c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200069d0  200069d0  0001718c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001718c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f074  00000000  00000000  000171bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b8a  00000000  00000000  00036230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a80  00000000  00000000  0003adc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001475  00000000  00000000  0003c840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000250bc  00000000  00000000  0003dcb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000241e7  00000000  00000000  00062d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cab58  00000000  00000000  00086f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  00151ab0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000778c  00000000  00000000  00151b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001592c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000018c 	.word	0x2000018c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801552c 	.word	0x0801552c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000190 	.word	0x20000190
 80001c4:	0801552c 	.word	0x0801552c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f852 	bl	800113c <pwm_start>
    pwm_start(&led->g_pwm);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	330c      	adds	r3, #12
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f84d 	bl	800113c <pwm_start>
    pwm_start(&led->b_pwm);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3318      	adds	r3, #24
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f848 	bl	800113c <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 80010ac:	2300      	movs	r3, #0
 80010ae:	4619      	mov	r1, r3
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 f805 	bl	80010c0 <rgb_led_set_color>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	fb02 f303 	mul.w	r3, r2, r3
 80010d6:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <rgb_led_set_color+0x78>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	09db      	lsrs	r3, r3, #7
 80010de:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	461a      	mov	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <rgb_led_set_color+0x78>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	09db      	lsrs	r3, r3, #7
 80010f4:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 80010f6:	783b      	ldrb	r3, [r7, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <rgb_led_set_color+0x78>)
 8001104:	fba2 2303 	umull	r2, r3, r2, r3
 8001108:	09db      	lsrs	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6979      	ldr	r1, [r7, #20]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 f823 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	330c      	adds	r3, #12
 800111a:	6939      	ldr	r1, [r7, #16]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f81d 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3318      	adds	r3, #24
 8001126:	68f9      	ldr	r1, [r7, #12]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f817 	bl	800115c <pwm_set_duty>
}
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	80808081 	.word	0x80808081

0800113c <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4619      	mov	r1, r3
 800114e:	4610      	mov	r0, r2
 8001150:	f005 fdda 	bl	8006d08 <HAL_TIM_PWM_Start>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	d902      	bls.n	8001176 <pwm_set_duty+0x1a>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d105      	bne.n	800118a <pwm_set_duty+0x2e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001188:	e018      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b04      	cmp	r3, #4
 8001190:	d105      	bne.n	800119e <pwm_set_duty+0x42>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800119c:	e00e      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d105      	bne.n	80011b2 <pwm_set_duty+0x56>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80011b0:	e004      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <HAL_UARTEx_RxEventCallback+0x28>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d104      	bne.n	80011e8 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 80011de:	887b      	ldrh	r3, [r7, #2]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fdd9 	bl	8001d98 <uart_dma_rx_event_callback>
 80011e6:	e000      	b.n	80011ea <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 80011e8:	bf00      	nop
}
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40011000 	.word	0x40011000

080011f4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_UART_ErrorCallback+0x20>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d102      	bne.n	800120c <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 8001206:	f000 ff05 	bl	8002014 <uart_dma_error_callback>
 800120a:	e000      	b.n	800120e <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 800120c:	bf00      	nop
}
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40011000 	.word	0x40011000

08001218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800121e:	f001 f895 	bl	800234c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001222:	f000 f853 	bl	80012cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001226:	f000 fa07 	bl	8001638 <MX_GPIO_Init>
  MX_DMA_Init();
 800122a:	f000 f9e5 	bl	80015f8 <MX_DMA_Init>
  MX_FATFS_Init();
 800122e:	f009 f8b7 	bl	800a3a0 <MX_FATFS_Init>
  MX_TIM2_Init();
 8001232:	f000 f92d 	bl	8001490 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001236:	f000 f8c7 	bl	80013c8 <MX_I2C1_Init>
  MX_SPI2_Init();
 800123a:	f000 f8f3 	bl	8001424 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800123e:	f000 f9b1 	bl	80015a4 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8001242:	f000 f8ad 	bl	80013a0 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001246:	f00b f943 	bl	800c4d0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 800124a:	f000 fd8d 	bl	8001d68 <initialize_uart_dma>
  initialize_MFX_orientation(MFX_ENGINE_6X);
 800124e:	2000      	movs	r0, #0
 8001250:	f000 fa70 	bl	8001734 <initialize_MFX_orientation>

  rgb_led_start(&status_led);
 8001254:	4818      	ldr	r0, [pc, #96]	@ (80012b8 <main+0xa0>)
 8001256:	f7ff ff17 	bl	8001088 <rgb_led_start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (uart_dma_is_data_ready()) {
 800125a:	f000 fef7 	bl	800204c <uart_dma_is_data_ready>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00d      	beq.n	8001280 <main+0x68>
		  uart_dma_reset_data_ready();
 8001264:	f000 fefe 	bl	8002064 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8001268:	f000 ff08 	bl	800207c <uart_dma_get_latest_packet>
 800126c:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3302      	adds	r3, #2
 8001272:	4912      	ldr	r1, [pc, #72]	@ (80012bc <main+0xa4>)
 8001274:	4618      	mov	r0, r3
 8001276:	f000 ff5f 	bl	8002138 <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_MFX_orientation(orientation_quat);
 800127a:	4811      	ldr	r0, [pc, #68]	@ (80012c0 <main+0xa8>)
 800127c:	f000 fa96 	bl	80017ac <calculate_MFX_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 8001280:	f001 f8ca 	bl	8002418 <HAL_GetTick>
 8001284:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <main+0xac>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2264      	movs	r2, #100	@ 0x64
 8001290:	4293      	cmp	r3, r2
 8001292:	d3e2      	bcc.n	800125a <main+0x42>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 8001294:	4a0c      	ldr	r2, [pc, #48]	@ (80012c8 <main+0xb0>)
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <main+0xa8>)
 8001298:	4614      	mov	r4, r2
 800129a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800129c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 80012a0:	2110      	movs	r1, #16
 80012a2:	4809      	ldr	r0, [pc, #36]	@ (80012c8 <main+0xb0>)
 80012a4:	f00b f9d2 	bl	800c64c <CDC_Transmit_FS>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1d5      	bne.n	800125a <main+0x42>
			  last_send_time = now;
 80012ae:	4a05      	ldr	r2, [pc, #20]	@ (80012c4 <main+0xac>)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	6013      	str	r3, [r2, #0]
  {
 80012b4:	e7d1      	b.n	800125a <main+0x42>
 80012b6:	bf00      	nop
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000bbc 	.word	0x20000bbc
 80012c0:	20000bf0 	.word	0x20000bf0
 80012c4:	20000bb8 	.word	0x20000bb8
 80012c8:	20000ba8 	.word	0x20000ba8

080012cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b094      	sub	sp, #80	@ 0x50
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0320 	add.w	r3, r7, #32
 80012d6:	2230      	movs	r2, #48	@ 0x30
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f012 fb72 	bl	80139c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	4b28      	ldr	r3, [pc, #160]	@ (8001398 <SystemClock_Config+0xcc>)
 80012f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f8:	4a27      	ldr	r2, [pc, #156]	@ (8001398 <SystemClock_Config+0xcc>)
 80012fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001300:	4b25      	ldr	r3, [pc, #148]	@ (8001398 <SystemClock_Config+0xcc>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	4b22      	ldr	r3, [pc, #136]	@ (800139c <SystemClock_Config+0xd0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a21      	ldr	r2, [pc, #132]	@ (800139c <SystemClock_Config+0xd0>)
 8001316:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131a:	6013      	str	r3, [r2, #0]
 800131c:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <SystemClock_Config+0xd0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001328:	2301      	movs	r3, #1
 800132a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800132c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001332:	2302      	movs	r3, #2
 8001334:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001336:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800133a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800133c:	2306      	movs	r3, #6
 800133e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001340:	23a8      	movs	r3, #168	@ 0xa8
 8001342:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001344:	2302      	movs	r3, #2
 8001346:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001348:	2307      	movs	r3, #7
 800134a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134c:	f107 0320 	add.w	r3, r7, #32
 8001350:	4618      	mov	r0, r3
 8001352:	f004 ff4f 	bl	80061f4 <HAL_RCC_OscConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800135c:	f000 f9e4 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001360:	230f      	movs	r3, #15
 8001362:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001364:	2302      	movs	r3, #2
 8001366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800136c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001372:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001376:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	2105      	movs	r1, #5
 800137e:	4618      	mov	r0, r3
 8001380:	f005 f9b0 	bl	80066e4 <HAL_RCC_ClockConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800138a:	f000 f9cd 	bl	8001728 <Error_Handler>
  }
}
 800138e:	bf00      	nop
 8001390:	3750      	adds	r7, #80	@ 0x50
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40023800 	.word	0x40023800
 800139c:	40007000 	.word	0x40007000

080013a0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <MX_CRC_Init+0x20>)
 80013a6:	4a07      	ldr	r2, [pc, #28]	@ (80013c4 <MX_CRC_Init+0x24>)
 80013a8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80013aa:	4805      	ldr	r0, [pc, #20]	@ (80013c0 <MX_CRC_Init+0x20>)
 80013ac:	f001 f975 	bl	800269a <HAL_CRC_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80013b6:	f000 f9b7 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000a04 	.word	0x20000a04
 80013c4:	40023000 	.word	0x40023000

080013c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013ce:	4a13      	ldr	r2, [pc, #76]	@ (800141c <MX_I2C1_Init+0x54>)
 80013d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013d2:	4b11      	ldr	r3, [pc, #68]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013d4:	4a12      	ldr	r2, [pc, #72]	@ (8001420 <MX_I2C1_Init+0x58>)
 80013d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 80013de:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013e0:	2240      	movs	r2, #64	@ 0x40
 80013e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013f8:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <MX_I2C1_Init+0x50>)
 8001400:	2200      	movs	r2, #0
 8001402:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001404:	4804      	ldr	r0, [pc, #16]	@ (8001418 <MX_I2C1_Init+0x50>)
 8001406:	f001 ff69 	bl	80032dc <HAL_I2C_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001410:	f000 f98a 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000a0c 	.word	0x20000a0c
 800141c:	40005400 	.word	0x40005400
 8001420:	000186a0 	.word	0x000186a0

08001424 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001428:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <MX_SPI2_Init+0x64>)
 800142a:	4a18      	ldr	r2, [pc, #96]	@ (800148c <MX_SPI2_Init+0x68>)
 800142c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800142e:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001430:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001434:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_SPI2_Init+0x64>)
 800143e:	2200      	movs	r2, #0
 8001440:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_SPI2_Init+0x64>)
 800144a:	2200      	movs	r2, #0
 800144c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001450:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001454:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001458:	2200      	movs	r2, #0
 800145a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <MX_SPI2_Init+0x64>)
 800145e:	2200      	movs	r2, #0
 8001460:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001464:	2200      	movs	r2, #0
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001468:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <MX_SPI2_Init+0x64>)
 800146a:	2200      	movs	r2, #0
 800146c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001470:	220a      	movs	r2, #10
 8001472:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	@ (8001488 <MX_SPI2_Init+0x64>)
 8001476:	f005 fb15 	bl	8006aa4 <HAL_SPI_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001480:	f000 f952 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000a60 	.word	0x20000a60
 800148c:	40003800 	.word	0x40003800

08001490 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08e      	sub	sp, #56	@ 0x38
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001496:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a4:	f107 0320 	add.w	r3, r7, #32
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
 80014bc:	615a      	str	r2, [r3, #20]
 80014be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014c0:	4b37      	ldr	r3, [pc, #220]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014c8:	4b35      	ldr	r3, [pc, #212]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ce:	4b34      	ldr	r3, [pc, #208]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 80014d4:	4b32      	ldr	r3, [pc, #200]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014d6:	22ff      	movs	r2, #255	@ 0xff
 80014d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014da:	4b31      	ldr	r3, [pc, #196]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014e0:	4b2f      	ldr	r3, [pc, #188]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014e2:	2280      	movs	r2, #128	@ 0x80
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014e6:	482e      	ldr	r0, [pc, #184]	@ (80015a0 <MX_TIM2_Init+0x110>)
 80014e8:	f005 fb65 	bl	8006bb6 <HAL_TIM_Base_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80014f2:	f000 f919 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001500:	4619      	mov	r1, r3
 8001502:	4827      	ldr	r0, [pc, #156]	@ (80015a0 <MX_TIM2_Init+0x110>)
 8001504:	f005 fd8a 	bl	800701c <HAL_TIM_ConfigClockSource>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800150e:	f000 f90b 	bl	8001728 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001512:	4823      	ldr	r0, [pc, #140]	@ (80015a0 <MX_TIM2_Init+0x110>)
 8001514:	f005 fb9e 	bl	8006c54 <HAL_TIM_PWM_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800151e:	f000 f903 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001526:	2300      	movs	r3, #0
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	4619      	mov	r1, r3
 8001530:	481b      	ldr	r0, [pc, #108]	@ (80015a0 <MX_TIM2_Init+0x110>)
 8001532:	f006 f957 	bl	80077e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800153c:	f000 f8f4 	bl	8001728 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001540:	2360      	movs	r3, #96	@ 0x60
 8001542:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	2204      	movs	r2, #4
 8001554:	4619      	mov	r1, r3
 8001556:	4812      	ldr	r0, [pc, #72]	@ (80015a0 <MX_TIM2_Init+0x110>)
 8001558:	f005 fc9e 	bl	8006e98 <HAL_TIM_PWM_ConfigChannel>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001562:	f000 f8e1 	bl	8001728 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	2208      	movs	r2, #8
 800156a:	4619      	mov	r1, r3
 800156c:	480c      	ldr	r0, [pc, #48]	@ (80015a0 <MX_TIM2_Init+0x110>)
 800156e:	f005 fc93 	bl	8006e98 <HAL_TIM_PWM_ConfigChannel>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8001578:	f000 f8d6 	bl	8001728 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800157c:	1d3b      	adds	r3, r7, #4
 800157e:	220c      	movs	r2, #12
 8001580:	4619      	mov	r1, r3
 8001582:	4807      	ldr	r0, [pc, #28]	@ (80015a0 <MX_TIM2_Init+0x110>)
 8001584:	f005 fc88 	bl	8006e98 <HAL_TIM_PWM_ConfigChannel>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 800158e:	f000 f8cb 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001592:	4803      	ldr	r0, [pc, #12]	@ (80015a0 <MX_TIM2_Init+0x110>)
 8001594:	f000 fac2 	bl	8001b1c <HAL_TIM_MspPostInit>

}
 8001598:	bf00      	nop
 800159a:	3738      	adds	r7, #56	@ 0x38
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000ab8 	.word	0x20000ab8

080015a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015a8:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015aa:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <MX_USART1_UART_Init+0x50>)
 80015ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015ca:	220c      	movs	r2, #12
 80015cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <MX_USART1_UART_Init+0x4c>)
 80015dc:	f006 f97e 	bl	80078dc <HAL_UART_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015e6:	f000 f89f 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000b00 	.word	0x20000b00
 80015f4:	40011000 	.word	0x40011000

080015f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <MX_DMA_Init+0x3c>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a0b      	ldr	r2, [pc, #44]	@ (8001634 <MX_DMA_Init+0x3c>)
 8001608:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <MX_DMA_Init+0x3c>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	203a      	movs	r0, #58	@ 0x3a
 8001620:	f001 f805 	bl	800262e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001624:	203a      	movs	r0, #58	@ 0x3a
 8001626:	f001 f81e 	bl	8002666 <HAL_NVIC_EnableIRQ>

}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800

08001638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
 8001652:	4b32      	ldr	r3, [pc, #200]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	4a31      	ldr	r2, [pc, #196]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6313      	str	r3, [r2, #48]	@ 0x30
 800165e:	4b2f      	ldr	r3, [pc, #188]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	4b2b      	ldr	r3, [pc, #172]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a2a      	ldr	r2, [pc, #168]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b28      	ldr	r3, [pc, #160]	@ (800171c <MX_GPIO_Init+0xe4>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	4b24      	ldr	r3, [pc, #144]	@ (800171c <MX_GPIO_Init+0xe4>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a23      	ldr	r2, [pc, #140]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b21      	ldr	r3, [pc, #132]	@ (800171c <MX_GPIO_Init+0xe4>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <MX_GPIO_Init+0xe4>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	4a1c      	ldr	r2, [pc, #112]	@ (800171c <MX_GPIO_Init+0xe4>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b2:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <MX_GPIO_Init+0xe4>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 80016c4:	4816      	ldr	r0, [pc, #88]	@ (8001720 <MX_GPIO_Init+0xe8>)
 80016c6:	f001 fdef 	bl	80032a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016d0:	4814      	ldr	r0, [pc, #80]	@ (8001724 <MX_GPIO_Init+0xec>)
 80016d2:	f001 fde9 	bl	80032a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 80016d6:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80016da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	480c      	ldr	r0, [pc, #48]	@ (8001720 <MX_GPIO_Init+0xe8>)
 80016f0:	f001 fc3e 	bl	8002f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 80016f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	4805      	ldr	r0, [pc, #20]	@ (8001724 <MX_GPIO_Init+0xec>)
 800170e:	f001 fc2f 	bl	8002f70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001712:	bf00      	nop
 8001714:	3728      	adds	r7, #40	@ 0x28
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40020800 	.word	0x40020800
 8001724:	40020400 	.word	0x40020400

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <Error_Handler+0x8>

08001734 <initialize_MFX_orientation>:
float current_time;
float dt;

float orientation_freq;

HAL_StatusTypeDef initialize_MFX_orientation(MFX_engine_fusionType_t engine_dof) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
	if (MOTION_FX_STATE_SIZE < MotionFX_GetStateSize()) {
 800173e:	f011 feaf 	bl	80134a0 <MotionFX_GetStateSize>
 8001742:	4603      	mov	r3, r0
 8001744:	f640 1292 	movw	r2, #2450	@ 0x992
 8001748:	4293      	cmp	r3, r2
 800174a:	d901      	bls.n	8001750 <initialize_MFX_orientation+0x1c>
		return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e025      	b.n	800179c <initialize_MFX_orientation+0x68>
	}

	MotionFX_initialize((MFXState_t*)mfxstate);
 8001750:	4814      	ldr	r0, [pc, #80]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 8001752:	f011 fea9 	bl	80134a8 <MotionFX_initialize>

	MotionFX_getKnobs(mfxstate, &knobs);
 8001756:	4914      	ldr	r1, [pc, #80]	@ (80017a8 <initialize_MFX_orientation+0x74>)
 8001758:	4812      	ldr	r0, [pc, #72]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 800175a:	f011 ffa9 	bl	80136b0 <MotionFX_getKnobs>

	// modify knobs here if needed

	MotionFX_setKnobs(mfxstate, &knobs);
 800175e:	4912      	ldr	r1, [pc, #72]	@ (80017a8 <initialize_MFX_orientation+0x74>)
 8001760:	4810      	ldr	r0, [pc, #64]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 8001762:	f011 ff59 	bl	8013618 <MotionFX_setKnobs>

	MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 8001766:	2100      	movs	r1, #0
 8001768:	480e      	ldr	r0, [pc, #56]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 800176a:	f011 ffdf 	bl	801372c <MotionFX_enable_6X>
	MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 800176e:	2100      	movs	r1, #0
 8001770:	480c      	ldr	r0, [pc, #48]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 8001772:	f011 fffb 	bl	801376c <MotionFX_enable_9X>

	if (engine_dof == MFX_ENGINE_6X) {
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d105      	bne.n	8001788 <initialize_MFX_orientation+0x54>
		MotionFX_enable_6X(mfxstate, MFX_ENGINE_ENABLE);
 800177c:	2101      	movs	r1, #1
 800177e:	4809      	ldr	r0, [pc, #36]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 8001780:	f011 ffd4 	bl	801372c <MotionFX_enable_6X>
		return HAL_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	e009      	b.n	800179c <initialize_MFX_orientation+0x68>
	} else if (engine_dof == MFX_ENGINE_9X) {
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d105      	bne.n	800179a <initialize_MFX_orientation+0x66>
		MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 800178e:	2101      	movs	r1, #1
 8001790:	4804      	ldr	r0, [pc, #16]	@ (80017a4 <initialize_MFX_orientation+0x70>)
 8001792:	f011 ffeb 	bl	801376c <MotionFX_enable_9X>
		return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e000      	b.n	800179c <initialize_MFX_orientation+0x68>
	} else {
		return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
	}
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000c00 	.word	0x20000c00
 80017a8:	20001594 	.word	0x20001594

080017ac <calculate_MFX_orientation>:

void calculate_MFX_orientation(float* quaternion) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b09c      	sub	sp, #112	@ 0x70
 80017b0:	af02      	add	r7, sp, #8
 80017b2:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 80017b4:	f000 fe30 	bl	8002418 <HAL_GetTick>
 80017b8:	ee07 0a90 	vmov	s15, r0
 80017bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017c0:	4b4b      	ldr	r3, [pc, #300]	@ (80018f0 <calculate_MFX_orientation+0x144>)
 80017c2:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 80017c6:	4b4b      	ldr	r3, [pc, #300]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80018f8 <calculate_MFX_orientation+0x14c>
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80017d6:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 80017da:	4b46      	ldr	r3, [pc, #280]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80018f8 <calculate_MFX_orientation+0x14c>
 80017e2:	ee07 3a90 	vmov	s15, r3
 80017e6:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80017ea:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 80017ee:	4b41      	ldr	r3, [pc, #260]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80018f8 <calculate_MFX_orientation+0x14c>
 80017f6:	ee07 3a90 	vmov	s15, r3
 80017fa:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80017fe:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 8001802:	4b3c      	ldr	r3, [pc, #240]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 80018fc <calculate_MFX_orientation+0x150>
 800180a:	ee07 3a10 	vmov	s14, r3
 800180e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001812:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 8001816:	4b37      	ldr	r3, [pc, #220]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80018fc <calculate_MFX_orientation+0x150>
 800181e:	ee07 3a10 	vmov	s14, r3
 8001822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001826:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 800182a:	4b32      	ldr	r3, [pc, #200]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	eddf 7a33 	vldr	s15, [pc, #204]	@ 80018fc <calculate_MFX_orientation+0x150>
 8001832:	ee07 3a10 	vmov	s14, r3
 8001836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800183a:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 800183e:	4b2d      	ldr	r3, [pc, #180]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 8001840:	6a1b      	ldr	r3, [r3, #32]
 8001842:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8001900 <calculate_MFX_orientation+0x154>
 8001846:	ee07 3a10 	vmov	s14, r3
 800184a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800184e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 8001852:	4b28      	ldr	r3, [pc, #160]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 8001854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001856:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8001900 <calculate_MFX_orientation+0x154>
 800185a:	ee07 3a10 	vmov	s14, r3
 800185e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001862:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 8001866:	4b23      	ldr	r3, [pc, #140]	@ (80018f4 <calculate_MFX_orientation+0x148>)
 8001868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8001900 <calculate_MFX_orientation+0x154>
 800186e:	ee07 3a10 	vmov	s14, r3
 8001872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001876:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 800187a:	4b1d      	ldr	r3, [pc, #116]	@ (80018f0 <calculate_MFX_orientation+0x144>)
 800187c:	ed93 7a00 	vldr	s14, [r3]
 8001880:	4b20      	ldr	r3, [pc, #128]	@ (8001904 <calculate_MFX_orientation+0x158>)
 8001882:	edd3 7a00 	vldr	s15, [r3]
 8001886:	ee37 7a67 	vsub.f32	s14, s14, s15
 800188a:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001908 <calculate_MFX_orientation+0x15c>
 800188e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <calculate_MFX_orientation+0x160>)
 8001894:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 8001898:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <calculate_MFX_orientation+0x144>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a19      	ldr	r2, [pc, #100]	@ (8001904 <calculate_MFX_orientation+0x158>)
 800189e:	6013      	str	r3, [r2, #0]

	orientation_freq = 1.0f / dt;
 80018a0:	4b1a      	ldr	r3, [pc, #104]	@ (800190c <calculate_MFX_orientation+0x160>)
 80018a2:	ed93 7a00 	vldr	s14, [r3]
 80018a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018ae:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <calculate_MFX_orientation+0x164>)
 80018b0:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 80018b4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80018b8:	f107 0108 	add.w	r1, r7, #8
 80018bc:	4b13      	ldr	r3, [pc, #76]	@ (800190c <calculate_MFX_orientation+0x160>)
 80018be:	4815      	ldr	r0, [pc, #84]	@ (8001914 <calculate_MFX_orientation+0x168>)
 80018c0:	f011 ff84 	bl	80137cc <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 80018c4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80018c8:	f107 0108 	add.w	r1, r7, #8
 80018cc:	2300      	movs	r3, #0
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <calculate_MFX_orientation+0x160>)
 80018d2:	4810      	ldr	r0, [pc, #64]	@ (8001914 <calculate_MFX_orientation+0x168>)
 80018d4:	f011 ff6a 	bl	80137ac <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	330c      	adds	r3, #12
 80018de:	2210      	movs	r2, #16
 80018e0:	4619      	mov	r1, r3
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f012 f8a0 	bl	8013a28 <memcpy>
}
 80018e8:	bf00      	nop
 80018ea:	3768      	adds	r7, #104	@ 0x68
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200015c8 	.word	0x200015c8
 80018f4:	20000bbc 	.word	0x20000bbc
 80018f8:	411ce83e 	.word	0x411ce83e
 80018fc:	42652ee1 	.word	0x42652ee1
 8001900:	42480000 	.word	0x42480000
 8001904:	200015c4 	.word	0x200015c4
 8001908:	447a0000 	.word	0x447a0000
 800190c:	200015cc 	.word	0x200015cc
 8001910:	200015d0 	.word	0x200015d0
 8001914:	20000c00 	.word	0x20000c00

08001918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <HAL_MspInit+0x4c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	4a0f      	ldr	r2, [pc, #60]	@ (8001964 <HAL_MspInit+0x4c>)
 8001928:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800192c:	6453      	str	r3, [r2, #68]	@ 0x44
 800192e:	4b0d      	ldr	r3, [pc, #52]	@ (8001964 <HAL_MspInit+0x4c>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	4b09      	ldr	r3, [pc, #36]	@ (8001964 <HAL_MspInit+0x4c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	4a08      	ldr	r2, [pc, #32]	@ (8001964 <HAL_MspInit+0x4c>)
 8001944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001948:	6413      	str	r3, [r2, #64]	@ 0x40
 800194a:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <HAL_MspInit+0x4c>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800

08001968 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a0b      	ldr	r2, [pc, #44]	@ (80019a4 <HAL_CRC_MspInit+0x3c>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d10d      	bne.n	8001996 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <HAL_CRC_MspInit+0x40>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a09      	ldr	r2, [pc, #36]	@ (80019a8 <HAL_CRC_MspInit+0x40>)
 8001984:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b07      	ldr	r3, [pc, #28]	@ (80019a8 <HAL_CRC_MspInit+0x40>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40023000 	.word	0x40023000
 80019a8:	40023800 	.word	0x40023800

080019ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	@ 0x28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001a40 <HAL_I2C_MspInit+0x94>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d134      	bne.n	8001a38 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a44 <HAL_I2C_MspInit+0x98>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a44 <HAL_I2C_MspInit+0x98>)
 80019d8:	f043 0302 	orr.w	r3, r3, #2
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b19      	ldr	r3, [pc, #100]	@ (8001a44 <HAL_I2C_MspInit+0x98>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f0:	2312      	movs	r3, #18
 80019f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019fc:	2304      	movs	r3, #4
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	4619      	mov	r1, r3
 8001a06:	4810      	ldr	r0, [pc, #64]	@ (8001a48 <HAL_I2C_MspInit+0x9c>)
 8001a08:	f001 fab2 	bl	8002f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <HAL_I2C_MspInit+0x98>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a14:	4a0b      	ldr	r2, [pc, #44]	@ (8001a44 <HAL_I2C_MspInit+0x98>)
 8001a16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <HAL_I2C_MspInit+0x98>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	201f      	movs	r0, #31
 8001a2e:	f000 fdfe 	bl	800262e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a32:	201f      	movs	r0, #31
 8001a34:	f000 fe17 	bl	8002666 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a38:	bf00      	nop
 8001a3a:	3728      	adds	r7, #40	@ 0x28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40005400 	.word	0x40005400
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40020400 	.word	0x40020400

08001a4c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	@ 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a19      	ldr	r2, [pc, #100]	@ (8001ad0 <HAL_SPI_MspInit+0x84>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d12c      	bne.n	8001ac8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b18      	ldr	r3, [pc, #96]	@ (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	4a17      	ldr	r2, [pc, #92]	@ (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a94:	f043 0302 	orr.w	r3, r3, #2
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001aa6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ab8:	2305      	movs	r3, #5
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001ac4:	f001 fa54 	bl	8002f70 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001ac8:	bf00      	nop
 8001aca:	3728      	adds	r7, #40	@ 0x28
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40003800 	.word	0x40003800
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020400 	.word	0x40020400

08001adc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001aec:	d10d      	bne.n	8001b0a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <HAL_TIM_Base_MspInit+0x3c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af6:	4a08      	ldr	r2, [pc, #32]	@ (8001b18 <HAL_TIM_Base_MspInit+0x3c>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afe:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <HAL_TIM_Base_MspInit+0x3c>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800

08001b1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b3c:	d11d      	bne.n	8001b7a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <HAL_TIM_MspPostInit+0x68>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	4a0f      	ldr	r2, [pc, #60]	@ (8001b84 <HAL_TIM_MspPostInit+0x68>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <HAL_TIM_MspPostInit+0x68>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8001b5a:	230e      	movs	r3, #14
 8001b5c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b66:	2300      	movs	r3, #0
 8001b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 030c 	add.w	r3, r7, #12
 8001b72:	4619      	mov	r1, r3
 8001b74:	4804      	ldr	r0, [pc, #16]	@ (8001b88 <HAL_TIM_MspPostInit+0x6c>)
 8001b76:	f001 f9fb 	bl	8002f70 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b7a:	bf00      	nop
 8001b7c:	3720      	adds	r7, #32
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40020000 	.word	0x40020000

08001b8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	@ 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a35      	ldr	r2, [pc, #212]	@ (8001c80 <HAL_UART_MspInit+0xf4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d163      	bne.n	8001c76 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	4b34      	ldr	r3, [pc, #208]	@ (8001c84 <HAL_UART_MspInit+0xf8>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb6:	4a33      	ldr	r2, [pc, #204]	@ (8001c84 <HAL_UART_MspInit+0xf8>)
 8001bb8:	f043 0310 	orr.w	r3, r3, #16
 8001bbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bbe:	4b31      	ldr	r3, [pc, #196]	@ (8001c84 <HAL_UART_MspInit+0xf8>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc2:	f003 0310 	and.w	r3, r3, #16
 8001bc6:	613b      	str	r3, [r7, #16]
 8001bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
 8001bce:	4b2d      	ldr	r3, [pc, #180]	@ (8001c84 <HAL_UART_MspInit+0xf8>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8001c84 <HAL_UART_MspInit+0xf8>)
 8001bd4:	f043 0302 	orr.w	r3, r3, #2
 8001bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bda:	4b2a      	ldr	r3, [pc, #168]	@ (8001c84 <HAL_UART_MspInit+0xf8>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be6:	23c0      	movs	r3, #192	@ 0xc0
 8001be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	2302      	movs	r3, #2
 8001bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bf6:	2307      	movs	r3, #7
 8001bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4821      	ldr	r0, [pc, #132]	@ (8001c88 <HAL_UART_MspInit+0xfc>)
 8001c02:	f001 f9b5 	bl	8002f70 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001c06:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c08:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <HAL_UART_MspInit+0x104>)
 8001c0a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c0e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c12:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c14:	4b1d      	ldr	r3, [pc, #116]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c20:	4b1a      	ldr	r3, [pc, #104]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c26:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c28:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c2e:	4b17      	ldr	r3, [pc, #92]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001c34:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c3a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001c3c:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c3e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c42:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c44:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001c4a:	4810      	ldr	r0, [pc, #64]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c4c:	f000 fd74 	bl	8002738 <HAL_DMA_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001c56:	f7ff fd67 	bl	8001728 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c60:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <HAL_UART_MspInit+0x100>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	2100      	movs	r1, #0
 8001c6a:	2025      	movs	r0, #37	@ 0x25
 8001c6c:	f000 fcdf 	bl	800262e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c70:	2025      	movs	r0, #37	@ 0x25
 8001c72:	f000 fcf8 	bl	8002666 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c76:	bf00      	nop
 8001c78:	3728      	adds	r7, #40	@ 0x28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40011000 	.word	0x40011000
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40020400 	.word	0x40020400
 8001c8c:	20000b48 	.word	0x20000b48
 8001c90:	40026440 	.word	0x40026440

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <NMI_Handler+0x4>

08001c9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <HardFault_Handler+0x4>

08001ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <MemManage_Handler+0x4>

08001cac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <BusFault_Handler+0x4>

08001cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <UsageFault_Handler+0x4>

08001cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cea:	f000 fb81 	bl	80023f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	@ (8001d04 <I2C1_EV_IRQHandler+0x10>)
 8001cfa:	f001 fc48 	bl	800358e <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000a0c 	.word	0x20000a0c

08001d08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d0c:	4802      	ldr	r0, [pc, #8]	@ (8001d18 <USART1_IRQHandler+0x10>)
 8001d0e:	f005 ff7d 	bl	8007c0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000b00 	.word	0x20000b00

08001d1c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d20:	4802      	ldr	r0, [pc, #8]	@ (8001d2c <DMA2_Stream2_IRQHandler+0x10>)
 8001d22:	f000 fea1 	bl	8002a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000b48 	.word	0x20000b48

08001d30 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001d34:	4802      	ldr	r0, [pc, #8]	@ (8001d40 <OTG_FS_IRQHandler+0x10>)
 8001d36:	f003 f94e 	bl	8004fd6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20006194 	.word	0x20006194

08001d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	@ (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001d6c:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8001d70:	4906      	ldr	r1, [pc, #24]	@ (8001d8c <initialize_uart_dma+0x24>)
 8001d72:	4807      	ldr	r0, [pc, #28]	@ (8001d90 <initialize_uart_dma+0x28>)
 8001d74:	f005 fe02 	bl	800797c <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <initialize_uart_dma+0x2c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <initialize_uart_dma+0x2c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f022 0208 	bic.w	r2, r2, #8
 8001d86:	601a      	str	r2, [r3, #0]
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	2000167c 	.word	0x2000167c
 8001d90:	20000b00 	.word	0x20000b00
 8001d94:	20000b48 	.word	0x20000b48

08001d98 <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 8001d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 8001da2:	4b8c      	ldr	r3, [pc, #560]	@ (8001fd4 <uart_dma_rx_event_callback+0x23c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	3301      	adds	r3, #1
 8001da8:	4a8a      	ldr	r2, [pc, #552]	@ (8001fd4 <uart_dma_rx_event_callback+0x23c>)
 8001daa:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8001dac:	4b8a      	ldr	r3, [pc, #552]	@ (8001fd8 <uart_dma_rx_event_callback+0x240>)
 8001dae:	881a      	ldrh	r2, [r3, #0]
 8001db0:	4b8a      	ldr	r3, [pc, #552]	@ (8001fdc <uart_dma_rx_event_callback+0x244>)
 8001db2:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8001dba:	d103      	bne.n	8001dc4 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 8001dbc:	4b86      	ldr	r3, [pc, #536]	@ (8001fd8 <uart_dma_rx_event_callback+0x240>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	801a      	strh	r2, [r3, #0]
 8001dc2:	e002      	b.n	8001dca <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 8001dc4:	4a84      	ldr	r2, [pc, #528]	@ (8001fd8 <uart_dma_rx_event_callback+0x240>)
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8001dca:	4b85      	ldr	r3, [pc, #532]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001dcc:	881b      	ldrh	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d033      	beq.n	8001e3a <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 8001dd2:	4b83      	ldr	r3, [pc, #524]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001dd4:	881a      	ldrh	r2, [r3, #0]
 8001dd6:	88fb      	ldrh	r3, [r7, #6]
 8001dd8:	4413      	add	r3, r2
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	4b81      	ldr	r3, [pc, #516]	@ (8001fe4 <uart_dma_rx_event_callback+0x24c>)
 8001dde:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8001de0:	4b80      	ldr	r3, [pc, #512]	@ (8001fe4 <uart_dma_rx_event_callback+0x24c>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	2b36      	cmp	r3, #54	@ 0x36
 8001de6:	d00e      	beq.n	8001e06 <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 8001de8:	4b7f      	ldr	r3, [pc, #508]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	3301      	adds	r3, #1
 8001dee:	4a7e      	ldr	r2, [pc, #504]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001df0:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8001df2:	4b7b      	ldr	r3, [pc, #492]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001dfe:	487b      	ldr	r0, [pc, #492]	@ (8001fec <uart_dma_rx_event_callback+0x254>)
 8001e00:	f001 fa52 	bl	80032a8 <HAL_GPIO_WritePin>
			return;
 8001e04:	e0e3      	b.n	8001fce <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8001e06:	4b76      	ldr	r3, [pc, #472]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8001e0e:	4a78      	ldr	r2, [pc, #480]	@ (8001ff0 <uart_dma_rx_event_callback+0x258>)
 8001e10:	4413      	add	r3, r2
 8001e12:	4a73      	ldr	r2, [pc, #460]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e14:	8812      	ldrh	r2, [r2, #0]
 8001e16:	4619      	mov	r1, r3
 8001e18:	4876      	ldr	r0, [pc, #472]	@ (8001ff4 <uart_dma_rx_event_callback+0x25c>)
 8001e1a:	f011 fe05 	bl	8013a28 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8001e1e:	4b70      	ldr	r3, [pc, #448]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	4b73      	ldr	r3, [pc, #460]	@ (8001ff4 <uart_dma_rx_event_callback+0x25c>)
 8001e26:	4413      	add	r3, r2
 8001e28:	88fa      	ldrh	r2, [r7, #6]
 8001e2a:	4971      	ldr	r1, [pc, #452]	@ (8001ff0 <uart_dma_rx_event_callback+0x258>)
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f011 fdfb 	bl	8013a28 <memcpy>

		wrap_size = 0;
 8001e32:	4b6b      	ldr	r3, [pc, #428]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	801a      	strh	r2, [r3, #0]
 8001e38:	e083      	b.n	8001f42 <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 8001e3a:	4b68      	ldr	r3, [pc, #416]	@ (8001fdc <uart_dma_rx_event_callback+0x244>)
 8001e3c:	881a      	ldrh	r2, [r3, #0]
 8001e3e:	4b66      	ldr	r3, [pc, #408]	@ (8001fd8 <uart_dma_rx_event_callback+0x240>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d942      	bls.n	8001ecc <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 8001e46:	4b64      	ldr	r3, [pc, #400]	@ (8001fd8 <uart_dma_rx_event_callback+0x240>)
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d12f      	bne.n	8001eae <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8001e4e:	4b63      	ldr	r3, [pc, #396]	@ (8001fdc <uart_dma_rx_event_callback+0x244>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	4b61      	ldr	r3, [pc, #388]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e5a:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8001e5c:	4b60      	ldr	r3, [pc, #384]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	2b36      	cmp	r3, #54	@ 0x36
 8001e62:	d11e      	bne.n	8001ea2 <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001e64:	4b5d      	ldr	r3, [pc, #372]	@ (8001fdc <uart_dma_rx_event_callback+0x244>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b61      	ldr	r3, [pc, #388]	@ (8001ff0 <uart_dma_rx_event_callback+0x258>)
 8001e6c:	4413      	add	r3, r2
 8001e6e:	4a61      	ldr	r2, [pc, #388]	@ (8001ff4 <uart_dma_rx_event_callback+0x25c>)
 8001e70:	461c      	mov	r4, r3
 8001e72:	4616      	mov	r6, r2
 8001e74:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001e78:	4635      	mov	r5, r6
 8001e7a:	4623      	mov	r3, r4
 8001e7c:	6818      	ldr	r0, [r3, #0]
 8001e7e:	6859      	ldr	r1, [r3, #4]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e86:	3410      	adds	r4, #16
 8001e88:	3610      	adds	r6, #16
 8001e8a:	4564      	cmp	r4, ip
 8001e8c:	d1f4      	bne.n	8001e78 <uart_dma_rx_event_callback+0xe0>
 8001e8e:	4633      	mov	r3, r6
 8001e90:	4622      	mov	r2, r4
 8001e92:	6810      	ldr	r0, [r2, #0]
 8001e94:	6018      	str	r0, [r3, #0]
 8001e96:	8892      	ldrh	r2, [r2, #4]
 8001e98:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 8001e9a:	4b51      	ldr	r3, [pc, #324]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	801a      	strh	r2, [r3, #0]
 8001ea0:	e04f      	b.n	8001f42 <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 8001ea2:	4b55      	ldr	r3, [pc, #340]	@ (8001ff8 <uart_dma_rx_event_callback+0x260>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	4a53      	ldr	r2, [pc, #332]	@ (8001ff8 <uart_dma_rx_event_callback+0x260>)
 8001eaa:	6013      	str	r3, [r2, #0]
					return;
 8001eac:	e08f      	b.n	8001fce <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 8001eae:	4b4e      	ldr	r3, [pc, #312]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	4a4c      	ldr	r2, [pc, #304]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001eb6:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8001eb8:	4b49      	ldr	r3, [pc, #292]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ec4:	4849      	ldr	r0, [pc, #292]	@ (8001fec <uart_dma_rx_event_callback+0x254>)
 8001ec6:	f001 f9ef 	bl	80032a8 <HAL_GPIO_WritePin>
				return;
 8001eca:	e080      	b.n	8001fce <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 8001ecc:	4b42      	ldr	r3, [pc, #264]	@ (8001fd8 <uart_dma_rx_event_callback+0x240>)
 8001ece:	881a      	ldrh	r2, [r3, #0]
 8001ed0:	4b42      	ldr	r3, [pc, #264]	@ (8001fdc <uart_dma_rx_event_callback+0x244>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	4b42      	ldr	r3, [pc, #264]	@ (8001fe4 <uart_dma_rx_event_callback+0x24c>)
 8001eda:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8001edc:	4b41      	ldr	r3, [pc, #260]	@ (8001fe4 <uart_dma_rx_event_callback+0x24c>)
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	2b36      	cmp	r3, #54	@ 0x36
 8001ee2:	d11b      	bne.n	8001f1c <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8001fdc <uart_dma_rx_event_callback+0x244>)
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b41      	ldr	r3, [pc, #260]	@ (8001ff0 <uart_dma_rx_event_callback+0x258>)
 8001eec:	4413      	add	r3, r2
 8001eee:	4a41      	ldr	r2, [pc, #260]	@ (8001ff4 <uart_dma_rx_event_callback+0x25c>)
 8001ef0:	461c      	mov	r4, r3
 8001ef2:	4616      	mov	r6, r2
 8001ef4:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001ef8:	4635      	mov	r5, r6
 8001efa:	4623      	mov	r3, r4
 8001efc:	6818      	ldr	r0, [r3, #0]
 8001efe:	6859      	ldr	r1, [r3, #4]
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f06:	3410      	adds	r4, #16
 8001f08:	3610      	adds	r6, #16
 8001f0a:	4564      	cmp	r4, ip
 8001f0c:	d1f4      	bne.n	8001ef8 <uart_dma_rx_event_callback+0x160>
 8001f0e:	4633      	mov	r3, r6
 8001f10:	4622      	mov	r2, r4
 8001f12:	6810      	ldr	r0, [r2, #0]
 8001f14:	6018      	str	r0, [r3, #0]
 8001f16:	8892      	ldrh	r2, [r2, #4]
 8001f18:	809a      	strh	r2, [r3, #4]
 8001f1a:	e012      	b.n	8001f42 <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8001f1c:	4b31      	ldr	r3, [pc, #196]	@ (8001fe4 <uart_dma_rx_event_callback+0x24c>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d053      	beq.n	8001fcc <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8001f24:	4b30      	ldr	r3, [pc, #192]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001f2c:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8001f2e:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe0 <uart_dma_rx_event_callback+0x248>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001f34:	2201      	movs	r2, #1
 8001f36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f3a:	482c      	ldr	r0, [pc, #176]	@ (8001fec <uart_dma_rx_event_callback+0x254>)
 8001f3c:	f001 f9b4 	bl	80032a8 <HAL_GPIO_WritePin>
				return;
 8001f40:	e045      	b.n	8001fce <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8001f42:	4b2e      	ldr	r3, [pc, #184]	@ (8001ffc <uart_dma_rx_event_callback+0x264>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4619      	mov	r1, r3
 8001f48:	482a      	ldr	r0, [pc, #168]	@ (8001ff4 <uart_dma_rx_event_callback+0x25c>)
 8001f4a:	f000 f9c7 	bl	80022dc <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ffc <uart_dma_rx_event_callback+0x264>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f8ce 	bl	80020f4 <validate_packet>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8001f5c:	7bfb      	ldrb	r3, [r7, #15]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d018      	beq.n	8001f94 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8001f62:	4b26      	ldr	r3, [pc, #152]	@ (8001ffc <uart_dma_rx_event_callback+0x264>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8001f68:	4b25      	ldr	r3, [pc, #148]	@ (8002000 <uart_dma_rx_event_callback+0x268>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a23      	ldr	r2, [pc, #140]	@ (8001ffc <uart_dma_rx_event_callback+0x264>)
 8001f6e:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8001f70:	4a23      	ldr	r2, [pc, #140]	@ (8002000 <uart_dma_rx_event_callback+0x268>)
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8001f76:	4b23      	ldr	r3, [pc, #140]	@ (8002004 <uart_dma_rx_event_callback+0x26c>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8001f7c:	4b22      	ldr	r3, [pc, #136]	@ (8002008 <uart_dma_rx_event_callback+0x270>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3301      	adds	r3, #1
 8001f82:	4a21      	ldr	r2, [pc, #132]	@ (8002008 <uart_dma_rx_event_callback+0x270>)
 8001f84:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8001f86:	2200      	movs	r2, #0
 8001f88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f8c:	4817      	ldr	r0, [pc, #92]	@ (8001fec <uart_dma_rx_event_callback+0x254>)
 8001f8e:	f001 f98b 	bl	80032a8 <HAL_GPIO_WritePin>
 8001f92:	e00a      	b.n	8001faa <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8001f94:	4b1d      	ldr	r3, [pc, #116]	@ (800200c <uart_dma_rx_event_callback+0x274>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800200c <uart_dma_rx_event_callback+0x274>)
 8001f9c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001fa4:	4811      	ldr	r0, [pc, #68]	@ (8001fec <uart_dma_rx_event_callback+0x254>)
 8001fa6:	f001 f97f 	bl	80032a8 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 8001faa:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd4 <uart_dma_rx_event_callback+0x23c>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	4b12      	ldr	r3, [pc, #72]	@ (8001ff8 <uart_dma_rx_event_callback+0x260>)
 8001fb0:	6819      	ldr	r1, [r3, #0]
 8001fb2:	4b15      	ldr	r3, [pc, #84]	@ (8002008 <uart_dma_rx_event_callback+0x270>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4419      	add	r1, r3
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <uart_dma_rx_event_callback+0x250>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4419      	add	r1, r3
 8001fbe:	4b13      	ldr	r3, [pc, #76]	@ (800200c <uart_dma_rx_event_callback+0x274>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	440b      	add	r3, r1
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	4a12      	ldr	r2, [pc, #72]	@ (8002010 <uart_dma_rx_event_callback+0x278>)
 8001fc8:	6013      	str	r3, [r2, #0]
 8001fca:	e000      	b.n	8001fce <uart_dma_rx_event_callback+0x236>
				return;
 8001fcc:	bf00      	nop
}
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fd4:	20004c84 	.word	0x20004c84
 8001fd8:	20004c7e 	.word	0x20004c7e
 8001fdc:	20004c7c 	.word	0x20004c7c
 8001fe0:	20004c82 	.word	0x20004c82
 8001fe4:	20004c80 	.word	0x20004c80
 8001fe8:	20004c90 	.word	0x20004c90
 8001fec:	40020800 	.word	0x40020800
 8001ff0:	2000167c 	.word	0x2000167c
 8001ff4:	20001644 	.word	0x20001644
 8001ff8:	20004c88 	.word	0x20004c88
 8001ffc:	20000028 	.word	0x20000028
 8002000:	2000002c 	.word	0x2000002c
 8002004:	20001642 	.word	0x20001642
 8002008:	20004c8c 	.word	0x20004c8c
 800200c:	20004c94 	.word	0x20004c94
 8002010:	20004c98 	.word	0x20004c98

08002014 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 8002018:	4809      	ldr	r0, [pc, #36]	@ (8002040 <uart_dma_error_callback+0x2c>)
 800201a:	f005 fd0c 	bl	8007a36 <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 800201e:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8002022:	4908      	ldr	r1, [pc, #32]	@ (8002044 <uart_dma_error_callback+0x30>)
 8002024:	4806      	ldr	r0, [pc, #24]	@ (8002040 <uart_dma_error_callback+0x2c>)
 8002026:	f005 fca9 	bl	800797c <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800202a:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <uart_dma_error_callback+0x34>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <uart_dma_error_callback+0x34>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0208 	bic.w	r2, r2, #8
 8002038:	601a      	str	r2, [r3, #0]
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000b00 	.word	0x20000b00
 8002044:	2000167c 	.word	0x2000167c
 8002048:	20000b48 	.word	0x20000b48

0800204c <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
	return data_ready;
 8002050:	4b03      	ldr	r3, [pc, #12]	@ (8002060 <uart_dma_is_data_ready+0x14>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	b2db      	uxtb	r3, r3
}
 8002056:	4618      	mov	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	20001642 	.word	0x20001642

08002064 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
	data_ready = 0;
 8002068:	4b03      	ldr	r3, [pc, #12]	@ (8002078 <uart_dma_reset_data_ready+0x14>)
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
}
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	20001642 	.word	0x20001642

0800207c <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
	return read_packet;
 8002080:	4b03      	ldr	r3, [pc, #12]	@ (8002090 <uart_dma_get_latest_packet+0x14>)
 8002082:	681b      	ldr	r3, [r3, #0]
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	2000002c 	.word	0x2000002c

08002094 <calculate_crc32>:
#define PRESSURE_SCALER 0.01f
#define TEMPERATURE_SCALER 0.01f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b0a0      	sub	sp, #128	@ 0x80
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	3303      	adds	r3, #3
 80020a2:	f023 0303 	bic.w	r3, r3, #3
 80020a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 80020a8:	236c      	movs	r3, #108	@ 0x6c
 80020aa:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 80020ac:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80020ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d901      	bls.n	80020b8 <calculate_crc32+0x24>
 80020b4:	2300      	movs	r3, #0
 80020b6:	e016      	b.n	80020e6 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 80020b8:	f107 030c 	add.w	r3, r7, #12
 80020bc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f011 fc7f 	bl	80139c4 <memset>
    memcpy(buffer, data, len);
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	6879      	ldr	r1, [r7, #4]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f011 fcaa 	bl	8013a28 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 80020d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020d6:	089a      	lsrs	r2, r3, #2
 80020d8:	f107 030c 	add.w	r3, r7, #12
 80020dc:	4619      	mov	r1, r3
 80020de:	4804      	ldr	r0, [pc, #16]	@ (80020f0 <calculate_crc32+0x5c>)
 80020e0:	f000 faf7 	bl	80026d2 <HAL_CRC_Calculate>
 80020e4:	4603      	mov	r3, r0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3780      	adds	r7, #128	@ 0x80
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000a04 	.word	0x20000a04

080020f4 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	881b      	ldrh	r3, [r3, #0]
 8002100:	b29b      	uxth	r3, r3
 8002102:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8002106:	4293      	cmp	r3, r2
 8002108:	d001      	beq.n	800210e <validate_packet+0x1a>
 800210a:	2300      	movs	r3, #0
 800210c:	e00f      	b.n	800212e <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3302      	adds	r3, #2
 8002112:	2130      	movs	r1, #48	@ 0x30
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ffbd 	bl	8002094 <calculate_crc32>
 800211a:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	bf0c      	ite	eq
 8002128:	2301      	moveq	r3, #1
 800212a:	2300      	movne	r3, #0
 800212c:	b2db      	uxtb	r3, r3
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	680a      	ldr	r2, [r1, #0]
 8002146:	684b      	ldr	r3, [r1, #4]
 8002148:	6839      	ldr	r1, [r7, #0]
 800214a:	600a      	str	r2, [r1, #0]
 800214c:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8002154:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8002158:	4610      	mov	r0, r2
 800215a:	4619      	mov	r1, r3
 800215c:	f7fe fdb8 	bl	8000cd0 <__aeabi_ul2f>
 8002160:	ee07 0a10 	vmov	s14, r0
 8002164:	eddf 7a57 	vldr	s15, [pc, #348]	@ 80022c4 <process_raw_sensor_data+0x18c>
 8002168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	ee17 2a90 	vmov	r2, s15
 8002172:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8002174:	6879      	ldr	r1, [r7, #4]
 8002176:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 800217a:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 800217e:	4610      	mov	r0, r2
 8002180:	4619      	mov	r1, r3
 8002182:	f7fe fdad 	bl	8000ce0 <__aeabi_l2f>
 8002186:	ee07 0a10 	vmov	s14, r0
 800218a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80022c4 <process_raw_sensor_data+0x18c>
 800218e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	ee17 2a90 	vmov	r2, s15
 8002198:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	895b      	ldrh	r3, [r3, #10]
 800219e:	b29b      	uxth	r3, r3
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	ee07 3a90 	vmov	s15, r3
 80021a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021aa:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80022c4 <process_raw_sensor_data+0x18c>
 80021ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	ee17 2a90 	vmov	r2, s15
 80021b8:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	8a1b      	ldrh	r3, [r3, #16]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	ee07 3a90 	vmov	s15, r3
 80021c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ca:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80022c8 <process_raw_sensor_data+0x190>
 80021ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	ee17 2a90 	vmov	r2, s15
 80021d8:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	8adb      	ldrh	r3, [r3, #22]
 80021de:	b29b      	uxth	r3, r3
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	ee07 3a90 	vmov	s15, r3
 80021e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ea:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80022cc <process_raw_sensor_data+0x194>
 80021ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	ee17 2a90 	vmov	r2, s15
 80021f8:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	891b      	ldrh	r3, [r3, #8]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	b21b      	sxth	r3, r3
 8002202:	ee07 3a90 	vmov	s15, r3
 8002206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800220a:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80022c4 <process_raw_sensor_data+0x18c>
 800220e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	ee17 2a90 	vmov	r2, s15
 8002218:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	89db      	ldrh	r3, [r3, #14]
 800221e:	b29b      	uxth	r3, r3
 8002220:	b21b      	sxth	r3, r3
 8002222:	ee07 3a90 	vmov	s15, r3
 8002226:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800222a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80022c8 <process_raw_sensor_data+0x190>
 800222e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	ee17 2a90 	vmov	r2, s15
 8002238:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	8a9b      	ldrh	r3, [r3, #20]
 800223e:	b29b      	uxth	r3, r3
 8002240:	b21b      	sxth	r3, r3
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800224a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80022cc <process_raw_sensor_data+0x194>
 800224e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	ee17 2a90 	vmov	r2, s15
 8002258:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	899b      	ldrh	r3, [r3, #12]
 800225e:	b29b      	uxth	r3, r3
 8002260:	b21b      	sxth	r3, r3
 8002262:	ee07 3a90 	vmov	s15, r3
 8002266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800226a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80022d0 <process_raw_sensor_data+0x198>
 800226e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	ee17 2a90 	vmov	r2, s15
 8002278:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	8a5b      	ldrh	r3, [r3, #18]
 800227e:	b29b      	uxth	r3, r3
 8002280:	b21b      	sxth	r3, r3
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800228a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80022d4 <process_raw_sensor_data+0x19c>
 800228e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	ee17 2a90 	vmov	r2, s15
 8002298:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	8b1b      	ldrh	r3, [r3, #24]
 800229e:	b29b      	uxth	r3, r3
 80022a0:	b21b      	sxth	r3, r3
 80022a2:	ee07 3a90 	vmov	s15, r3
 80022a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022aa:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80022d8 <process_raw_sensor_data+0x1a0>
 80022ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	ee17 2a90 	vmov	r2, s15
 80022b8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	3c23d70a 	.word	0x3c23d70a
 80022c8:	3a91a2b4 	.word	0x3a91a2b4
 80022cc:	3d800000 	.word	0x3d800000
 80022d0:	bc23d70a 	.word	0xbc23d70a
 80022d4:	ba91a2b4 	.word	0xba91a2b4
 80022d8:	bd800000 	.word	0xbd800000

080022dc <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 80022e6:	2236      	movs	r2, #54	@ 0x36
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	6838      	ldr	r0, [r7, #0]
 80022ec:	f011 fb9c 	bl	8013a28 <memcpy>
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002330 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022fc:	f7ff fd22 	bl	8001d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002300:	480c      	ldr	r0, [pc, #48]	@ (8002334 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002302:	490d      	ldr	r1, [pc, #52]	@ (8002338 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002304:	4a0d      	ldr	r2, [pc, #52]	@ (800233c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002308:	e002      	b.n	8002310 <LoopCopyDataInit>

0800230a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800230a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800230c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800230e:	3304      	adds	r3, #4

08002310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002314:	d3f9      	bcc.n	800230a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002316:	4a0a      	ldr	r2, [pc, #40]	@ (8002340 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002318:	4c0a      	ldr	r4, [pc, #40]	@ (8002344 <LoopFillZerobss+0x22>)
  movs r3, #0
 800231a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800231c:	e001      	b.n	8002322 <LoopFillZerobss>

0800231e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800231e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002320:	3204      	adds	r2, #4

08002322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002324:	d3fb      	bcc.n	800231e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002326:	f011 fb5b 	bl	80139e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800232a:	f7fe ff75 	bl	8001218 <main>
  bx  lr    
 800232e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002330:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002338:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 800233c:	08015ab0 	.word	0x08015ab0
  ldr r2, =_sbss
 8002340:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8002344:	200069d0 	.word	0x200069d0

08002348 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002348:	e7fe      	b.n	8002348 <ADC_IRQHandler>
	...

0800234c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002350:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <HAL_Init+0x40>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a0d      	ldr	r2, [pc, #52]	@ (800238c <HAL_Init+0x40>)
 8002356:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800235a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800235c:	4b0b      	ldr	r3, [pc, #44]	@ (800238c <HAL_Init+0x40>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <HAL_Init+0x40>)
 8002362:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002366:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002368:	4b08      	ldr	r3, [pc, #32]	@ (800238c <HAL_Init+0x40>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a07      	ldr	r2, [pc, #28]	@ (800238c <HAL_Init+0x40>)
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002374:	2003      	movs	r0, #3
 8002376:	f000 f94f 	bl	8002618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800237a:	200f      	movs	r0, #15
 800237c:	f000 f808 	bl	8002390 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002380:	f7ff faca 	bl	8001918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40023c00 	.word	0x40023c00

08002390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002398:	4b12      	ldr	r3, [pc, #72]	@ (80023e4 <HAL_InitTick+0x54>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	4b12      	ldr	r3, [pc, #72]	@ (80023e8 <HAL_InitTick+0x58>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4619      	mov	r1, r3
 80023a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 f967 	bl	8002682 <HAL_SYSTICK_Config>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e00e      	b.n	80023dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b0f      	cmp	r3, #15
 80023c2:	d80a      	bhi.n	80023da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023c4:	2200      	movs	r2, #0
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	f04f 30ff 	mov.w	r0, #4294967295
 80023cc:	f000 f92f 	bl	800262e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023d0:	4a06      	ldr	r2, [pc, #24]	@ (80023ec <HAL_InitTick+0x5c>)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e000      	b.n	80023dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000024 	.word	0x20000024
 80023e8:	20000034 	.word	0x20000034
 80023ec:	20000030 	.word	0x20000030

080023f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f4:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <HAL_IncTick+0x20>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_IncTick+0x24>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4413      	add	r3, r2
 8002400:	4a04      	ldr	r2, [pc, #16]	@ (8002414 <HAL_IncTick+0x24>)
 8002402:	6013      	str	r3, [r2, #0]
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	20000034 	.word	0x20000034
 8002414:	20004c9c 	.word	0x20004c9c

08002418 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return uwTick;
 800241c:	4b03      	ldr	r3, [pc, #12]	@ (800242c <HAL_GetTick+0x14>)
 800241e:	681b      	ldr	r3, [r3, #0]
}
 8002420:	4618      	mov	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20004c9c 	.word	0x20004c9c

08002430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002438:	f7ff ffee 	bl	8002418 <HAL_GetTick>
 800243c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002448:	d005      	beq.n	8002456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800244a:	4b0a      	ldr	r3, [pc, #40]	@ (8002474 <HAL_Delay+0x44>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	461a      	mov	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4413      	add	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002456:	bf00      	nop
 8002458:	f7ff ffde 	bl	8002418 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	429a      	cmp	r2, r3
 8002466:	d8f7      	bhi.n	8002458 <HAL_Delay+0x28>
  {
  }
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	20000034 	.word	0x20000034

08002478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002488:	4b0c      	ldr	r3, [pc, #48]	@ (80024bc <__NVIC_SetPriorityGrouping+0x44>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002494:	4013      	ands	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024aa:	4a04      	ldr	r2, [pc, #16]	@ (80024bc <__NVIC_SetPriorityGrouping+0x44>)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	60d3      	str	r3, [r2, #12]
}
 80024b0:	bf00      	nop
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c4:	4b04      	ldr	r3, [pc, #16]	@ (80024d8 <__NVIC_GetPriorityGrouping+0x18>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	0a1b      	lsrs	r3, r3, #8
 80024ca:	f003 0307 	and.w	r3, r3, #7
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	db0b      	blt.n	8002506 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	f003 021f 	and.w	r2, r3, #31
 80024f4:	4907      	ldr	r1, [pc, #28]	@ (8002514 <__NVIC_EnableIRQ+0x38>)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	095b      	lsrs	r3, r3, #5
 80024fc:	2001      	movs	r0, #1
 80024fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	e000e100 	.word	0xe000e100

08002518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	6039      	str	r1, [r7, #0]
 8002522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002528:	2b00      	cmp	r3, #0
 800252a:	db0a      	blt.n	8002542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	b2da      	uxtb	r2, r3
 8002530:	490c      	ldr	r1, [pc, #48]	@ (8002564 <__NVIC_SetPriority+0x4c>)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	0112      	lsls	r2, r2, #4
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	440b      	add	r3, r1
 800253c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002540:	e00a      	b.n	8002558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	b2da      	uxtb	r2, r3
 8002546:	4908      	ldr	r1, [pc, #32]	@ (8002568 <__NVIC_SetPriority+0x50>)
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	3b04      	subs	r3, #4
 8002550:	0112      	lsls	r2, r2, #4
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	440b      	add	r3, r1
 8002556:	761a      	strb	r2, [r3, #24]
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000e100 	.word	0xe000e100
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800256c:	b480      	push	{r7}
 800256e:	b089      	sub	sp, #36	@ 0x24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f1c3 0307 	rsb	r3, r3, #7
 8002586:	2b04      	cmp	r3, #4
 8002588:	bf28      	it	cs
 800258a:	2304      	movcs	r3, #4
 800258c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	3304      	adds	r3, #4
 8002592:	2b06      	cmp	r3, #6
 8002594:	d902      	bls.n	800259c <NVIC_EncodePriority+0x30>
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3b03      	subs	r3, #3
 800259a:	e000      	b.n	800259e <NVIC_EncodePriority+0x32>
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	f04f 32ff 	mov.w	r2, #4294967295
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43da      	mvns	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	401a      	ands	r2, r3
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025b4:	f04f 31ff 	mov.w	r1, #4294967295
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fa01 f303 	lsl.w	r3, r1, r3
 80025be:	43d9      	mvns	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c4:	4313      	orrs	r3, r2
         );
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3724      	adds	r7, #36	@ 0x24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
	...

080025d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025e4:	d301      	bcc.n	80025ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025e6:	2301      	movs	r3, #1
 80025e8:	e00f      	b.n	800260a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <SysTick_Config+0x40>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f2:	210f      	movs	r1, #15
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295
 80025f8:	f7ff ff8e 	bl	8002518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025fc:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <SysTick_Config+0x40>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002602:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <SysTick_Config+0x40>)
 8002604:	2207      	movs	r2, #7
 8002606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	e000e010 	.word	0xe000e010

08002618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff29 	bl	8002478 <__NVIC_SetPriorityGrouping>
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800262e:	b580      	push	{r7, lr}
 8002630:	b086      	sub	sp, #24
 8002632:	af00      	add	r7, sp, #0
 8002634:	4603      	mov	r3, r0
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
 800263a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002640:	f7ff ff3e 	bl	80024c0 <__NVIC_GetPriorityGrouping>
 8002644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68b9      	ldr	r1, [r7, #8]
 800264a:	6978      	ldr	r0, [r7, #20]
 800264c:	f7ff ff8e 	bl	800256c <NVIC_EncodePriority>
 8002650:	4602      	mov	r2, r0
 8002652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff5d 	bl	8002518 <__NVIC_SetPriority>
}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	4603      	mov	r3, r0
 800266e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff31 	bl	80024dc <__NVIC_EnableIRQ>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ffa2 	bl	80025d4 <SysTick_Config>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e00e      	b.n	80026ca <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	795b      	ldrb	r3, [r3, #5]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d105      	bne.n	80026c2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff f953 	bl	8001968 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b087      	sub	sp, #28
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	60f8      	str	r0, [r7, #12]
 80026da:	60b9      	str	r1, [r7, #8]
 80026dc:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2202      	movs	r2, #2
 80026e6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80026f8:	2300      	movs	r3, #0
 80026fa:	617b      	str	r3, [r7, #20]
 80026fc:	e00a      	b.n	8002714 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	441a      	add	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	3301      	adds	r3, #1
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	429a      	cmp	r2, r3
 800271a:	d3f0      	bcc.n	80026fe <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2201      	movs	r2, #1
 8002728:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800272a:	693b      	ldr	r3, [r7, #16]
}
 800272c:	4618      	mov	r0, r3
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002744:	f7ff fe68 	bl	8002418 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e099      	b.n	8002888 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002774:	e00f      	b.n	8002796 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002776:	f7ff fe4f 	bl	8002418 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b05      	cmp	r3, #5
 8002782:	d908      	bls.n	8002796 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2203      	movs	r2, #3
 800278e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e078      	b.n	8002888 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e8      	bne.n	8002776 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	4b38      	ldr	r3, [pc, #224]	@ (8002890 <HAL_DMA_Init+0x158>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d107      	bne.n	8002800 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	4313      	orrs	r3, r2
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f023 0307 	bic.w	r3, r3, #7
 8002816:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4313      	orrs	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2b04      	cmp	r3, #4
 8002828:	d117      	bne.n	800285a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4313      	orrs	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d00e      	beq.n	800285a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 fb1b 	bl	8002e78 <DMA_CheckFifoParam>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2240      	movs	r2, #64	@ 0x40
 800284c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002856:	2301      	movs	r3, #1
 8002858:	e016      	b.n	8002888 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 fad2 	bl	8002e0c <DMA_CalcBaseAndBitshift>
 8002868:	4603      	mov	r3, r0
 800286a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002870:	223f      	movs	r2, #63	@ 0x3f
 8002872:	409a      	lsls	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	f010803f 	.word	0xf010803f

08002894 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
 80028a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_Start_IT+0x26>
 80028b6:	2302      	movs	r3, #2
 80028b8:	e040      	b.n	800293c <HAL_DMA_Start_IT+0xa8>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d12f      	bne.n	800292e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2202      	movs	r2, #2
 80028d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 fa64 	bl	8002db0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ec:	223f      	movs	r2, #63	@ 0x3f
 80028ee:	409a      	lsls	r2, r3
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0216 	orr.w	r2, r2, #22
 8002902:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	2b00      	cmp	r3, #0
 800290a:	d007      	beq.n	800291c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0208 	orr.w	r2, r2, #8
 800291a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e005      	b.n	800293a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002936:	2302      	movs	r3, #2
 8002938:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800293a:	7dfb      	ldrb	r3, [r7, #23]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002950:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002952:	f7ff fd61 	bl	8002418 <HAL_GetTick>
 8002956:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d008      	beq.n	8002976 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2280      	movs	r2, #128	@ 0x80
 8002968:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e052      	b.n	8002a1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0216 	bic.w	r2, r2, #22
 8002984:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695a      	ldr	r2, [r3, #20]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002994:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d103      	bne.n	80029a6 <HAL_DMA_Abort+0x62>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d007      	beq.n	80029b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0208 	bic.w	r2, r2, #8
 80029b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0201 	bic.w	r2, r2, #1
 80029c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c6:	e013      	b.n	80029f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029c8:	f7ff fd26 	bl	8002418 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b05      	cmp	r3, #5
 80029d4:	d90c      	bls.n	80029f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2220      	movs	r2, #32
 80029da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2203      	movs	r2, #3
 80029e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e015      	b.n	8002a1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1e4      	bne.n	80029c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a02:	223f      	movs	r2, #63	@ 0x3f
 8002a04:	409a      	lsls	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d004      	beq.n	8002a42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2280      	movs	r2, #128	@ 0x80
 8002a3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e00c      	b.n	8002a5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2205      	movs	r2, #5
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0201 	bic.w	r2, r2, #1
 8002a58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a74:	4b8e      	ldr	r3, [pc, #568]	@ (8002cb0 <HAL_DMA_IRQHandler+0x248>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a8e      	ldr	r2, [pc, #568]	@ (8002cb4 <HAL_DMA_IRQHandler+0x24c>)
 8002a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7e:	0a9b      	lsrs	r3, r3, #10
 8002a80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	2208      	movs	r2, #8
 8002a94:	409a      	lsls	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d01a      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d013      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0204 	bic.w	r2, r2, #4
 8002aba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac0:	2208      	movs	r2, #8
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002acc:	f043 0201 	orr.w	r2, r3, #1
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad8:	2201      	movs	r2, #1
 8002ada:	409a      	lsls	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d012      	beq.n	8002b0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00b      	beq.n	8002b0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af6:	2201      	movs	r2, #1
 8002af8:	409a      	lsls	r2, r3
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b02:	f043 0202 	orr.w	r2, r3, #2
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0e:	2204      	movs	r2, #4
 8002b10:	409a      	lsls	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d012      	beq.n	8002b40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00b      	beq.n	8002b40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b2c:	2204      	movs	r2, #4
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b38:	f043 0204 	orr.w	r2, r3, #4
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b44:	2210      	movs	r2, #16
 8002b46:	409a      	lsls	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d043      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d03c      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b62:	2210      	movs	r2, #16
 8002b64:	409a      	lsls	r2, r3
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d018      	beq.n	8002baa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d108      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d024      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	4798      	blx	r3
 8002b96:	e01f      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d01b      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
 8002ba8:	e016      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d107      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0208 	bic.w	r2, r2, #8
 8002bc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bdc:	2220      	movs	r2, #32
 8002bde:	409a      	lsls	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 808f 	beq.w	8002d08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0310 	and.w	r3, r3, #16
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 8087 	beq.w	8002d08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfe:	2220      	movs	r2, #32
 8002c00:	409a      	lsls	r2, r3
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b05      	cmp	r3, #5
 8002c10:	d136      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0216 	bic.w	r2, r2, #22
 8002c20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d103      	bne.n	8002c42 <HAL_DMA_IRQHandler+0x1da>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d007      	beq.n	8002c52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0208 	bic.w	r2, r2, #8
 8002c50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c56:	223f      	movs	r2, #63	@ 0x3f
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d07e      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
        }
        return;
 8002c7e:	e079      	b.n	8002d74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d01d      	beq.n	8002cca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10d      	bne.n	8002cb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d031      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
 8002cac:	e02c      	b.n	8002d08 <HAL_DMA_IRQHandler+0x2a0>
 8002cae:	bf00      	nop
 8002cb0:	20000024 	.word	0x20000024
 8002cb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d023      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	4798      	blx	r3
 8002cc8:	e01e      	b.n	8002d08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10f      	bne.n	8002cf8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0210 	bic.w	r2, r2, #16
 8002ce6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d032      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d022      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2205      	movs	r2, #5
 8002d20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0201 	bic.w	r2, r2, #1
 8002d32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	3301      	adds	r3, #1
 8002d38:	60bb      	str	r3, [r7, #8]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d307      	bcc.n	8002d50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f2      	bne.n	8002d34 <HAL_DMA_IRQHandler+0x2cc>
 8002d4e:	e000      	b.n	8002d52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d50:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d005      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	4798      	blx	r3
 8002d72:	e000      	b.n	8002d76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d74:	bf00      	nop
    }
  }
}
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d8a:	b2db      	uxtb	r3, r3
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
 8002dbc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002dcc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b40      	cmp	r3, #64	@ 0x40
 8002ddc:	d108      	bne.n	8002df0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002dee:	e007      	b.n	8002e00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	60da      	str	r2, [r3, #12]
}
 8002e00:	bf00      	nop
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	3b10      	subs	r3, #16
 8002e1c:	4a14      	ldr	r2, [pc, #80]	@ (8002e70 <DMA_CalcBaseAndBitshift+0x64>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	091b      	lsrs	r3, r3, #4
 8002e24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e26:	4a13      	ldr	r2, [pc, #76]	@ (8002e74 <DMA_CalcBaseAndBitshift+0x68>)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d909      	bls.n	8002e4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e42:	f023 0303 	bic.w	r3, r3, #3
 8002e46:	1d1a      	adds	r2, r3, #4
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e4c:	e007      	b.n	8002e5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e56:	f023 0303 	bic.w	r3, r3, #3
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	aaaaaaab 	.word	0xaaaaaaab
 8002e74:	08015608 	.word	0x08015608

08002e78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e80:	2300      	movs	r3, #0
 8002e82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d11f      	bne.n	8002ed2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	d856      	bhi.n	8002f46 <DMA_CheckFifoParam+0xce>
 8002e98:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea0 <DMA_CheckFifoParam+0x28>)
 8002e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9e:	bf00      	nop
 8002ea0:	08002eb1 	.word	0x08002eb1
 8002ea4:	08002ec3 	.word	0x08002ec3
 8002ea8:	08002eb1 	.word	0x08002eb1
 8002eac:	08002f47 	.word	0x08002f47
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d046      	beq.n	8002f4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ec0:	e043      	b.n	8002f4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002eca:	d140      	bne.n	8002f4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ed0:	e03d      	b.n	8002f4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eda:	d121      	bne.n	8002f20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d837      	bhi.n	8002f52 <DMA_CheckFifoParam+0xda>
 8002ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <DMA_CheckFifoParam+0x70>)
 8002ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee8:	08002ef9 	.word	0x08002ef9
 8002eec:	08002eff 	.word	0x08002eff
 8002ef0:	08002ef9 	.word	0x08002ef9
 8002ef4:	08002f11 	.word	0x08002f11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	73fb      	strb	r3, [r7, #15]
      break;
 8002efc:	e030      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d025      	beq.n	8002f56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f0e:	e022      	b.n	8002f56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f18:	d11f      	bne.n	8002f5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f1e:	e01c      	b.n	8002f5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d903      	bls.n	8002f2e <DMA_CheckFifoParam+0xb6>
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d003      	beq.n	8002f34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f2c:	e018      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	73fb      	strb	r3, [r7, #15]
      break;
 8002f32:	e015      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00e      	beq.n	8002f5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
      break;
 8002f44:	e00b      	b.n	8002f5e <DMA_CheckFifoParam+0xe6>
      break;
 8002f46:	bf00      	nop
 8002f48:	e00a      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      break;
 8002f4a:	bf00      	nop
 8002f4c:	e008      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      break;
 8002f4e:	bf00      	nop
 8002f50:	e006      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      break;
 8002f52:	bf00      	nop
 8002f54:	e004      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      break;
 8002f56:	bf00      	nop
 8002f58:	e002      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f5a:	bf00      	nop
 8002f5c:	e000      	b.n	8002f60 <DMA_CheckFifoParam+0xe8>
      break;
 8002f5e:	bf00      	nop
    }
  } 
  
  return status; 
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop

08002f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b089      	sub	sp, #36	@ 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f82:	2300      	movs	r3, #0
 8002f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
 8002f8a:	e16b      	b.n	8003264 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	f040 815a 	bne.w	800325e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 0303 	and.w	r3, r3, #3
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d005      	beq.n	8002fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d130      	bne.n	8003024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	2203      	movs	r2, #3
 8002fce:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43db      	mvns	r3, r3
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	091b      	lsrs	r3, r3, #4
 800300e:	f003 0201 	and.w	r2, r3, #1
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	4313      	orrs	r3, r2
 800301c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f003 0303 	and.w	r3, r3, #3
 800302c:	2b03      	cmp	r3, #3
 800302e:	d017      	beq.n	8003060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	2203      	movs	r2, #3
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d123      	bne.n	80030b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	08da      	lsrs	r2, r3, #3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3208      	adds	r2, #8
 8003074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	220f      	movs	r2, #15
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4013      	ands	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	691a      	ldr	r2, [r3, #16]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	08da      	lsrs	r2, r3, #3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	3208      	adds	r2, #8
 80030ae:	69b9      	ldr	r1, [r7, #24]
 80030b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	2203      	movs	r2, #3
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 0203 	and.w	r2, r3, #3
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4313      	orrs	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80b4 	beq.w	800325e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	4b60      	ldr	r3, [pc, #384]	@ (800327c <HAL_GPIO_Init+0x30c>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fe:	4a5f      	ldr	r2, [pc, #380]	@ (800327c <HAL_GPIO_Init+0x30c>)
 8003100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003104:	6453      	str	r3, [r2, #68]	@ 0x44
 8003106:	4b5d      	ldr	r3, [pc, #372]	@ (800327c <HAL_GPIO_Init+0x30c>)
 8003108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003112:	4a5b      	ldr	r2, [pc, #364]	@ (8003280 <HAL_GPIO_Init+0x310>)
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	089b      	lsrs	r3, r3, #2
 8003118:	3302      	adds	r3, #2
 800311a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800311e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	220f      	movs	r2, #15
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	43db      	mvns	r3, r3
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	4013      	ands	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a52      	ldr	r2, [pc, #328]	@ (8003284 <HAL_GPIO_Init+0x314>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d02b      	beq.n	8003196 <HAL_GPIO_Init+0x226>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a51      	ldr	r2, [pc, #324]	@ (8003288 <HAL_GPIO_Init+0x318>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d025      	beq.n	8003192 <HAL_GPIO_Init+0x222>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a50      	ldr	r2, [pc, #320]	@ (800328c <HAL_GPIO_Init+0x31c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d01f      	beq.n	800318e <HAL_GPIO_Init+0x21e>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a4f      	ldr	r2, [pc, #316]	@ (8003290 <HAL_GPIO_Init+0x320>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d019      	beq.n	800318a <HAL_GPIO_Init+0x21a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a4e      	ldr	r2, [pc, #312]	@ (8003294 <HAL_GPIO_Init+0x324>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d013      	beq.n	8003186 <HAL_GPIO_Init+0x216>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a4d      	ldr	r2, [pc, #308]	@ (8003298 <HAL_GPIO_Init+0x328>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d00d      	beq.n	8003182 <HAL_GPIO_Init+0x212>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a4c      	ldr	r2, [pc, #304]	@ (800329c <HAL_GPIO_Init+0x32c>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d007      	beq.n	800317e <HAL_GPIO_Init+0x20e>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a4b      	ldr	r2, [pc, #300]	@ (80032a0 <HAL_GPIO_Init+0x330>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d101      	bne.n	800317a <HAL_GPIO_Init+0x20a>
 8003176:	2307      	movs	r3, #7
 8003178:	e00e      	b.n	8003198 <HAL_GPIO_Init+0x228>
 800317a:	2308      	movs	r3, #8
 800317c:	e00c      	b.n	8003198 <HAL_GPIO_Init+0x228>
 800317e:	2306      	movs	r3, #6
 8003180:	e00a      	b.n	8003198 <HAL_GPIO_Init+0x228>
 8003182:	2305      	movs	r3, #5
 8003184:	e008      	b.n	8003198 <HAL_GPIO_Init+0x228>
 8003186:	2304      	movs	r3, #4
 8003188:	e006      	b.n	8003198 <HAL_GPIO_Init+0x228>
 800318a:	2303      	movs	r3, #3
 800318c:	e004      	b.n	8003198 <HAL_GPIO_Init+0x228>
 800318e:	2302      	movs	r3, #2
 8003190:	e002      	b.n	8003198 <HAL_GPIO_Init+0x228>
 8003192:	2301      	movs	r3, #1
 8003194:	e000      	b.n	8003198 <HAL_GPIO_Init+0x228>
 8003196:	2300      	movs	r3, #0
 8003198:	69fa      	ldr	r2, [r7, #28]
 800319a:	f002 0203 	and.w	r2, r2, #3
 800319e:	0092      	lsls	r2, r2, #2
 80031a0:	4093      	lsls	r3, r2
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031a8:	4935      	ldr	r1, [pc, #212]	@ (8003280 <HAL_GPIO_Init+0x310>)
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	089b      	lsrs	r3, r3, #2
 80031ae:	3302      	adds	r3, #2
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031b6:	4b3b      	ldr	r3, [pc, #236]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	43db      	mvns	r3, r3
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	4013      	ands	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031da:	4a32      	ldr	r2, [pc, #200]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031e0:	4b30      	ldr	r3, [pc, #192]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	43db      	mvns	r3, r3
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	4013      	ands	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d003      	beq.n	8003204 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	4313      	orrs	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003204:	4a27      	ldr	r2, [pc, #156]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800320a:	4b26      	ldr	r3, [pc, #152]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	43db      	mvns	r3, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4013      	ands	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	4313      	orrs	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800322e:	4a1d      	ldr	r2, [pc, #116]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003234:	4b1b      	ldr	r3, [pc, #108]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	43db      	mvns	r3, r3
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	4013      	ands	r3, r2
 8003242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d003      	beq.n	8003258 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003258:	4a12      	ldr	r2, [pc, #72]	@ (80032a4 <HAL_GPIO_Init+0x334>)
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	3301      	adds	r3, #1
 8003262:	61fb      	str	r3, [r7, #28]
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	2b0f      	cmp	r3, #15
 8003268:	f67f ae90 	bls.w	8002f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800326c:	bf00      	nop
 800326e:	bf00      	nop
 8003270:	3724      	adds	r7, #36	@ 0x24
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	40023800 	.word	0x40023800
 8003280:	40013800 	.word	0x40013800
 8003284:	40020000 	.word	0x40020000
 8003288:	40020400 	.word	0x40020400
 800328c:	40020800 	.word	0x40020800
 8003290:	40020c00 	.word	0x40020c00
 8003294:	40021000 	.word	0x40021000
 8003298:	40021400 	.word	0x40021400
 800329c:	40021800 	.word	0x40021800
 80032a0:	40021c00 	.word	0x40021c00
 80032a4:	40013c00 	.word	0x40013c00

080032a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	460b      	mov	r3, r1
 80032b2:	807b      	strh	r3, [r7, #2]
 80032b4:	4613      	mov	r3, r2
 80032b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032b8:	787b      	ldrb	r3, [r7, #1]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d003      	beq.n	80032c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032be:	887a      	ldrh	r2, [r7, #2]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032c4:	e003      	b.n	80032ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032c6:	887b      	ldrh	r3, [r7, #2]
 80032c8:	041a      	lsls	r2, r3, #16
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	619a      	str	r2, [r3, #24]
}
 80032ce:	bf00      	nop
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
	...

080032dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e12b      	b.n	8003546 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fe fb52 	bl	80019ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2224      	movs	r2, #36	@ 0x24
 800330c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0201 	bic.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800332e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800333e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003340:	f003 fb88 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8003344:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	4a81      	ldr	r2, [pc, #516]	@ (8003550 <HAL_I2C_Init+0x274>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d807      	bhi.n	8003360 <HAL_I2C_Init+0x84>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4a80      	ldr	r2, [pc, #512]	@ (8003554 <HAL_I2C_Init+0x278>)
 8003354:	4293      	cmp	r3, r2
 8003356:	bf94      	ite	ls
 8003358:	2301      	movls	r3, #1
 800335a:	2300      	movhi	r3, #0
 800335c:	b2db      	uxtb	r3, r3
 800335e:	e006      	b.n	800336e <HAL_I2C_Init+0x92>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4a7d      	ldr	r2, [pc, #500]	@ (8003558 <HAL_I2C_Init+0x27c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	bf94      	ite	ls
 8003368:	2301      	movls	r3, #1
 800336a:	2300      	movhi	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e0e7      	b.n	8003546 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4a78      	ldr	r2, [pc, #480]	@ (800355c <HAL_I2C_Init+0x280>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	0c9b      	lsrs	r3, r3, #18
 8003380:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	430a      	orrs	r2, r1
 8003394:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003550 <HAL_I2C_Init+0x274>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d802      	bhi.n	80033b0 <HAL_I2C_Init+0xd4>
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	3301      	adds	r3, #1
 80033ae:	e009      	b.n	80033c4 <HAL_I2C_Init+0xe8>
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033b6:	fb02 f303 	mul.w	r3, r2, r3
 80033ba:	4a69      	ldr	r2, [pc, #420]	@ (8003560 <HAL_I2C_Init+0x284>)
 80033bc:	fba2 2303 	umull	r2, r3, r2, r3
 80033c0:	099b      	lsrs	r3, r3, #6
 80033c2:	3301      	adds	r3, #1
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	430b      	orrs	r3, r1
 80033ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	495c      	ldr	r1, [pc, #368]	@ (8003550 <HAL_I2C_Init+0x274>)
 80033e0:	428b      	cmp	r3, r1
 80033e2:	d819      	bhi.n	8003418 <HAL_I2C_Init+0x13c>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1e59      	subs	r1, r3, #1
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80033f2:	1c59      	adds	r1, r3, #1
 80033f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033f8:	400b      	ands	r3, r1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <HAL_I2C_Init+0x138>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	1e59      	subs	r1, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	fbb1 f3f3 	udiv	r3, r1, r3
 800340c:	3301      	adds	r3, #1
 800340e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003412:	e051      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003414:	2304      	movs	r3, #4
 8003416:	e04f      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d111      	bne.n	8003444 <HAL_I2C_Init+0x168>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	1e58      	subs	r0, r3, #1
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6859      	ldr	r1, [r3, #4]
 8003428:	460b      	mov	r3, r1
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	440b      	add	r3, r1
 800342e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003432:	3301      	adds	r3, #1
 8003434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003438:	2b00      	cmp	r3, #0
 800343a:	bf0c      	ite	eq
 800343c:	2301      	moveq	r3, #1
 800343e:	2300      	movne	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	e012      	b.n	800346a <HAL_I2C_Init+0x18e>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1e58      	subs	r0, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	0099      	lsls	r1, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	fbb0 f3f3 	udiv	r3, r0, r3
 800345a:	3301      	adds	r3, #1
 800345c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003460:	2b00      	cmp	r3, #0
 8003462:	bf0c      	ite	eq
 8003464:	2301      	moveq	r3, #1
 8003466:	2300      	movne	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_I2C_Init+0x196>
 800346e:	2301      	movs	r3, #1
 8003470:	e022      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10e      	bne.n	8003498 <HAL_I2C_Init+0x1bc>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1e58      	subs	r0, r3, #1
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6859      	ldr	r1, [r3, #4]
 8003482:	460b      	mov	r3, r1
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	440b      	add	r3, r1
 8003488:	fbb0 f3f3 	udiv	r3, r0, r3
 800348c:	3301      	adds	r3, #1
 800348e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003496:	e00f      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1e58      	subs	r0, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	0099      	lsls	r1, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ae:	3301      	adds	r3, #1
 80034b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	6809      	ldr	r1, [r1, #0]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6911      	ldr	r1, [r2, #16]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	68d2      	ldr	r2, [r2, #12]
 80034f2:	4311      	orrs	r1, r2
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	430b      	orrs	r3, r1
 80034fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	000186a0 	.word	0x000186a0
 8003554:	001e847f 	.word	0x001e847f
 8003558:	003d08ff 	.word	0x003d08ff
 800355c:	431bde83 	.word	0x431bde83
 8003560:	10624dd3 	.word	0x10624dd3

08003564 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003576:	2b80      	cmp	r3, #128	@ 0x80
 8003578:	d103      	bne.n	8003582 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2200      	movs	r2, #0
 8003580:	611a      	str	r2, [r3, #16]
  }
}
 8003582:	bf00      	nop
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr

0800358e <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b088      	sub	sp, #32
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a6:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035b6:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
 80035ba:	2b10      	cmp	r3, #16
 80035bc:	d003      	beq.n	80035c6 <HAL_I2C_EV_IRQHandler+0x38>
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	2b40      	cmp	r3, #64	@ 0x40
 80035c2:	f040 80c1 	bne.w	8003748 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10d      	bne.n	80035fc <HAL_I2C_EV_IRQHandler+0x6e>
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80035e6:	d003      	beq.n	80035f0 <HAL_I2C_EV_IRQHandler+0x62>
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80035ee:	d101      	bne.n	80035f4 <HAL_I2C_EV_IRQHandler+0x66>
 80035f0:	2301      	movs	r3, #1
 80035f2:	e000      	b.n	80035f6 <HAL_I2C_EV_IRQHandler+0x68>
 80035f4:	2300      	movs	r3, #0
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	f000 8132 	beq.w	8003860 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00c      	beq.n	8003620 <HAL_I2C_EV_IRQHandler+0x92>
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	0a5b      	lsrs	r3, r3, #9
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d006      	beq.n	8003620 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f001 fb80 	bl	8004d18 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 fcf8 	bl	800400e <I2C_Master_SB>
 800361e:	e092      	b.n	8003746 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	08db      	lsrs	r3, r3, #3
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d009      	beq.n	8003640 <HAL_I2C_EV_IRQHandler+0xb2>
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	0a5b      	lsrs	r3, r3, #9
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 fd6e 	bl	800411a <I2C_Master_ADD10>
 800363e:	e082      	b.n	8003746 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	085b      	lsrs	r3, r3, #1
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d009      	beq.n	8003660 <HAL_I2C_EV_IRQHandler+0xd2>
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	0a5b      	lsrs	r3, r3, #9
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 fd88 	bl	800416e <I2C_Master_ADDR>
 800365e:	e072      	b.n	8003746 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	089b      	lsrs	r3, r3, #2
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d03b      	beq.n	80036e4 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003676:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800367a:	f000 80f3 	beq.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	09db      	lsrs	r3, r3, #7
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00f      	beq.n	80036aa <HAL_I2C_EV_IRQHandler+0x11c>
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	0a9b      	lsrs	r3, r3, #10
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d009      	beq.n	80036aa <HAL_I2C_EV_IRQHandler+0x11c>
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	089b      	lsrs	r3, r3, #2
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d103      	bne.n	80036aa <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f94c 	bl	8003940 <I2C_MasterTransmit_TXE>
 80036a8:	e04d      	b.n	8003746 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	089b      	lsrs	r3, r3, #2
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 80d6 	beq.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	0a5b      	lsrs	r3, r3, #9
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 80cf 	beq.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80036c6:	7bbb      	ldrb	r3, [r7, #14]
 80036c8:	2b21      	cmp	r3, #33	@ 0x21
 80036ca:	d103      	bne.n	80036d4 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f9d3 	bl	8003a78 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036d2:	e0c7      	b.n	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
 80036d6:	2b40      	cmp	r3, #64	@ 0x40
 80036d8:	f040 80c4 	bne.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 fa41 	bl	8003b64 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036e2:	e0bf      	b.n	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036f2:	f000 80b7 	beq.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	099b      	lsrs	r3, r3, #6
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00f      	beq.n	8003722 <HAL_I2C_EV_IRQHandler+0x194>
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	0a9b      	lsrs	r3, r3, #10
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d009      	beq.n	8003722 <HAL_I2C_EV_IRQHandler+0x194>
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	089b      	lsrs	r3, r3, #2
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d103      	bne.n	8003722 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 faba 	bl	8003c94 <I2C_MasterReceive_RXNE>
 8003720:	e011      	b.n	8003746 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	089b      	lsrs	r3, r3, #2
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 809a 	beq.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	0a5b      	lsrs	r3, r3, #9
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	f000 8093 	beq.w	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 fb70 	bl	8003e24 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003744:	e08e      	b.n	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003746:	e08d      	b.n	8003864 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d004      	beq.n	800375a <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	61fb      	str	r3, [r7, #28]
 8003758:	e007      	b.n	800376a <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	085b      	lsrs	r3, r3, #1
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b00      	cmp	r3, #0
 8003774:	d012      	beq.n	800379c <HAL_I2C_EV_IRQHandler+0x20e>
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	0a5b      	lsrs	r3, r3, #9
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00c      	beq.n	800379c <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003792:	69b9      	ldr	r1, [r7, #24]
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 ff39 	bl	800460c <I2C_Slave_ADDR>
 800379a:	e066      	b.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d009      	beq.n	80037bc <HAL_I2C_EV_IRQHandler+0x22e>
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	0a5b      	lsrs	r3, r3, #9
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 ff73 	bl	80046a0 <I2C_Slave_STOPF>
 80037ba:	e056      	b.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80037bc:	7bbb      	ldrb	r3, [r7, #14]
 80037be:	2b21      	cmp	r3, #33	@ 0x21
 80037c0:	d002      	beq.n	80037c8 <HAL_I2C_EV_IRQHandler+0x23a>
 80037c2:	7bbb      	ldrb	r3, [r7, #14]
 80037c4:	2b29      	cmp	r3, #41	@ 0x29
 80037c6:	d125      	bne.n	8003814 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	09db      	lsrs	r3, r3, #7
 80037cc:	f003 0301 	and.w	r3, r3, #1
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00f      	beq.n	80037f4 <HAL_I2C_EV_IRQHandler+0x266>
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	0a9b      	lsrs	r3, r3, #10
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d009      	beq.n	80037f4 <HAL_I2C_EV_IRQHandler+0x266>
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	089b      	lsrs	r3, r3, #2
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d103      	bne.n	80037f4 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 fe4f 	bl	8004490 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037f2:	e039      	b.n	8003868 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	089b      	lsrs	r3, r3, #2
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d033      	beq.n	8003868 <HAL_I2C_EV_IRQHandler+0x2da>
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	0a5b      	lsrs	r3, r3, #9
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d02d      	beq.n	8003868 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 fe7c 	bl	800450a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003812:	e029      	b.n	8003868 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	099b      	lsrs	r3, r3, #6
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00f      	beq.n	8003840 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	0a9b      	lsrs	r3, r3, #10
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d009      	beq.n	8003840 <HAL_I2C_EV_IRQHandler+0x2b2>
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	089b      	lsrs	r3, r3, #2
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d103      	bne.n	8003840 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 fe87 	bl	800454c <I2C_SlaveReceive_RXNE>
 800383e:	e014      	b.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	089b      	lsrs	r3, r3, #2
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00e      	beq.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	0a5b      	lsrs	r3, r3, #9
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b00      	cmp	r3, #0
 8003856:	d008      	beq.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 feb5 	bl	80045c8 <I2C_SlaveReceive_BTF>
 800385e:	e004      	b.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003860:	bf00      	nop
 8003862:	e002      	b.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003864:	bf00      	nop
 8003866:	e000      	b.n	800386a <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003868:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800386a:	3720      	adds	r7, #32
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	70fb      	strb	r3, [r7, #3]
 80038cc:	4613      	mov	r3, r2
 80038ce:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800394e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003956:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003962:	2b00      	cmp	r3, #0
 8003964:	d150      	bne.n	8003a08 <I2C_MasterTransmit_TXE+0xc8>
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	2b21      	cmp	r3, #33	@ 0x21
 800396a:	d14d      	bne.n	8003a08 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b08      	cmp	r3, #8
 8003970:	d01d      	beq.n	80039ae <I2C_MasterTransmit_TXE+0x6e>
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b20      	cmp	r3, #32
 8003976:	d01a      	beq.n	80039ae <I2C_MasterTransmit_TXE+0x6e>
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800397e:	d016      	beq.n	80039ae <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800398e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2211      	movs	r2, #17
 8003994:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff ff62 	bl	8003870 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039ac:	e060      	b.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	685a      	ldr	r2, [r3, #4]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039bc:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039cc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b40      	cmp	r3, #64	@ 0x40
 80039e6:	d107      	bne.n	80039f8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7ff ff7d 	bl	80038f0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039f6:	e03b      	b.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff ff35 	bl	8003870 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a06:	e033      	b.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b21      	cmp	r3, #33	@ 0x21
 8003a0c:	d005      	beq.n	8003a1a <I2C_MasterTransmit_TXE+0xda>
 8003a0e:	7bbb      	ldrb	r3, [r7, #14]
 8003a10:	2b40      	cmp	r3, #64	@ 0x40
 8003a12:	d12d      	bne.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	2b22      	cmp	r3, #34	@ 0x22
 8003a18:	d12a      	bne.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d108      	bne.n	8003a36 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a32:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003a34:	e01c      	b.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b40      	cmp	r3, #64	@ 0x40
 8003a40:	d103      	bne.n	8003a4a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f88e 	bl	8003b64 <I2C_MemoryTransmit_TXE_BTF>
}
 8003a48:	e012      	b.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4e:	781a      	ldrb	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5a:	1c5a      	adds	r2, r3, #1
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	3b01      	subs	r3, #1
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a6e:	e7ff      	b.n	8003a70 <I2C_MasterTransmit_TXE+0x130>
 8003a70:	bf00      	nop
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b21      	cmp	r3, #33	@ 0x21
 8003a90:	d164      	bne.n	8003b5c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d012      	beq.n	8003ac2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	781a      	ldrb	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aac:	1c5a      	adds	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003ac0:	e04c      	b.n	8003b5c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d01d      	beq.n	8003b04 <I2C_MasterTransmit_BTF+0x8c>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2b20      	cmp	r3, #32
 8003acc:	d01a      	beq.n	8003b04 <I2C_MasterTransmit_BTF+0x8c>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ad4:	d016      	beq.n	8003b04 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ae4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2211      	movs	r2, #17
 8003aea:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f7ff feb7 	bl	8003870 <HAL_I2C_MasterTxCpltCallback>
}
 8003b02:	e02b      	b.n	8003b5c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b12:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b22:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2220      	movs	r2, #32
 8003b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b40      	cmp	r3, #64	@ 0x40
 8003b3c:	d107      	bne.n	8003b4e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7ff fed2 	bl	80038f0 <HAL_I2C_MemTxCpltCallback>
}
 8003b4c:	e006      	b.n	8003b5c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7ff fe8a 	bl	8003870 <HAL_I2C_MasterTxCpltCallback>
}
 8003b5c:	bf00      	nop
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b72:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11d      	bne.n	8003bb8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d10b      	bne.n	8003b9c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b94:	1c9a      	adds	r2, r3, #2
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003b9a:	e077      	b.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	121b      	asrs	r3, r3, #8
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bb6:	e069      	b.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d10b      	bne.n	8003bd8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd0:	1c5a      	adds	r2, r3, #1
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bd6:	e059      	b.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d152      	bne.n	8003c86 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	2b22      	cmp	r3, #34	@ 0x22
 8003be4:	d10d      	bne.n	8003c02 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bf4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c00:	e044      	b.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d015      	beq.n	8003c38 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
 8003c0e:	2b21      	cmp	r3, #33	@ 0x21
 8003c10:	d112      	bne.n	8003c38 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	781a      	ldrb	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c36:	e029      	b.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d124      	bne.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	2b21      	cmp	r3, #33	@ 0x21
 8003c46:	d121      	bne.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c56:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c66:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2220      	movs	r2, #32
 8003c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7ff fe36 	bl	80038f0 <HAL_I2C_MemTxCpltCallback>
}
 8003c84:	e002      	b.n	8003c8c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7ff fc6c 	bl	8003564 <I2C_Flush_DR>
}
 8003c8c:	bf00      	nop
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b22      	cmp	r3, #34	@ 0x22
 8003ca6:	f040 80b9 	bne.w	8003e1c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cae:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b03      	cmp	r3, #3
 8003cbc:	d921      	bls.n	8003d02 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	691a      	ldr	r2, [r3, #16]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	f040 8096 	bne.w	8003e1c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cfe:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003d00:	e08c      	b.n	8003e1c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d07f      	beq.n	8003e0a <I2C_MasterReceive_RXNE+0x176>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d002      	beq.n	8003d16 <I2C_MasterReceive_RXNE+0x82>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d179      	bne.n	8003e0a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 ffcc 	bl	8004cb4 <I2C_WaitOnSTOPRequestThroughIT>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d14c      	bne.n	8003dbc <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d30:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d40:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	1c5a      	adds	r2, r3, #1
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	3b01      	subs	r3, #1
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b40      	cmp	r3, #64	@ 0x40
 8003d7a:	d10a      	bne.n	8003d92 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7ff fdba 	bl	8003904 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d90:	e044      	b.n	8003e1c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d002      	beq.n	8003da6 <I2C_MasterReceive_RXNE+0x112>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d103      	bne.n	8003dae <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	631a      	str	r2, [r3, #48]	@ 0x30
 8003dac:	e002      	b.n	8003db4 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2212      	movs	r2, #18
 8003db2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff fd65 	bl	8003884 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dba:	e02f      	b.n	8003e1c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dca:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	691a      	ldr	r2, [r3, #16]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	b2d2      	uxtb	r2, r2
 8003dd8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	1c5a      	adds	r2, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7ff fd88 	bl	8003918 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e08:	e008      	b.n	8003e1c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e18:	605a      	str	r2, [r3, #4]
}
 8003e1a:	e7ff      	b.n	8003e1c <I2C_MasterReceive_RXNE+0x188>
 8003e1c:	bf00      	nop
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e30:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d11b      	bne.n	8003e74 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e4a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	691a      	ldr	r2, [r3, #16]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003e72:	e0c8      	b.n	8004006 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2b03      	cmp	r3, #3
 8003e7c:	d129      	bne.n	8003ed2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e8c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d00a      	beq.n	8003eaa <I2C_MasterReceive_BTF+0x86>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d007      	beq.n	8003eaa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebc:	1c5a      	adds	r2, r3, #1
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	3b01      	subs	r3, #1
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ed0:	e099      	b.n	8004006 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	f040 8081 	bne.w	8003fe0 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d002      	beq.n	8003eea <I2C_MasterReceive_BTF+0xc6>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2b10      	cmp	r3, #16
 8003ee8:	d108      	bne.n	8003efc <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	e019      	b.n	8003f30 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d002      	beq.n	8003f08 <I2C_MasterReceive_BTF+0xe4>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d108      	bne.n	8003f1a <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	e00a      	b.n	8003f30 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2b10      	cmp	r3, #16
 8003f1e:	d007      	beq.n	8003f30 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f2e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691a      	ldr	r2, [r3, #16]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	1c5a      	adds	r2, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	691a      	ldr	r2, [r3, #16]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003f8a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b40      	cmp	r3, #64	@ 0x40
 8003f9e:	d10a      	bne.n	8003fb6 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7ff fca8 	bl	8003904 <HAL_I2C_MemRxCpltCallback>
}
 8003fb4:	e027      	b.n	8004006 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b08      	cmp	r3, #8
 8003fc2:	d002      	beq.n	8003fca <I2C_MasterReceive_BTF+0x1a6>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	d103      	bne.n	8003fd2 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fd0:	e002      	b.n	8003fd8 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2212      	movs	r2, #18
 8003fd6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f7ff fc53 	bl	8003884 <HAL_I2C_MasterRxCpltCallback>
}
 8003fde:	e012      	b.n	8004006 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	691a      	ldr	r2, [r3, #16]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800400e:	b480      	push	{r7}
 8004010:	b083      	sub	sp, #12
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b40      	cmp	r3, #64	@ 0x40
 8004020:	d117      	bne.n	8004052 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004026:	2b00      	cmp	r3, #0
 8004028:	d109      	bne.n	800403e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402e:	b2db      	uxtb	r3, r3
 8004030:	461a      	mov	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800403a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800403c:	e067      	b.n	800410e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004042:	b2db      	uxtb	r3, r3
 8004044:	f043 0301 	orr.w	r3, r3, #1
 8004048:	b2da      	uxtb	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	611a      	str	r2, [r3, #16]
}
 8004050:	e05d      	b.n	800410e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800405a:	d133      	bne.n	80040c4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b21      	cmp	r3, #33	@ 0x21
 8004066:	d109      	bne.n	800407c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406c:	b2db      	uxtb	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004078:	611a      	str	r2, [r3, #16]
 800407a:	e008      	b.n	800408e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	b2da      	uxtb	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004092:	2b00      	cmp	r3, #0
 8004094:	d004      	beq.n	80040a0 <I2C_Master_SB+0x92>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800409a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409c:	2b00      	cmp	r3, #0
 800409e:	d108      	bne.n	80040b2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d032      	beq.n	800410e <I2C_Master_SB+0x100>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d02d      	beq.n	800410e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040c0:	605a      	str	r2, [r3, #4]
}
 80040c2:	e024      	b.n	800410e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10e      	bne.n	80040ea <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	11db      	asrs	r3, r3, #7
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	f003 0306 	and.w	r3, r3, #6
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	f063 030f 	orn	r3, r3, #15
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	611a      	str	r2, [r3, #16]
}
 80040e8:	e011      	b.n	800410e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d10d      	bne.n	800410e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	11db      	asrs	r3, r3, #7
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	f003 0306 	and.w	r3, r3, #6
 8004100:	b2db      	uxtb	r3, r3
 8004102:	f063 030e 	orn	r3, r3, #14
 8004106:	b2da      	uxtb	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	611a      	str	r2, [r3, #16]
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800411a:	b480      	push	{r7}
 800411c:	b083      	sub	sp, #12
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004126:	b2da      	uxtb	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004132:	2b00      	cmp	r3, #0
 8004134:	d004      	beq.n	8004140 <I2C_Master_ADD10+0x26>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800413c:	2b00      	cmp	r3, #0
 800413e:	d108      	bne.n	8004152 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00c      	beq.n	8004162 <I2C_Master_ADD10+0x48>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414e:	2b00      	cmp	r3, #0
 8004150:	d007      	beq.n	8004162 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004160:	605a      	str	r2, [r3, #4]
  }
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr

0800416e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800416e:	b480      	push	{r7}
 8004170:	b091      	sub	sp, #68	@ 0x44
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800417c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004184:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b22      	cmp	r3, #34	@ 0x22
 8004196:	f040 8169 	bne.w	800446c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10f      	bne.n	80041c2 <I2C_Master_ADDR+0x54>
 80041a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80041a6:	2b40      	cmp	r3, #64	@ 0x40
 80041a8:	d10b      	bne.n	80041c2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041aa:	2300      	movs	r3, #0
 80041ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80041be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c0:	e160      	b.n	8004484 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d11d      	bne.n	8004206 <I2C_Master_ADDR+0x98>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80041d2:	d118      	bne.n	8004206 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041d4:	2300      	movs	r3, #0
 80041d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041f8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	651a      	str	r2, [r3, #80]	@ 0x50
 8004204:	e13e      	b.n	8004484 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	d113      	bne.n	8004238 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004210:	2300      	movs	r3, #0
 8004212:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004224:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	e115      	b.n	8004464 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b01      	cmp	r3, #1
 8004240:	f040 808a 	bne.w	8004358 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004246:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800424a:	d137      	bne.n	80042bc <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800425a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004266:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800426a:	d113      	bne.n	8004294 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800427a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800427c:	2300      	movs	r3, #0
 800427e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004292:	e0e7      	b.n	8004464 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004294:	2300      	movs	r3, #0
 8004296:	623b      	str	r3, [r7, #32]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	623b      	str	r3, [r7, #32]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	623b      	str	r3, [r7, #32]
 80042a8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	e0d3      	b.n	8004464 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80042bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d02e      	beq.n	8004320 <I2C_Master_ADDR+0x1b2>
 80042c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d02b      	beq.n	8004320 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80042c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ca:	2b12      	cmp	r3, #18
 80042cc:	d102      	bne.n	80042d4 <I2C_Master_ADDR+0x166>
 80042ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d125      	bne.n	8004320 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80042d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d00e      	beq.n	80042f8 <I2C_Master_ADDR+0x18a>
 80042da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d00b      	beq.n	80042f8 <I2C_Master_ADDR+0x18a>
 80042e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e2:	2b10      	cmp	r3, #16
 80042e4:	d008      	beq.n	80042f8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	e007      	b.n	8004308 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004306:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004308:	2300      	movs	r3, #0
 800430a:	61fb      	str	r3, [r7, #28]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	61fb      	str	r3, [r7, #28]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	61fb      	str	r3, [r7, #28]
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	e0a1      	b.n	8004464 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800432e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004330:	2300      	movs	r3, #0
 8004332:	61bb      	str	r3, [r7, #24]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	61bb      	str	r3, [r7, #24]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	61bb      	str	r3, [r7, #24]
 8004344:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e085      	b.n	8004464 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435c:	b29b      	uxth	r3, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d14d      	bne.n	80043fe <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004364:	2b04      	cmp	r3, #4
 8004366:	d016      	beq.n	8004396 <I2C_Master_ADDR+0x228>
 8004368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436a:	2b02      	cmp	r3, #2
 800436c:	d013      	beq.n	8004396 <I2C_Master_ADDR+0x228>
 800436e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004370:	2b10      	cmp	r3, #16
 8004372:	d010      	beq.n	8004396 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004382:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	e007      	b.n	80043a6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043a4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043b4:	d117      	bne.n	80043e6 <I2C_Master_ADDR+0x278>
 80043b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043bc:	d00b      	beq.n	80043d6 <I2C_Master_ADDR+0x268>
 80043be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d008      	beq.n	80043d6 <I2C_Master_ADDR+0x268>
 80043c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d005      	beq.n	80043d6 <I2C_Master_ADDR+0x268>
 80043ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d002      	beq.n	80043d6 <I2C_Master_ADDR+0x268>
 80043d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d2:	2b20      	cmp	r3, #32
 80043d4:	d107      	bne.n	80043e6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685a      	ldr	r2, [r3, #4]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80043e4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	617b      	str	r3, [r7, #20]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	617b      	str	r3, [r7, #20]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	e032      	b.n	8004464 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800440c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004418:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800441c:	d117      	bne.n	800444e <I2C_Master_ADDR+0x2e0>
 800441e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004420:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004424:	d00b      	beq.n	800443e <I2C_Master_ADDR+0x2d0>
 8004426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004428:	2b01      	cmp	r3, #1
 800442a:	d008      	beq.n	800443e <I2C_Master_ADDR+0x2d0>
 800442c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800442e:	2b08      	cmp	r3, #8
 8004430:	d005      	beq.n	800443e <I2C_Master_ADDR+0x2d0>
 8004432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004434:	2b10      	cmp	r3, #16
 8004436:	d002      	beq.n	800443e <I2C_Master_ADDR+0x2d0>
 8004438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443a:	2b20      	cmp	r3, #32
 800443c:	d107      	bne.n	800444e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800444c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800444e:	2300      	movs	r3, #0
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	613b      	str	r3, [r7, #16]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800446a:	e00b      	b.n	8004484 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	60fb      	str	r3, [r7, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	68fb      	ldr	r3, [r7, #12]
}
 8004482:	e7ff      	b.n	8004484 <I2C_Master_ADDR+0x316>
 8004484:	bf00      	nop
 8004486:	3744      	adds	r7, #68	@ 0x44
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800449e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d02b      	beq.n	8004502 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ae:	781a      	ldrb	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d114      	bne.n	8004502 <I2C_SlaveTransmit_TXE+0x72>
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
 80044da:	2b29      	cmp	r3, #41	@ 0x29
 80044dc:	d111      	bne.n	8004502 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ec:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2221      	movs	r2, #33	@ 0x21
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2228      	movs	r2, #40	@ 0x28
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7ff f9cb 	bl	8003898 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004502:	bf00      	nop
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004516:	b29b      	uxth	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d011      	beq.n	8004540 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	781a      	ldrb	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800455a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004560:	b29b      	uxth	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d02c      	beq.n	80045c0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	691a      	ldr	r2, [r3, #16]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	b2d2      	uxtb	r2, r2
 8004572:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004578:	1c5a      	adds	r2, r3, #1
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004582:	b29b      	uxth	r3, r3
 8004584:	3b01      	subs	r3, #1
 8004586:	b29a      	uxth	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d114      	bne.n	80045c0 <I2C_SlaveReceive_RXNE+0x74>
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	2b2a      	cmp	r3, #42	@ 0x2a
 800459a:	d111      	bne.n	80045c0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045aa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2222      	movs	r2, #34	@ 0x22
 80045b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2228      	movs	r2, #40	@ 0x28
 80045b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7ff f976 	bl	80038ac <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80045c0:	bf00      	nop
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d012      	beq.n	8004600 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e4:	b2d2      	uxtb	r2, r2
 80045e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ec:	1c5a      	adds	r2, r3, #1
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004616:	2300      	movs	r3, #0
 8004618:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004620:	b2db      	uxtb	r3, r3
 8004622:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004626:	2b28      	cmp	r3, #40	@ 0x28
 8004628:	d127      	bne.n	800467a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004638:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	089b      	lsrs	r3, r3, #2
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004646:	2301      	movs	r3, #1
 8004648:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	09db      	lsrs	r3, r3, #7
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d103      	bne.n	800465e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	81bb      	strh	r3, [r7, #12]
 800465c:	e002      	b.n	8004664 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800466c:	89ba      	ldrh	r2, [r7, #12]
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	4619      	mov	r1, r3
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff f924 	bl	80038c0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004678:	e00e      	b.n	8004698 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800467a:	2300      	movs	r3, #0
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	60bb      	str	r3, [r7, #8]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	60bb      	str	r3, [r7, #8]
 800468e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004698:	bf00      	nop
 800469a:	3710      	adds	r7, #16
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ae:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685a      	ldr	r2, [r3, #4]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046be:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80046c0:	2300      	movs	r3, #0
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	60bb      	str	r3, [r7, #8]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0201 	orr.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]
 80046dc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046ec:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046fc:	d172      	bne.n	80047e4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
 8004700:	2b22      	cmp	r3, #34	@ 0x22
 8004702:	d002      	beq.n	800470a <I2C_Slave_STOPF+0x6a>
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	2b2a      	cmp	r3, #42	@ 0x2a
 8004708:	d135      	bne.n	8004776 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	b29a      	uxth	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d005      	beq.n	800472e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	f043 0204 	orr.w	r2, r3, #4
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800473c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004742:	4618      	mov	r0, r3
 8004744:	f7fe fb1a 	bl	8002d7c <HAL_DMA_GetState>
 8004748:	4603      	mov	r3, r0
 800474a:	2b01      	cmp	r3, #1
 800474c:	d049      	beq.n	80047e2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004752:	4a69      	ldr	r2, [pc, #420]	@ (80048f8 <I2C_Slave_STOPF+0x258>)
 8004754:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475a:	4618      	mov	r0, r3
 800475c:	f7fe f962 	bl	8002a24 <HAL_DMA_Abort_IT>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d03d      	beq.n	80047e2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004770:	4610      	mov	r0, r2
 8004772:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004774:	e035      	b.n	80047e2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	b29a      	uxth	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004788:	b29b      	uxth	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d005      	beq.n	800479a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	f043 0204 	orr.w	r2, r3, #4
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7fe fae4 	bl	8002d7c <HAL_DMA_GetState>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d014      	beq.n	80047e4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047be:	4a4e      	ldr	r2, [pc, #312]	@ (80048f8 <I2C_Slave_STOPF+0x258>)
 80047c0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fe f92c 	bl	8002a24 <HAL_DMA_Abort_IT>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d008      	beq.n	80047e4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80047dc:	4610      	mov	r0, r2
 80047de:	4798      	blx	r3
 80047e0:	e000      	b.n	80047e4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047e2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d03e      	beq.n	800486c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	f003 0304 	and.w	r3, r3, #4
 80047f8:	2b04      	cmp	r3, #4
 80047fa:	d112      	bne.n	8004822 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691a      	ldr	r2, [r3, #16]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800482c:	2b40      	cmp	r3, #64	@ 0x40
 800482e:	d112      	bne.n	8004856 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	691a      	ldr	r2, [r3, #16]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484c:	b29b      	uxth	r3, r3
 800484e:	3b01      	subs	r3, #1
 8004850:	b29a      	uxth	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800485a:	b29b      	uxth	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004864:	f043 0204 	orr.w	r2, r3, #4
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004870:	2b00      	cmp	r3, #0
 8004872:	d003      	beq.n	800487c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f843 	bl	8004900 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800487a:	e039      	b.n	80048f0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800487c:	7bfb      	ldrb	r3, [r7, #15]
 800487e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004880:	d109      	bne.n	8004896 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2228      	movs	r2, #40	@ 0x28
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7ff f80b 	bl	80038ac <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b28      	cmp	r3, #40	@ 0x28
 80048a0:	d111      	bne.n	80048c6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a15      	ldr	r2, [pc, #84]	@ (80048fc <I2C_Slave_STOPF+0x25c>)
 80048a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7ff f80c 	bl	80038dc <HAL_I2C_ListenCpltCallback>
}
 80048c4:	e014      	b.n	80048f0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	2b22      	cmp	r3, #34	@ 0x22
 80048cc:	d002      	beq.n	80048d4 <I2C_Slave_STOPF+0x234>
 80048ce:	7bfb      	ldrb	r3, [r7, #15]
 80048d0:	2b22      	cmp	r3, #34	@ 0x22
 80048d2:	d10d      	bne.n	80048f0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2220      	movs	r2, #32
 80048de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7fe ffde 	bl	80038ac <HAL_I2C_SlaveRxCpltCallback>
}
 80048f0:	bf00      	nop
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	08004b65 	.word	0x08004b65
 80048fc:	ffff0000 	.word	0xffff0000

08004900 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800490e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004916:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004918:	7bbb      	ldrb	r3, [r7, #14]
 800491a:	2b10      	cmp	r3, #16
 800491c:	d002      	beq.n	8004924 <I2C_ITError+0x24>
 800491e:	7bbb      	ldrb	r3, [r7, #14]
 8004920:	2b40      	cmp	r3, #64	@ 0x40
 8004922:	d10a      	bne.n	800493a <I2C_ITError+0x3a>
 8004924:	7bfb      	ldrb	r3, [r7, #15]
 8004926:	2b22      	cmp	r3, #34	@ 0x22
 8004928:	d107      	bne.n	800493a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004938:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800493a:	7bfb      	ldrb	r3, [r7, #15]
 800493c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004940:	2b28      	cmp	r3, #40	@ 0x28
 8004942:	d107      	bne.n	8004954 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2228      	movs	r2, #40	@ 0x28
 800494e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004952:	e015      	b.n	8004980 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800495e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004962:	d00a      	beq.n	800497a <I2C_ITError+0x7a>
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b60      	cmp	r3, #96	@ 0x60
 8004968:	d007      	beq.n	800497a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800498a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800498e:	d162      	bne.n	8004a56 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800499e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d020      	beq.n	80049f0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049b2:	4a6a      	ldr	r2, [pc, #424]	@ (8004b5c <I2C_ITError+0x25c>)
 80049b4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fe f832 	bl	8002a24 <HAL_DMA_Abort_IT>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 8089 	beq.w	8004ada <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0201 	bic.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80049ea:	4610      	mov	r0, r2
 80049ec:	4798      	blx	r3
 80049ee:	e074      	b.n	8004ada <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	4a59      	ldr	r2, [pc, #356]	@ (8004b5c <I2C_ITError+0x25c>)
 80049f6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7fe f811 	bl	8002a24 <HAL_DMA_Abort_IT>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d068      	beq.n	8004ada <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a12:	2b40      	cmp	r3, #64	@ 0x40
 8004a14:	d10b      	bne.n	8004a2e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 0201 	bic.w	r2, r2, #1
 8004a3c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2220      	movs	r2, #32
 8004a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a50:	4610      	mov	r0, r2
 8004a52:	4798      	blx	r3
 8004a54:	e041      	b.n	8004ada <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b60      	cmp	r3, #96	@ 0x60
 8004a60:	d125      	bne.n	8004aae <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7a:	2b40      	cmp	r3, #64	@ 0x40
 8004a7c:	d10b      	bne.n	8004a96 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0201 	bic.w	r2, r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7fe ff40 	bl	800392c <HAL_I2C_AbortCpltCallback>
 8004aac:	e015      	b.n	8004ada <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab8:	2b40      	cmp	r3, #64	@ 0x40
 8004aba:	d10b      	bne.n	8004ad4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f7fe ff1f 	bl	8003918 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d10e      	bne.n	8004b08 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d109      	bne.n	8004b08 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d104      	bne.n	8004b08 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b16:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b1e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b24:	f003 0304 	and.w	r3, r3, #4
 8004b28:	2b04      	cmp	r3, #4
 8004b2a:	d113      	bne.n	8004b54 <I2C_ITError+0x254>
 8004b2c:	7bfb      	ldrb	r3, [r7, #15]
 8004b2e:	2b28      	cmp	r3, #40	@ 0x28
 8004b30:	d110      	bne.n	8004b54 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a0a      	ldr	r2, [pc, #40]	@ (8004b60 <I2C_ITError+0x260>)
 8004b36:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2220      	movs	r2, #32
 8004b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7fe fec4 	bl	80038dc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b54:	bf00      	nop
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	08004b65 	.word	0x08004b65
 8004b60:	ffff0000 	.word	0xffff0000

08004b64 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b74:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b7e:	4b4b      	ldr	r3, [pc, #300]	@ (8004cac <I2C_DMAAbort+0x148>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	08db      	lsrs	r3, r3, #3
 8004b84:	4a4a      	ldr	r2, [pc, #296]	@ (8004cb0 <I2C_DMAAbort+0x14c>)
 8004b86:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8a:	0a1a      	lsrs	r2, r3, #8
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	00da      	lsls	r2, r3, #3
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	f043 0220 	orr.w	r2, r3, #32
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004baa:	e00a      	b.n	8004bc2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bc0:	d0ea      	beq.n	8004b98 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bce:	2200      	movs	r2, #0
 8004bd0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bde:	2200      	movs	r2, #0
 8004be0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bf0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c04:	2200      	movs	r2, #0
 8004c06:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c14:	2200      	movs	r2, #0
 8004c16:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0201 	bic.w	r2, r2, #1
 8004c26:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b60      	cmp	r3, #96	@ 0x60
 8004c32:	d10e      	bne.n	8004c52 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2220      	movs	r2, #32
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2200      	movs	r2, #0
 8004c48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c4a:	6978      	ldr	r0, [r7, #20]
 8004c4c:	f7fe fe6e 	bl	800392c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c50:	e027      	b.n	8004ca2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c52:	7cfb      	ldrb	r3, [r7, #19]
 8004c54:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c58:	2b28      	cmp	r3, #40	@ 0x28
 8004c5a:	d117      	bne.n	8004c8c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0201 	orr.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c7a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2228      	movs	r2, #40	@ 0x28
 8004c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004c8a:	e007      	b.n	8004c9c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004c9c:	6978      	ldr	r0, [r7, #20]
 8004c9e:	f7fe fe3b 	bl	8003918 <HAL_I2C_ErrorCallback>
}
 8004ca2:	bf00      	nop
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	20000024 	.word	0x20000024
 8004cb0:	14f8b589 	.word	0x14f8b589

08004cb4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004cc0:	4b13      	ldr	r3, [pc, #76]	@ (8004d10 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	08db      	lsrs	r3, r3, #3
 8004cc6:	4a13      	ldr	r2, [pc, #76]	@ (8004d14 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ccc:	0a1a      	lsrs	r2, r3, #8
 8004cce:	4613      	mov	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d107      	bne.n	8004cf2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	f043 0220 	orr.w	r2, r3, #32
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e008      	b.n	8004d04 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d00:	d0e9      	beq.n	8004cd6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr
 8004d10:	20000024 	.word	0x20000024
 8004d14:	14f8b589 	.word	0x14f8b589

08004d18 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d24:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004d28:	d103      	bne.n	8004d32 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d30:	e007      	b.n	8004d42 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d36:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004d3a:	d102      	bne.n	8004d42 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2208      	movs	r2, #8
 8004d40:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b086      	sub	sp, #24
 8004d52:	af02      	add	r7, sp, #8
 8004d54:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e101      	b.n	8004f64 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d106      	bne.n	8004d80 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f007 fdae 	bl	800c8dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2203      	movs	r2, #3
 8004d84:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d8e:	d102      	bne.n	8004d96 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f004 f8cf 	bl	8008f3e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	7c1a      	ldrb	r2, [r3, #16]
 8004da8:	f88d 2000 	strb.w	r2, [sp]
 8004dac:	3304      	adds	r3, #4
 8004dae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004db0:	f003 ffae 	bl	8008d10 <USB_CoreInit>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d005      	beq.n	8004dc6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e0ce      	b.n	8004f64 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2100      	movs	r1, #0
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f004 f8c7 	bl	8008f60 <USB_SetCurrentMode>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d005      	beq.n	8004de4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e0bf      	b.n	8004f64 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004de4:	2300      	movs	r3, #0
 8004de6:	73fb      	strb	r3, [r7, #15]
 8004de8:	e04a      	b.n	8004e80 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004dea:	7bfa      	ldrb	r2, [r7, #15]
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	4613      	mov	r3, r2
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	4413      	add	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	440b      	add	r3, r1
 8004df8:	3315      	adds	r3, #21
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004dfe:	7bfa      	ldrb	r2, [r7, #15]
 8004e00:	6879      	ldr	r1, [r7, #4]
 8004e02:	4613      	mov	r3, r2
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	440b      	add	r3, r1
 8004e0c:	3314      	adds	r3, #20
 8004e0e:	7bfa      	ldrb	r2, [r7, #15]
 8004e10:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004e12:	7bfa      	ldrb	r2, [r7, #15]
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	b298      	uxth	r0, r3
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	00db      	lsls	r3, r3, #3
 8004e1e:	4413      	add	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	440b      	add	r3, r1
 8004e24:	332e      	adds	r3, #46	@ 0x2e
 8004e26:	4602      	mov	r2, r0
 8004e28:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004e2a:	7bfa      	ldrb	r2, [r7, #15]
 8004e2c:	6879      	ldr	r1, [r7, #4]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	4413      	add	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	440b      	add	r3, r1
 8004e38:	3318      	adds	r3, #24
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004e3e:	7bfa      	ldrb	r2, [r7, #15]
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	4613      	mov	r3, r2
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	4413      	add	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	440b      	add	r3, r1
 8004e4c:	331c      	adds	r3, #28
 8004e4e:	2200      	movs	r2, #0
 8004e50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004e52:	7bfa      	ldrb	r2, [r7, #15]
 8004e54:	6879      	ldr	r1, [r7, #4]
 8004e56:	4613      	mov	r3, r2
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	440b      	add	r3, r1
 8004e60:	3320      	adds	r3, #32
 8004e62:	2200      	movs	r2, #0
 8004e64:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004e66:	7bfa      	ldrb	r2, [r7, #15]
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	4413      	add	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	440b      	add	r3, r1
 8004e74:	3324      	adds	r3, #36	@ 0x24
 8004e76:	2200      	movs	r2, #0
 8004e78:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e7a:	7bfb      	ldrb	r3, [r7, #15]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	73fb      	strb	r3, [r7, #15]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	791b      	ldrb	r3, [r3, #4]
 8004e84:	7bfa      	ldrb	r2, [r7, #15]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d3af      	bcc.n	8004dea <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	73fb      	strb	r3, [r7, #15]
 8004e8e:	e044      	b.n	8004f1a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004e90:	7bfa      	ldrb	r2, [r7, #15]
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	4613      	mov	r3, r2
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	4413      	add	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004ea6:	7bfa      	ldrb	r2, [r7, #15]
 8004ea8:	6879      	ldr	r1, [r7, #4]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	440b      	add	r3, r1
 8004eb4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004eb8:	7bfa      	ldrb	r2, [r7, #15]
 8004eba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ebc:	7bfa      	ldrb	r2, [r7, #15]
 8004ebe:	6879      	ldr	r1, [r7, #4]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	440b      	add	r3, r1
 8004eca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004ece:	2200      	movs	r2, #0
 8004ed0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ed2:	7bfa      	ldrb	r2, [r7, #15]
 8004ed4:	6879      	ldr	r1, [r7, #4]
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	4413      	add	r3, r2
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	440b      	add	r3, r1
 8004ee0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ee8:	7bfa      	ldrb	r2, [r7, #15]
 8004eea:	6879      	ldr	r1, [r7, #4]
 8004eec:	4613      	mov	r3, r2
 8004eee:	00db      	lsls	r3, r3, #3
 8004ef0:	4413      	add	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	440b      	add	r3, r1
 8004ef6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004efa:	2200      	movs	r2, #0
 8004efc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004efe:	7bfa      	ldrb	r2, [r7, #15]
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	4613      	mov	r3, r2
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	4413      	add	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	440b      	add	r3, r1
 8004f0c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004f10:	2200      	movs	r2, #0
 8004f12:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	3301      	adds	r3, #1
 8004f18:	73fb      	strb	r3, [r7, #15]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	791b      	ldrb	r3, [r3, #4]
 8004f1e:	7bfa      	ldrb	r2, [r7, #15]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d3b5      	bcc.n	8004e90 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6818      	ldr	r0, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	7c1a      	ldrb	r2, [r3, #16]
 8004f2c:	f88d 2000 	strb.w	r2, [sp]
 8004f30:	3304      	adds	r3, #4
 8004f32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f34:	f004 f860 	bl	8008ff8 <USB_DevInit>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d005      	beq.n	8004f4a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2202      	movs	r2, #2
 8004f42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e00c      	b.n	8004f64 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f005 f8aa 	bl	800a0b6 <USB_DevDisconnect>

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_PCD_Start+0x1c>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e022      	b.n	8004fce <HAL_PCD_Start+0x62>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d009      	beq.n	8004fb0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d105      	bne.n	8004fb0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f003 ffb1 	bl	8008f1c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f005 f858 	bl	800a074 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004fd6:	b590      	push	{r4, r7, lr}
 8004fd8:	b08d      	sub	sp, #52	@ 0x34
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4618      	mov	r0, r3
 8004fee:	f005 f916 	bl	800a21e <USB_GetMode>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f040 848c 	bne.w	8005912 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f005 f87a 	bl	800a0f8 <USB_ReadInterrupts>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	f000 8482 	beq.w	8005910 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	0a1b      	lsrs	r3, r3, #8
 8005016:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4618      	mov	r0, r3
 8005026:	f005 f867 	bl	800a0f8 <USB_ReadInterrupts>
 800502a:	4603      	mov	r3, r0
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b02      	cmp	r3, #2
 8005032:	d107      	bne.n	8005044 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695a      	ldr	r2, [r3, #20]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f002 0202 	and.w	r2, r2, #2
 8005042:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4618      	mov	r0, r3
 800504a:	f005 f855 	bl	800a0f8 <USB_ReadInterrupts>
 800504e:	4603      	mov	r3, r0
 8005050:	f003 0310 	and.w	r3, r3, #16
 8005054:	2b10      	cmp	r3, #16
 8005056:	d161      	bne.n	800511c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0210 	bic.w	r2, r2, #16
 8005066:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	f003 020f 	and.w	r2, r3, #15
 8005074:	4613      	mov	r3, r2
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	4413      	add	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	4413      	add	r3, r2
 8005084:	3304      	adds	r3, #4
 8005086:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800508e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005092:	d124      	bne.n	80050de <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800509a:	4013      	ands	r3, r2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d035      	beq.n	800510c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	091b      	lsrs	r3, r3, #4
 80050a8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80050aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	461a      	mov	r2, r3
 80050b2:	6a38      	ldr	r0, [r7, #32]
 80050b4:	f004 fe8c 	bl	8009dd0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	68da      	ldr	r2, [r3, #12]
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	091b      	lsrs	r3, r3, #4
 80050c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80050c4:	441a      	add	r2, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	695a      	ldr	r2, [r3, #20]
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	091b      	lsrs	r3, r3, #4
 80050d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80050d6:	441a      	add	r2, r3
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	615a      	str	r2, [r3, #20]
 80050dc:	e016      	b.n	800510c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80050e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80050e8:	d110      	bne.n	800510c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80050f0:	2208      	movs	r2, #8
 80050f2:	4619      	mov	r1, r3
 80050f4:	6a38      	ldr	r0, [r7, #32]
 80050f6:	f004 fe6b 	bl	8009dd0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	695a      	ldr	r2, [r3, #20]
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	091b      	lsrs	r3, r3, #4
 8005102:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005106:	441a      	add	r2, r3
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	699a      	ldr	r2, [r3, #24]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f042 0210 	orr.w	r2, r2, #16
 800511a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4618      	mov	r0, r3
 8005122:	f004 ffe9 	bl	800a0f8 <USB_ReadInterrupts>
 8005126:	4603      	mov	r3, r0
 8005128:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800512c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005130:	f040 80a7 	bne.w	8005282 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f004 ffee 	bl	800a11e <USB_ReadDevAllOutEpInterrupt>
 8005142:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005144:	e099      	b.n	800527a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 808e 	beq.w	800526e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	4611      	mov	r1, r2
 800515c:	4618      	mov	r0, r3
 800515e:	f005 f812 	bl	800a186 <USB_ReadDevOutEPInterrupt>
 8005162:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00c      	beq.n	8005188 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800516e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	4413      	add	r3, r2
 8005176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800517a:	461a      	mov	r2, r3
 800517c:	2301      	movs	r3, #1
 800517e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005180:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fea4 	bl	8005ed0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	f003 0308 	and.w	r3, r3, #8
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00c      	beq.n	80051ac <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005194:	015a      	lsls	r2, r3, #5
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	4413      	add	r3, r2
 800519a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800519e:	461a      	mov	r2, r3
 80051a0:	2308      	movs	r3, #8
 80051a2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80051a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 ff7a 	bl	80060a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f003 0310 	and.w	r3, r3, #16
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d008      	beq.n	80051c8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	015a      	lsls	r2, r3, #5
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	4413      	add	r3, r2
 80051be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c2:	461a      	mov	r2, r3
 80051c4:	2310      	movs	r3, #16
 80051c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d030      	beq.n	8005234 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051da:	2b80      	cmp	r3, #128	@ 0x80
 80051dc:	d109      	bne.n	80051f2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051f0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80051f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051f4:	4613      	mov	r3, r2
 80051f6:	00db      	lsls	r3, r3, #3
 80051f8:	4413      	add	r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	4413      	add	r3, r2
 8005204:	3304      	adds	r3, #4
 8005206:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	78db      	ldrb	r3, [r3, #3]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d108      	bne.n	8005222 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2200      	movs	r2, #0
 8005214:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	b2db      	uxtb	r3, r3
 800521a:	4619      	mov	r1, r3
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f007 fc63 	bl	800cae8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800522e:	461a      	mov	r2, r3
 8005230:	2302      	movs	r3, #2
 8005232:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	f003 0320 	and.w	r3, r3, #32
 800523a:	2b00      	cmp	r3, #0
 800523c:	d008      	beq.n	8005250 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	015a      	lsls	r2, r3, #5
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	4413      	add	r3, r2
 8005246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800524a:	461a      	mov	r2, r3
 800524c:	2320      	movs	r3, #32
 800524e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d009      	beq.n	800526e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005266:	461a      	mov	r2, r3
 8005268:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800526c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	3301      	adds	r3, #1
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005276:	085b      	lsrs	r3, r3, #1
 8005278:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800527a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800527c:	2b00      	cmp	r3, #0
 800527e:	f47f af62 	bne.w	8005146 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f004 ff36 	bl	800a0f8 <USB_ReadInterrupts>
 800528c:	4603      	mov	r3, r0
 800528e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005292:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005296:	f040 80db 	bne.w	8005450 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4618      	mov	r0, r3
 80052a0:	f004 ff57 	bl	800a152 <USB_ReadDevAllInEpInterrupt>
 80052a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80052aa:	e0cd      	b.n	8005448 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80052ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 80c2 	beq.w	800543c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	4611      	mov	r1, r2
 80052c2:	4618      	mov	r0, r3
 80052c4:	f004 ff7d 	bl	800a1c2 <USB_ReadDevInEPInterrupt>
 80052c8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d057      	beq.n	8005384 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	f003 030f 	and.w	r3, r3, #15
 80052da:	2201      	movs	r2, #1
 80052dc:	fa02 f303 	lsl.w	r3, r2, r3
 80052e0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	43db      	mvns	r3, r3
 80052ee:	69f9      	ldr	r1, [r7, #28]
 80052f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052f4:	4013      	ands	r3, r2
 80052f6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80052f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fa:	015a      	lsls	r2, r3, #5
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	4413      	add	r3, r2
 8005300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005304:	461a      	mov	r2, r3
 8005306:	2301      	movs	r3, #1
 8005308:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	799b      	ldrb	r3, [r3, #6]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d132      	bne.n	8005378 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005312:	6879      	ldr	r1, [r7, #4]
 8005314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005316:	4613      	mov	r3, r2
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	4413      	add	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	440b      	add	r3, r1
 8005320:	3320      	adds	r3, #32
 8005322:	6819      	ldr	r1, [r3, #0]
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005328:	4613      	mov	r3, r2
 800532a:	00db      	lsls	r3, r3, #3
 800532c:	4413      	add	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4403      	add	r3, r0
 8005332:	331c      	adds	r3, #28
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4419      	add	r1, r3
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800533c:	4613      	mov	r3, r2
 800533e:	00db      	lsls	r3, r3, #3
 8005340:	4413      	add	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4403      	add	r3, r0
 8005346:	3320      	adds	r3, #32
 8005348:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534c:	2b00      	cmp	r3, #0
 800534e:	d113      	bne.n	8005378 <HAL_PCD_IRQHandler+0x3a2>
 8005350:	6879      	ldr	r1, [r7, #4]
 8005352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005354:	4613      	mov	r3, r2
 8005356:	00db      	lsls	r3, r3, #3
 8005358:	4413      	add	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	440b      	add	r3, r1
 800535e:	3324      	adds	r3, #36	@ 0x24
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d108      	bne.n	8005378 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6818      	ldr	r0, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005370:	461a      	mov	r2, r3
 8005372:	2101      	movs	r1, #1
 8005374:	f004 ff84 	bl	800a280 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537a:	b2db      	uxtb	r3, r3
 800537c:	4619      	mov	r1, r3
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f007 fb2d 	bl	800c9de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b00      	cmp	r3, #0
 800538c:	d008      	beq.n	80053a0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800538e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	4413      	add	r3, r2
 8005396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800539a:	461a      	mov	r2, r3
 800539c:	2308      	movs	r3, #8
 800539e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	f003 0310 	and.w	r3, r3, #16
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d008      	beq.n	80053bc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80053aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b6:	461a      	mov	r2, r3
 80053b8:	2310      	movs	r3, #16
 80053ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d008      	beq.n	80053d8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d2:	461a      	mov	r2, r3
 80053d4:	2340      	movs	r3, #64	@ 0x40
 80053d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d023      	beq.n	800542a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80053e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053e4:	6a38      	ldr	r0, [r7, #32]
 80053e6:	f003 ff6b 	bl	80092c0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80053ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053ec:	4613      	mov	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	3310      	adds	r3, #16
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	4413      	add	r3, r2
 80053fa:	3304      	adds	r3, #4
 80053fc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	78db      	ldrb	r3, [r3, #3]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d108      	bne.n	8005418 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	2200      	movs	r2, #0
 800540a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	b2db      	uxtb	r3, r3
 8005410:	4619      	mov	r1, r3
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f007 fb7a 	bl	800cb0c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	4413      	add	r3, r2
 8005420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005424:	461a      	mov	r2, r3
 8005426:	2302      	movs	r3, #2
 8005428:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005430:	2b00      	cmp	r3, #0
 8005432:	d003      	beq.n	800543c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005434:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fcbd 	bl	8005db6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	3301      	adds	r3, #1
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005444:	085b      	lsrs	r3, r3, #1
 8005446:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800544a:	2b00      	cmp	r3, #0
 800544c:	f47f af2e 	bne.w	80052ac <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4618      	mov	r0, r3
 8005456:	f004 fe4f 	bl	800a0f8 <USB_ReadInterrupts>
 800545a:	4603      	mov	r3, r0
 800545c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005464:	d122      	bne.n	80054ac <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	69fa      	ldr	r2, [r7, #28]
 8005470:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005474:	f023 0301 	bic.w	r3, r3, #1
 8005478:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005480:	2b01      	cmp	r3, #1
 8005482:	d108      	bne.n	8005496 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800548c:	2100      	movs	r1, #0
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fea4 	bl	80061dc <HAL_PCDEx_LPM_Callback>
 8005494:	e002      	b.n	800549c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f007 fb18 	bl	800cacc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	695a      	ldr	r2, [r3, #20]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80054aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f004 fe21 	bl	800a0f8 <USB_ReadInterrupts>
 80054b6:	4603      	mov	r3, r0
 80054b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054c0:	d112      	bne.n	80054e8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d102      	bne.n	80054d8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f007 fad4 	bl	800ca80 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	695a      	ldr	r2, [r3, #20]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80054e6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f004 fe03 	bl	800a0f8 <USB_ReadInterrupts>
 80054f2:	4603      	mov	r3, r0
 80054f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054fc:	f040 80b7 	bne.w	800566e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	69fa      	ldr	r2, [r7, #28]
 800550a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800550e:	f023 0301 	bic.w	r3, r3, #1
 8005512:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2110      	movs	r1, #16
 800551a:	4618      	mov	r0, r3
 800551c:	f003 fed0 	bl	80092c0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005520:	2300      	movs	r3, #0
 8005522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005524:	e046      	b.n	80055b4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005528:	015a      	lsls	r2, r3, #5
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	4413      	add	r3, r2
 800552e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005532:	461a      	mov	r2, r3
 8005534:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005538:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800553a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553c:	015a      	lsls	r2, r3, #5
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	4413      	add	r3, r2
 8005542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800554a:	0151      	lsls	r1, r2, #5
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	440a      	add	r2, r1
 8005550:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005554:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005558:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800555a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800555c:	015a      	lsls	r2, r3, #5
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	4413      	add	r3, r2
 8005562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005566:	461a      	mov	r2, r3
 8005568:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800556c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800556e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005570:	015a      	lsls	r2, r3, #5
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	4413      	add	r3, r2
 8005576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800557e:	0151      	lsls	r1, r2, #5
 8005580:	69fa      	ldr	r2, [r7, #28]
 8005582:	440a      	add	r2, r1
 8005584:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005588:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800558c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800558e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005590:	015a      	lsls	r2, r3, #5
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	4413      	add	r3, r2
 8005596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800559e:	0151      	lsls	r1, r2, #5
 80055a0:	69fa      	ldr	r2, [r7, #28]
 80055a2:	440a      	add	r2, r1
 80055a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80055ac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b0:	3301      	adds	r3, #1
 80055b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	791b      	ldrb	r3, [r3, #4]
 80055b8:	461a      	mov	r2, r3
 80055ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055bc:	4293      	cmp	r3, r2
 80055be:	d3b2      	bcc.n	8005526 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055c6:	69db      	ldr	r3, [r3, #28]
 80055c8:	69fa      	ldr	r2, [r7, #28]
 80055ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055ce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80055d2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	7bdb      	ldrb	r3, [r3, #15]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d016      	beq.n	800560a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055e6:	69fa      	ldr	r2, [r7, #28]
 80055e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055ec:	f043 030b 	orr.w	r3, r3, #11
 80055f0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005602:	f043 030b 	orr.w	r3, r3, #11
 8005606:	6453      	str	r3, [r2, #68]	@ 0x44
 8005608:	e015      	b.n	8005636 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	69fa      	ldr	r2, [r7, #28]
 8005614:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005618:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800561c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005620:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	69fa      	ldr	r2, [r7, #28]
 800562c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005630:	f043 030b 	orr.w	r3, r3, #11
 8005634:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69fa      	ldr	r2, [r7, #28]
 8005640:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005644:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005648:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6818      	ldr	r0, [r3, #0]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005658:	461a      	mov	r2, r3
 800565a:	f004 fe11 	bl	800a280 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695a      	ldr	r2, [r3, #20]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800566c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4618      	mov	r0, r3
 8005674:	f004 fd40 	bl	800a0f8 <USB_ReadInterrupts>
 8005678:	4603      	mov	r3, r0
 800567a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800567e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005682:	d123      	bne.n	80056cc <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4618      	mov	r0, r3
 800568a:	f004 fdd6 	bl	800a23a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f003 fe8d 	bl	80093b2 <USB_GetDevSpeed>
 8005698:	4603      	mov	r3, r0
 800569a:	461a      	mov	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681c      	ldr	r4, [r3, #0]
 80056a4:	f001 f9ca 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 80056a8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80056ae:	461a      	mov	r2, r3
 80056b0:	4620      	mov	r0, r4
 80056b2:	f003 fb91 	bl	8008dd8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f007 f9b9 	bl	800ca2e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695a      	ldr	r2, [r3, #20]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80056ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4618      	mov	r0, r3
 80056d2:	f004 fd11 	bl	800a0f8 <USB_ReadInterrupts>
 80056d6:	4603      	mov	r3, r0
 80056d8:	f003 0308 	and.w	r3, r3, #8
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d10a      	bne.n	80056f6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f007 f996 	bl	800ca12 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695a      	ldr	r2, [r3, #20]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f002 0208 	and.w	r2, r2, #8
 80056f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f004 fcfc 	bl	800a0f8 <USB_ReadInterrupts>
 8005700:	4603      	mov	r3, r0
 8005702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005706:	2b80      	cmp	r3, #128	@ 0x80
 8005708:	d123      	bne.n	8005752 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005716:	2301      	movs	r3, #1
 8005718:	627b      	str	r3, [r7, #36]	@ 0x24
 800571a:	e014      	b.n	8005746 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800571c:	6879      	ldr	r1, [r7, #4]
 800571e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005720:	4613      	mov	r3, r2
 8005722:	00db      	lsls	r3, r3, #3
 8005724:	4413      	add	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	440b      	add	r3, r1
 800572a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d105      	bne.n	8005740 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005736:	b2db      	uxtb	r3, r3
 8005738:	4619      	mov	r1, r3
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 fb0a 	bl	8005d54 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005742:	3301      	adds	r3, #1
 8005744:	627b      	str	r3, [r7, #36]	@ 0x24
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	791b      	ldrb	r3, [r3, #4]
 800574a:	461a      	mov	r2, r3
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	4293      	cmp	r3, r2
 8005750:	d3e4      	bcc.n	800571c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4618      	mov	r0, r3
 8005758:	f004 fcce 	bl	800a0f8 <USB_ReadInterrupts>
 800575c:	4603      	mov	r3, r0
 800575e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005762:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005766:	d13c      	bne.n	80057e2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005768:	2301      	movs	r3, #1
 800576a:	627b      	str	r3, [r7, #36]	@ 0x24
 800576c:	e02b      	b.n	80057c6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	015a      	lsls	r2, r3, #5
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	4413      	add	r3, r2
 8005776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800577e:	6879      	ldr	r1, [r7, #4]
 8005780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005782:	4613      	mov	r3, r2
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	4413      	add	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	440b      	add	r3, r1
 800578c:	3318      	adds	r3, #24
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b01      	cmp	r3, #1
 8005792:	d115      	bne.n	80057c0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005794:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005796:	2b00      	cmp	r3, #0
 8005798:	da12      	bge.n	80057c0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800579a:	6879      	ldr	r1, [r7, #4]
 800579c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800579e:	4613      	mov	r3, r2
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	4413      	add	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	440b      	add	r3, r1
 80057a8:	3317      	adds	r3, #23
 80057aa:	2201      	movs	r2, #1
 80057ac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80057ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 faca 	bl	8005d54 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c2:	3301      	adds	r3, #1
 80057c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	791b      	ldrb	r3, [r3, #4]
 80057ca:	461a      	mov	r2, r3
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d3cd      	bcc.n	800576e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	695a      	ldr	r2, [r3, #20]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80057e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f004 fc86 	bl	800a0f8 <USB_ReadInterrupts>
 80057ec:	4603      	mov	r3, r0
 80057ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057f6:	d156      	bne.n	80058a6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057f8:	2301      	movs	r3, #1
 80057fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80057fc:	e045      	b.n	800588a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80057fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005800:	015a      	lsls	r2, r3, #5
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	4413      	add	r3, r2
 8005806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800580e:	6879      	ldr	r1, [r7, #4]
 8005810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005812:	4613      	mov	r3, r2
 8005814:	00db      	lsls	r3, r3, #3
 8005816:	4413      	add	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	440b      	add	r3, r1
 800581c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d12e      	bne.n	8005884 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005826:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005828:	2b00      	cmp	r3, #0
 800582a:	da2b      	bge.n	8005884 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005838:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800583c:	429a      	cmp	r2, r3
 800583e:	d121      	bne.n	8005884 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005844:	4613      	mov	r3, r2
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	4413      	add	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	440b      	add	r3, r1
 800584e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005852:	2201      	movs	r2, #1
 8005854:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10a      	bne.n	8005884 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800587c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005880:	6053      	str	r3, [r2, #4]
            break;
 8005882:	e008      	b.n	8005896 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005886:	3301      	adds	r3, #1
 8005888:	627b      	str	r3, [r7, #36]	@ 0x24
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	791b      	ldrb	r3, [r3, #4]
 800588e:	461a      	mov	r2, r3
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	4293      	cmp	r3, r2
 8005894:	d3b3      	bcc.n	80057fe <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695a      	ldr	r2, [r3, #20]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80058a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f004 fc24 	bl	800a0f8 <USB_ReadInterrupts>
 80058b0:	4603      	mov	r3, r0
 80058b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80058b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ba:	d10a      	bne.n	80058d2 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f007 f937 	bl	800cb30 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	695a      	ldr	r2, [r3, #20]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80058d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f004 fc0e 	bl	800a0f8 <USB_ReadInterrupts>
 80058dc:	4603      	mov	r3, r0
 80058de:	f003 0304 	and.w	r3, r3, #4
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	d115      	bne.n	8005912 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f007 f927 	bl	800cb4c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6859      	ldr	r1, [r3, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	69ba      	ldr	r2, [r7, #24]
 800590a:	430a      	orrs	r2, r1
 800590c:	605a      	str	r2, [r3, #4]
 800590e:	e000      	b.n	8005912 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005910:	bf00      	nop
    }
  }
}
 8005912:	3734      	adds	r7, #52	@ 0x34
 8005914:	46bd      	mov	sp, r7
 8005916:	bd90      	pop	{r4, r7, pc}

08005918 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	460b      	mov	r3, r1
 8005922:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800592a:	2b01      	cmp	r3, #1
 800592c:	d101      	bne.n	8005932 <HAL_PCD_SetAddress+0x1a>
 800592e:	2302      	movs	r3, #2
 8005930:	e012      	b.n	8005958 <HAL_PCD_SetAddress+0x40>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	78fa      	ldrb	r2, [r7, #3]
 800593e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	78fa      	ldrb	r2, [r7, #3]
 8005946:	4611      	mov	r1, r2
 8005948:	4618      	mov	r0, r3
 800594a:	f004 fb6d 	bl	800a028 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	4608      	mov	r0, r1
 800596a:	4611      	mov	r1, r2
 800596c:	461a      	mov	r2, r3
 800596e:	4603      	mov	r3, r0
 8005970:	70fb      	strb	r3, [r7, #3]
 8005972:	460b      	mov	r3, r1
 8005974:	803b      	strh	r3, [r7, #0]
 8005976:	4613      	mov	r3, r2
 8005978:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800597e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005982:	2b00      	cmp	r3, #0
 8005984:	da0f      	bge.n	80059a6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005986:	78fb      	ldrb	r3, [r7, #3]
 8005988:	f003 020f 	and.w	r2, r3, #15
 800598c:	4613      	mov	r3, r2
 800598e:	00db      	lsls	r3, r3, #3
 8005990:	4413      	add	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	3310      	adds	r3, #16
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	4413      	add	r3, r2
 800599a:	3304      	adds	r3, #4
 800599c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2201      	movs	r2, #1
 80059a2:	705a      	strb	r2, [r3, #1]
 80059a4:	e00f      	b.n	80059c6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059a6:	78fb      	ldrb	r3, [r7, #3]
 80059a8:	f003 020f 	and.w	r2, r3, #15
 80059ac:	4613      	mov	r3, r2
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	4413      	add	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	4413      	add	r3, r2
 80059bc:	3304      	adds	r3, #4
 80059be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80059c6:	78fb      	ldrb	r3, [r7, #3]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80059d2:	883b      	ldrh	r3, [r7, #0]
 80059d4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	78ba      	ldrb	r2, [r7, #2]
 80059e0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	785b      	ldrb	r3, [r3, #1]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d004      	beq.n	80059f4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	461a      	mov	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80059f4:	78bb      	ldrb	r3, [r7, #2]
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d102      	bne.n	8005a00 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d101      	bne.n	8005a0e <HAL_PCD_EP_Open+0xae>
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	e00e      	b.n	8005a2c <HAL_PCD_EP_Open+0xcc>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2201      	movs	r2, #1
 8005a12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68f9      	ldr	r1, [r7, #12]
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f003 fced 	bl	80093fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005a2a:	7afb      	ldrb	r3, [r7, #11]
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005a40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	da0f      	bge.n	8005a68 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a48:	78fb      	ldrb	r3, [r7, #3]
 8005a4a:	f003 020f 	and.w	r2, r3, #15
 8005a4e:	4613      	mov	r3, r2
 8005a50:	00db      	lsls	r3, r3, #3
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	3310      	adds	r3, #16
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	705a      	strb	r2, [r3, #1]
 8005a66:	e00f      	b.n	8005a88 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	f003 020f 	and.w	r2, r3, #15
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	3304      	adds	r3, #4
 8005a80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a88:	78fb      	ldrb	r3, [r7, #3]
 8005a8a:	f003 030f 	and.w	r3, r3, #15
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_PCD_EP_Close+0x6e>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e00e      	b.n	8005ac0 <HAL_PCD_EP_Close+0x8c>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68f9      	ldr	r1, [r7, #12]
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f003 fd2b 	bl	800950c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	607a      	str	r2, [r7, #4]
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ad8:	7afb      	ldrb	r3, [r7, #11]
 8005ada:	f003 020f 	and.w	r2, r3, #15
 8005ade:	4613      	mov	r3, r2
 8005ae0:	00db      	lsls	r3, r3, #3
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	4413      	add	r3, r2
 8005aee:	3304      	adds	r3, #4
 8005af0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2200      	movs	r2, #0
 8005b02:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	2200      	movs	r2, #0
 8005b08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b0a:	7afb      	ldrb	r3, [r7, #11]
 8005b0c:	f003 030f 	and.w	r3, r3, #15
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	799b      	ldrb	r3, [r3, #6]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d102      	bne.n	8005b24 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6818      	ldr	r0, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	799b      	ldrb	r3, [r3, #6]
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	6979      	ldr	r1, [r7, #20]
 8005b30:	f003 fdc8 	bl	80096c4 <USB_EPStartXfer>

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3718      	adds	r7, #24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}

08005b3e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
 8005b46:	460b      	mov	r3, r1
 8005b48:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005b4a:	78fb      	ldrb	r3, [r7, #3]
 8005b4c:	f003 020f 	and.w	r2, r3, #15
 8005b50:	6879      	ldr	r1, [r7, #4]
 8005b52:	4613      	mov	r3, r2
 8005b54:	00db      	lsls	r3, r3, #3
 8005b56:	4413      	add	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	440b      	add	r3, r1
 8005b5c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005b60:	681b      	ldr	r3, [r3, #0]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b6e:	b580      	push	{r7, lr}
 8005b70:	b086      	sub	sp, #24
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	60f8      	str	r0, [r7, #12]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b7e:	7afb      	ldrb	r3, [r7, #11]
 8005b80:	f003 020f 	and.w	r2, r3, #15
 8005b84:	4613      	mov	r3, r2
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	4413      	add	r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	3310      	adds	r3, #16
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	4413      	add	r3, r2
 8005b92:	3304      	adds	r3, #4
 8005b94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	2201      	movs	r2, #1
 8005bac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bae:	7afb      	ldrb	r3, [r7, #11]
 8005bb0:	f003 030f 	and.w	r3, r3, #15
 8005bb4:	b2da      	uxtb	r2, r3
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	799b      	ldrb	r3, [r3, #6]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d102      	bne.n	8005bc8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6818      	ldr	r0, [r3, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	799b      	ldrb	r3, [r3, #6]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	6979      	ldr	r1, [r7, #20]
 8005bd4:	f003 fd76 	bl	80096c4 <USB_EPStartXfer>

  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3718      	adds	r7, #24
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b084      	sub	sp, #16
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
 8005bea:	460b      	mov	r3, r1
 8005bec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005bee:	78fb      	ldrb	r3, [r7, #3]
 8005bf0:	f003 030f 	and.w	r3, r3, #15
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	7912      	ldrb	r2, [r2, #4]
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d901      	bls.n	8005c00 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e04f      	b.n	8005ca0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	da0f      	bge.n	8005c28 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c08:	78fb      	ldrb	r3, [r7, #3]
 8005c0a:	f003 020f 	and.w	r2, r3, #15
 8005c0e:	4613      	mov	r3, r2
 8005c10:	00db      	lsls	r3, r3, #3
 8005c12:	4413      	add	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	3310      	adds	r3, #16
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	4413      	add	r3, r2
 8005c1c:	3304      	adds	r3, #4
 8005c1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	705a      	strb	r2, [r3, #1]
 8005c26:	e00d      	b.n	8005c44 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005c28:	78fa      	ldrb	r2, [r7, #3]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	4413      	add	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	4413      	add	r3, r2
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2201      	movs	r2, #1
 8005c48:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c4a:	78fb      	ldrb	r3, [r7, #3]
 8005c4c:	f003 030f 	and.w	r3, r3, #15
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d101      	bne.n	8005c64 <HAL_PCD_EP_SetStall+0x82>
 8005c60:	2302      	movs	r3, #2
 8005c62:	e01d      	b.n	8005ca0 <HAL_PCD_EP_SetStall+0xbe>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68f9      	ldr	r1, [r7, #12]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f004 f904 	bl	8009e80 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005c78:	78fb      	ldrb	r3, [r7, #3]
 8005c7a:	f003 030f 	and.w	r3, r3, #15
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d109      	bne.n	8005c96 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	7999      	ldrb	r1, [r3, #6]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c90:	461a      	mov	r2, r3
 8005c92:	f004 faf5 	bl	800a280 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	f003 030f 	and.w	r3, r3, #15
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	7912      	ldrb	r2, [r2, #4]
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e042      	b.n	8005d4c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005cc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	da0f      	bge.n	8005cee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	f003 020f 	and.w	r2, r3, #15
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	00db      	lsls	r3, r3, #3
 8005cd8:	4413      	add	r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	3310      	adds	r3, #16
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	705a      	strb	r2, [r3, #1]
 8005cec:	e00f      	b.n	8005d0e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cee:	78fb      	ldrb	r3, [r7, #3]
 8005cf0:	f003 020f 	and.w	r2, r3, #15
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	4413      	add	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	4413      	add	r3, r2
 8005d04:	3304      	adds	r3, #4
 8005d06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_PCD_EP_ClrStall+0x86>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e00e      	b.n	8005d4c <HAL_PCD_EP_ClrStall+0xa4>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68f9      	ldr	r1, [r7, #12]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f004 f90d 	bl	8009f5c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005d60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	da0c      	bge.n	8005d82 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d68:	78fb      	ldrb	r3, [r7, #3]
 8005d6a:	f003 020f 	and.w	r2, r3, #15
 8005d6e:	4613      	mov	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	3310      	adds	r3, #16
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	3304      	adds	r3, #4
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e00c      	b.n	8005d9c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d82:	78fb      	ldrb	r3, [r7, #3]
 8005d84:	f003 020f 	and.w	r2, r3, #15
 8005d88:	4613      	mov	r3, r2
 8005d8a:	00db      	lsls	r3, r3, #3
 8005d8c:	4413      	add	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	4413      	add	r3, r2
 8005d98:	3304      	adds	r3, #4
 8005d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68f9      	ldr	r1, [r7, #12]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f003 ff2c 	bl	8009c00 <USB_EPStopXfer>
 8005da8:	4603      	mov	r3, r0
 8005daa:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005dac:	7afb      	ldrb	r3, [r7, #11]
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b08a      	sub	sp, #40	@ 0x28
 8005dba:	af02      	add	r7, sp, #8
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	00db      	lsls	r3, r3, #3
 8005dd0:	4413      	add	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	3310      	adds	r3, #16
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	4413      	add	r3, r2
 8005dda:	3304      	adds	r3, #4
 8005ddc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	695a      	ldr	r2, [r3, #20]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d901      	bls.n	8005dee <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e06b      	b.n	8005ec6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	69fa      	ldr	r2, [r7, #28]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d902      	bls.n	8005e0a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	3303      	adds	r3, #3
 8005e0e:	089b      	lsrs	r3, r3, #2
 8005e10:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e12:	e02a      	b.n	8005e6a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d902      	bls.n	8005e30 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	3303      	adds	r3, #3
 8005e34:	089b      	lsrs	r3, r3, #2
 8005e36:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	68d9      	ldr	r1, [r3, #12]
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	6978      	ldr	r0, [r7, #20]
 8005e4e:	f003 ff81 	bl	8009d54 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	68da      	ldr	r2, [r3, #12]
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	441a      	add	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	695a      	ldr	r2, [r3, #20]
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	441a      	add	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005e7a:	69ba      	ldr	r2, [r7, #24]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d809      	bhi.n	8005e94 <PCD_WriteEmptyTxFifo+0xde>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	695a      	ldr	r2, [r3, #20]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d203      	bcs.n	8005e94 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1bf      	bne.n	8005e14 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d811      	bhi.n	8005ec4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	43db      	mvns	r3, r3
 8005eba:	6939      	ldr	r1, [r7, #16]
 8005ebc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3720      	adds	r7, #32
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
	...

08005ed0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b088      	sub	sp, #32
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	333c      	adds	r3, #60	@ 0x3c
 8005ee8:	3304      	adds	r3, #4
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	015a      	lsls	r2, r3, #5
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	799b      	ldrb	r3, [r3, #6]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d17b      	bne.n	8005ffe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	f003 0308 	and.w	r3, r3, #8
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d015      	beq.n	8005f3c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	4a61      	ldr	r2, [pc, #388]	@ (8006098 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	f240 80b9 	bls.w	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f000 80b3 	beq.w	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f32:	461a      	mov	r2, r3
 8005f34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f38:	6093      	str	r3, [r2, #8]
 8005f3a:	e0a7      	b.n	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	f003 0320 	and.w	r3, r3, #32
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d009      	beq.n	8005f5a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	015a      	lsls	r2, r3, #5
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f52:	461a      	mov	r2, r3
 8005f54:	2320      	movs	r3, #32
 8005f56:	6093      	str	r3, [r2, #8]
 8005f58:	e098      	b.n	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f040 8093 	bne.w	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	4a4b      	ldr	r2, [pc, #300]	@ (8006098 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d90f      	bls.n	8005f8e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00a      	beq.n	8005f8e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f84:	461a      	mov	r2, r3
 8005f86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f8a:	6093      	str	r3, [r2, #8]
 8005f8c:	e07e      	b.n	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005f8e:	683a      	ldr	r2, [r7, #0]
 8005f90:	4613      	mov	r3, r2
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	4413      	add	r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	3304      	adds	r3, #4
 8005fa2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a1a      	ldr	r2, [r3, #32]
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	0159      	lsls	r1, r3, #5
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	440b      	add	r3, r1
 8005fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fba:	1ad2      	subs	r2, r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d114      	bne.n	8005ff0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d109      	bne.n	8005fe2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6818      	ldr	r0, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005fd8:	461a      	mov	r2, r3
 8005fda:	2101      	movs	r1, #1
 8005fdc:	f004 f950 	bl	800a280 <USB_EP0_OutStart>
 8005fe0:	e006      	b.n	8005ff0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	441a      	add	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f006 fcd6 	bl	800c9a8 <HAL_PCD_DataOutStageCallback>
 8005ffc:	e046      	b.n	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	4a26      	ldr	r2, [pc, #152]	@ (800609c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d124      	bne.n	8006050 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	015a      	lsls	r2, r3, #5
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	4413      	add	r3, r2
 8006018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800601c:	461a      	mov	r2, r3
 800601e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006022:	6093      	str	r3, [r2, #8]
 8006024:	e032      	b.n	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f003 0320 	and.w	r3, r3, #32
 800602c:	2b00      	cmp	r3, #0
 800602e:	d008      	beq.n	8006042 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	4413      	add	r3, r2
 8006038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603c:	461a      	mov	r2, r3
 800603e:	2320      	movs	r3, #32
 8006040:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	4619      	mov	r1, r3
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f006 fcad 	bl	800c9a8 <HAL_PCD_DataOutStageCallback>
 800604e:	e01d      	b.n	800608c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d114      	bne.n	8006080 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	4613      	mov	r3, r2
 800605c:	00db      	lsls	r3, r3, #3
 800605e:	4413      	add	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	440b      	add	r3, r1
 8006064:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d108      	bne.n	8006080 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6818      	ldr	r0, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006078:	461a      	mov	r2, r3
 800607a:	2100      	movs	r1, #0
 800607c:	f004 f900 	bl	800a280 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	b2db      	uxtb	r3, r3
 8006084:	4619      	mov	r1, r3
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f006 fc8e 	bl	800c9a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3720      	adds	r7, #32
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	4f54300a 	.word	0x4f54300a
 800609c:	4f54310a 	.word	0x4f54310a

080060a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	333c      	adds	r3, #60	@ 0x3c
 80060b8:	3304      	adds	r3, #4
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	4a15      	ldr	r2, [pc, #84]	@ (8006128 <PCD_EP_OutSetupPacket_int+0x88>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d90e      	bls.n	80060f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d009      	beq.n	80060f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ec:	461a      	mov	r2, r3
 80060ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f006 fc45 	bl	800c984 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006128 <PCD_EP_OutSetupPacket_int+0x88>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d90c      	bls.n	800611c <PCD_EP_OutSetupPacket_int+0x7c>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	799b      	ldrb	r3, [r3, #6]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d108      	bne.n	800611c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6818      	ldr	r0, [r3, #0]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006114:	461a      	mov	r2, r3
 8006116:	2101      	movs	r1, #1
 8006118:	f004 f8b2 	bl	800a280 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	4f54300a 	.word	0x4f54300a

0800612c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	460b      	mov	r3, r1
 8006136:	70fb      	strb	r3, [r7, #3]
 8006138:	4613      	mov	r3, r2
 800613a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006142:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d107      	bne.n	800615a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800614a:	883b      	ldrh	r3, [r7, #0]
 800614c:	0419      	lsls	r1, r3, #16
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	430a      	orrs	r2, r1
 8006156:	629a      	str	r2, [r3, #40]	@ 0x28
 8006158:	e028      	b.n	80061ac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006160:	0c1b      	lsrs	r3, r3, #16
 8006162:	68ba      	ldr	r2, [r7, #8]
 8006164:	4413      	add	r3, r2
 8006166:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006168:	2300      	movs	r3, #0
 800616a:	73fb      	strb	r3, [r7, #15]
 800616c:	e00d      	b.n	800618a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	7bfb      	ldrb	r3, [r7, #15]
 8006174:	3340      	adds	r3, #64	@ 0x40
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	4413      	add	r3, r2
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	0c1b      	lsrs	r3, r3, #16
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	4413      	add	r3, r2
 8006182:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	3301      	adds	r3, #1
 8006188:	73fb      	strb	r3, [r7, #15]
 800618a:	7bfa      	ldrb	r2, [r7, #15]
 800618c:	78fb      	ldrb	r3, [r7, #3]
 800618e:	3b01      	subs	r3, #1
 8006190:	429a      	cmp	r2, r3
 8006192:	d3ec      	bcc.n	800616e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006194:	883b      	ldrh	r3, [r7, #0]
 8006196:	0418      	lsls	r0, r3, #16
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6819      	ldr	r1, [r3, #0]
 800619c:	78fb      	ldrb	r3, [r7, #3]
 800619e:	3b01      	subs	r3, #1
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	4302      	orrs	r2, r0
 80061a4:	3340      	adds	r3, #64	@ 0x40
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	440b      	add	r3, r1
 80061aa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3714      	adds	r7, #20
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr

080061ba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80061ba:	b480      	push	{r7}
 80061bc:	b083      	sub	sp, #12
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
 80061c2:	460b      	mov	r3, r1
 80061c4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	887a      	ldrh	r2, [r7, #2]
 80061cc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	460b      	mov	r3, r1
 80061e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b086      	sub	sp, #24
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e267      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d075      	beq.n	80062fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006212:	4b88      	ldr	r3, [pc, #544]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 030c 	and.w	r3, r3, #12
 800621a:	2b04      	cmp	r3, #4
 800621c:	d00c      	beq.n	8006238 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800621e:	4b85      	ldr	r3, [pc, #532]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006226:	2b08      	cmp	r3, #8
 8006228:	d112      	bne.n	8006250 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800622a:	4b82      	ldr	r3, [pc, #520]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006232:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006236:	d10b      	bne.n	8006250 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006238:	4b7e      	ldr	r3, [pc, #504]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d05b      	beq.n	80062fc <HAL_RCC_OscConfig+0x108>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d157      	bne.n	80062fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e242      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006258:	d106      	bne.n	8006268 <HAL_RCC_OscConfig+0x74>
 800625a:	4b76      	ldr	r3, [pc, #472]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a75      	ldr	r2, [pc, #468]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	e01d      	b.n	80062a4 <HAL_RCC_OscConfig+0xb0>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006270:	d10c      	bne.n	800628c <HAL_RCC_OscConfig+0x98>
 8006272:	4b70      	ldr	r3, [pc, #448]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a6f      	ldr	r2, [pc, #444]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006278:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	4b6d      	ldr	r3, [pc, #436]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a6c      	ldr	r2, [pc, #432]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006288:	6013      	str	r3, [r2, #0]
 800628a:	e00b      	b.n	80062a4 <HAL_RCC_OscConfig+0xb0>
 800628c:	4b69      	ldr	r3, [pc, #420]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a68      	ldr	r2, [pc, #416]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006292:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	4b66      	ldr	r3, [pc, #408]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a65      	ldr	r2, [pc, #404]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800629e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d013      	beq.n	80062d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ac:	f7fc f8b4 	bl	8002418 <HAL_GetTick>
 80062b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062b2:	e008      	b.n	80062c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062b4:	f7fc f8b0 	bl	8002418 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b64      	cmp	r3, #100	@ 0x64
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e207      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062c6:	4b5b      	ldr	r3, [pc, #364]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d0f0      	beq.n	80062b4 <HAL_RCC_OscConfig+0xc0>
 80062d2:	e014      	b.n	80062fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d4:	f7fc f8a0 	bl	8002418 <HAL_GetTick>
 80062d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062da:	e008      	b.n	80062ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062dc:	f7fc f89c 	bl	8002418 <HAL_GetTick>
 80062e0:	4602      	mov	r2, r0
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	2b64      	cmp	r3, #100	@ 0x64
 80062e8:	d901      	bls.n	80062ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e1f3      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ee:	4b51      	ldr	r3, [pc, #324]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1f0      	bne.n	80062dc <HAL_RCC_OscConfig+0xe8>
 80062fa:	e000      	b.n	80062fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d063      	beq.n	80063d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800630a:	4b4a      	ldr	r3, [pc, #296]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 030c 	and.w	r3, r3, #12
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00b      	beq.n	800632e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006316:	4b47      	ldr	r3, [pc, #284]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800631e:	2b08      	cmp	r3, #8
 8006320:	d11c      	bne.n	800635c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006322:	4b44      	ldr	r3, [pc, #272]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d116      	bne.n	800635c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800632e:	4b41      	ldr	r3, [pc, #260]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b00      	cmp	r3, #0
 8006338:	d005      	beq.n	8006346 <HAL_RCC_OscConfig+0x152>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d001      	beq.n	8006346 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e1c7      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006346:	4b3b      	ldr	r3, [pc, #236]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	00db      	lsls	r3, r3, #3
 8006354:	4937      	ldr	r1, [pc, #220]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006356:	4313      	orrs	r3, r2
 8006358:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800635a:	e03a      	b.n	80063d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d020      	beq.n	80063a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006364:	4b34      	ldr	r3, [pc, #208]	@ (8006438 <HAL_RCC_OscConfig+0x244>)
 8006366:	2201      	movs	r2, #1
 8006368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636a:	f7fc f855 	bl	8002418 <HAL_GetTick>
 800636e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006370:	e008      	b.n	8006384 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006372:	f7fc f851 	bl	8002418 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b02      	cmp	r3, #2
 800637e:	d901      	bls.n	8006384 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e1a8      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006384:	4b2b      	ldr	r3, [pc, #172]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0f0      	beq.n	8006372 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006390:	4b28      	ldr	r3, [pc, #160]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	00db      	lsls	r3, r3, #3
 800639e:	4925      	ldr	r1, [pc, #148]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	600b      	str	r3, [r1, #0]
 80063a4:	e015      	b.n	80063d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063a6:	4b24      	ldr	r3, [pc, #144]	@ (8006438 <HAL_RCC_OscConfig+0x244>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ac:	f7fc f834 	bl	8002418 <HAL_GetTick>
 80063b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063b4:	f7fc f830 	bl	8002418 <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e187      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063c6:	4b1b      	ldr	r3, [pc, #108]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0302 	and.w	r3, r3, #2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f0      	bne.n	80063b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0308 	and.w	r3, r3, #8
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d036      	beq.n	800644c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d016      	beq.n	8006414 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063e6:	4b15      	ldr	r3, [pc, #84]	@ (800643c <HAL_RCC_OscConfig+0x248>)
 80063e8:	2201      	movs	r2, #1
 80063ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ec:	f7fc f814 	bl	8002418 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063f2:	e008      	b.n	8006406 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f4:	f7fc f810 	bl	8002418 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b02      	cmp	r3, #2
 8006400:	d901      	bls.n	8006406 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e167      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006406:	4b0b      	ldr	r3, [pc, #44]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d0f0      	beq.n	80063f4 <HAL_RCC_OscConfig+0x200>
 8006412:	e01b      	b.n	800644c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006414:	4b09      	ldr	r3, [pc, #36]	@ (800643c <HAL_RCC_OscConfig+0x248>)
 8006416:	2200      	movs	r2, #0
 8006418:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800641a:	f7fb fffd 	bl	8002418 <HAL_GetTick>
 800641e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006420:	e00e      	b.n	8006440 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006422:	f7fb fff9 	bl	8002418 <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	2b02      	cmp	r3, #2
 800642e:	d907      	bls.n	8006440 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e150      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
 8006434:	40023800 	.word	0x40023800
 8006438:	42470000 	.word	0x42470000
 800643c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006440:	4b88      	ldr	r3, [pc, #544]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1ea      	bne.n	8006422 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0304 	and.w	r3, r3, #4
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 8097 	beq.w	8006588 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800645a:	2300      	movs	r3, #0
 800645c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800645e:	4b81      	ldr	r3, [pc, #516]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10f      	bne.n	800648a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800646a:	2300      	movs	r3, #0
 800646c:	60bb      	str	r3, [r7, #8]
 800646e:	4b7d      	ldr	r3, [pc, #500]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006472:	4a7c      	ldr	r2, [pc, #496]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006478:	6413      	str	r3, [r2, #64]	@ 0x40
 800647a:	4b7a      	ldr	r3, [pc, #488]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800647c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006482:	60bb      	str	r3, [r7, #8]
 8006484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006486:	2301      	movs	r3, #1
 8006488:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800648a:	4b77      	ldr	r3, [pc, #476]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006492:	2b00      	cmp	r3, #0
 8006494:	d118      	bne.n	80064c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006496:	4b74      	ldr	r3, [pc, #464]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a73      	ldr	r2, [pc, #460]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 800649c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064a2:	f7fb ffb9 	bl	8002418 <HAL_GetTick>
 80064a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064a8:	e008      	b.n	80064bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064aa:	f7fb ffb5 	bl	8002418 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d901      	bls.n	80064bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e10c      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064bc:	4b6a      	ldr	r3, [pc, #424]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d0f0      	beq.n	80064aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d106      	bne.n	80064de <HAL_RCC_OscConfig+0x2ea>
 80064d0:	4b64      	ldr	r3, [pc, #400]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d4:	4a63      	ldr	r2, [pc, #396]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064d6:	f043 0301 	orr.w	r3, r3, #1
 80064da:	6713      	str	r3, [r2, #112]	@ 0x70
 80064dc:	e01c      	b.n	8006518 <HAL_RCC_OscConfig+0x324>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b05      	cmp	r3, #5
 80064e4:	d10c      	bne.n	8006500 <HAL_RCC_OscConfig+0x30c>
 80064e6:	4b5f      	ldr	r3, [pc, #380]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ea:	4a5e      	ldr	r2, [pc, #376]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064ec:	f043 0304 	orr.w	r3, r3, #4
 80064f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80064f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f6:	4a5b      	ldr	r2, [pc, #364]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064f8:	f043 0301 	orr.w	r3, r3, #1
 80064fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80064fe:	e00b      	b.n	8006518 <HAL_RCC_OscConfig+0x324>
 8006500:	4b58      	ldr	r3, [pc, #352]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006504:	4a57      	ldr	r2, [pc, #348]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006506:	f023 0301 	bic.w	r3, r3, #1
 800650a:	6713      	str	r3, [r2, #112]	@ 0x70
 800650c:	4b55      	ldr	r3, [pc, #340]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800650e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006510:	4a54      	ldr	r2, [pc, #336]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006512:	f023 0304 	bic.w	r3, r3, #4
 8006516:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d015      	beq.n	800654c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006520:	f7fb ff7a 	bl	8002418 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006526:	e00a      	b.n	800653e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006528:	f7fb ff76 	bl	8002418 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006536:	4293      	cmp	r3, r2
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e0cb      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800653e:	4b49      	ldr	r3, [pc, #292]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d0ee      	beq.n	8006528 <HAL_RCC_OscConfig+0x334>
 800654a:	e014      	b.n	8006576 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800654c:	f7fb ff64 	bl	8002418 <HAL_GetTick>
 8006550:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006552:	e00a      	b.n	800656a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006554:	f7fb ff60 	bl	8002418 <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006562:	4293      	cmp	r3, r2
 8006564:	d901      	bls.n	800656a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e0b5      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800656a:	4b3e      	ldr	r3, [pc, #248]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800656c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1ee      	bne.n	8006554 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006576:	7dfb      	ldrb	r3, [r7, #23]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d105      	bne.n	8006588 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800657c:	4b39      	ldr	r3, [pc, #228]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800657e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006580:	4a38      	ldr	r2, [pc, #224]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006586:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 80a1 	beq.w	80066d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006592:	4b34      	ldr	r3, [pc, #208]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f003 030c 	and.w	r3, r3, #12
 800659a:	2b08      	cmp	r3, #8
 800659c:	d05c      	beq.n	8006658 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d141      	bne.n	800662a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a6:	4b31      	ldr	r3, [pc, #196]	@ (800666c <HAL_RCC_OscConfig+0x478>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ac:	f7fb ff34 	bl	8002418 <HAL_GetTick>
 80065b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065b2:	e008      	b.n	80065c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065b4:	f7fb ff30 	bl	8002418 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e087      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c6:	4b27      	ldr	r3, [pc, #156]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1f0      	bne.n	80065b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69da      	ldr	r2, [r3, #28]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	431a      	orrs	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e0:	019b      	lsls	r3, r3, #6
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e8:	085b      	lsrs	r3, r3, #1
 80065ea:	3b01      	subs	r3, #1
 80065ec:	041b      	lsls	r3, r3, #16
 80065ee:	431a      	orrs	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f4:	061b      	lsls	r3, r3, #24
 80065f6:	491b      	ldr	r1, [pc, #108]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065fc:	4b1b      	ldr	r3, [pc, #108]	@ (800666c <HAL_RCC_OscConfig+0x478>)
 80065fe:	2201      	movs	r2, #1
 8006600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006602:	f7fb ff09 	bl	8002418 <HAL_GetTick>
 8006606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006608:	e008      	b.n	800661c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800660a:	f7fb ff05 	bl	8002418 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	2b02      	cmp	r3, #2
 8006616:	d901      	bls.n	800661c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e05c      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800661c:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0f0      	beq.n	800660a <HAL_RCC_OscConfig+0x416>
 8006628:	e054      	b.n	80066d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800662a:	4b10      	ldr	r3, [pc, #64]	@ (800666c <HAL_RCC_OscConfig+0x478>)
 800662c:	2200      	movs	r2, #0
 800662e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006630:	f7fb fef2 	bl	8002418 <HAL_GetTick>
 8006634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006636:	e008      	b.n	800664a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006638:	f7fb feee 	bl	8002418 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	2b02      	cmp	r3, #2
 8006644:	d901      	bls.n	800664a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e045      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800664a:	4b06      	ldr	r3, [pc, #24]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1f0      	bne.n	8006638 <HAL_RCC_OscConfig+0x444>
 8006656:	e03d      	b.n	80066d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d107      	bne.n	8006670 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e038      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
 8006664:	40023800 	.word	0x40023800
 8006668:	40007000 	.word	0x40007000
 800666c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006670:	4b1b      	ldr	r3, [pc, #108]	@ (80066e0 <HAL_RCC_OscConfig+0x4ec>)
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d028      	beq.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006688:	429a      	cmp	r2, r3
 800668a:	d121      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006696:	429a      	cmp	r2, r3
 8006698:	d11a      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80066a0:	4013      	ands	r3, r2
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d111      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b6:	085b      	lsrs	r3, r3, #1
 80066b8:	3b01      	subs	r3, #1
 80066ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066bc:	429a      	cmp	r2, r3
 80066be:	d107      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d001      	beq.n	80066d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e000      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	40023800 	.word	0x40023800

080066e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d101      	bne.n	80066f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e0cc      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066f8:	4b68      	ldr	r3, [pc, #416]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0307 	and.w	r3, r3, #7
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d90c      	bls.n	8006720 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006706:	4b65      	ldr	r3, [pc, #404]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800670e:	4b63      	ldr	r3, [pc, #396]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 0307 	and.w	r3, r3, #7
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	429a      	cmp	r2, r3
 800671a:	d001      	beq.n	8006720 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0b8      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b00      	cmp	r3, #0
 800672a:	d020      	beq.n	800676e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0304 	and.w	r3, r3, #4
 8006734:	2b00      	cmp	r3, #0
 8006736:	d005      	beq.n	8006744 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006738:	4b59      	ldr	r3, [pc, #356]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	4a58      	ldr	r2, [pc, #352]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800673e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006742:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b00      	cmp	r3, #0
 800674e:	d005      	beq.n	800675c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006750:	4b53      	ldr	r3, [pc, #332]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	4a52      	ldr	r2, [pc, #328]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006756:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800675a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800675c:	4b50      	ldr	r3, [pc, #320]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	494d      	ldr	r1, [pc, #308]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800676a:	4313      	orrs	r3, r2
 800676c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d044      	beq.n	8006804 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d107      	bne.n	8006792 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006782:	4b47      	ldr	r3, [pc, #284]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d119      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e07f      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2b02      	cmp	r3, #2
 8006798:	d003      	beq.n	80067a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800679e:	2b03      	cmp	r3, #3
 80067a0:	d107      	bne.n	80067b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a2:	4b3f      	ldr	r3, [pc, #252]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d109      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e06f      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b2:	4b3b      	ldr	r3, [pc, #236]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e067      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067c2:	4b37      	ldr	r3, [pc, #220]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f023 0203 	bic.w	r2, r3, #3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	4934      	ldr	r1, [pc, #208]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067d4:	f7fb fe20 	bl	8002418 <HAL_GetTick>
 80067d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067da:	e00a      	b.n	80067f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067dc:	f7fb fe1c 	bl	8002418 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e04f      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067f2:	4b2b      	ldr	r3, [pc, #172]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 020c 	and.w	r2, r3, #12
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	429a      	cmp	r2, r3
 8006802:	d1eb      	bne.n	80067dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006804:	4b25      	ldr	r3, [pc, #148]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	429a      	cmp	r2, r3
 8006810:	d20c      	bcs.n	800682c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006812:	4b22      	ldr	r3, [pc, #136]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006814:	683a      	ldr	r2, [r7, #0]
 8006816:	b2d2      	uxtb	r2, r2
 8006818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800681a:	4b20      	ldr	r3, [pc, #128]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	429a      	cmp	r2, r3
 8006826:	d001      	beq.n	800682c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e032      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0304 	and.w	r3, r3, #4
 8006834:	2b00      	cmp	r3, #0
 8006836:	d008      	beq.n	800684a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006838:	4b19      	ldr	r3, [pc, #100]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	4916      	ldr	r1, [pc, #88]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006846:	4313      	orrs	r3, r2
 8006848:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0308 	and.w	r3, r3, #8
 8006852:	2b00      	cmp	r3, #0
 8006854:	d009      	beq.n	800686a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006856:	4b12      	ldr	r3, [pc, #72]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	490e      	ldr	r1, [pc, #56]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006866:	4313      	orrs	r3, r2
 8006868:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800686a:	f000 f821 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 800686e:	4602      	mov	r2, r0
 8006870:	4b0b      	ldr	r3, [pc, #44]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	091b      	lsrs	r3, r3, #4
 8006876:	f003 030f 	and.w	r3, r3, #15
 800687a:	490a      	ldr	r1, [pc, #40]	@ (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 800687c:	5ccb      	ldrb	r3, [r1, r3]
 800687e:	fa22 f303 	lsr.w	r3, r2, r3
 8006882:	4a09      	ldr	r2, [pc, #36]	@ (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006884:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006886:	4b09      	ldr	r3, [pc, #36]	@ (80068ac <HAL_RCC_ClockConfig+0x1c8>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4618      	mov	r0, r3
 800688c:	f7fb fd80 	bl	8002390 <HAL_InitTick>

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	40023c00 	.word	0x40023c00
 80068a0:	40023800 	.word	0x40023800
 80068a4:	080155f0 	.word	0x080155f0
 80068a8:	20000024 	.word	0x20000024
 80068ac:	20000030 	.word	0x20000030

080068b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068b4:	b090      	sub	sp, #64	@ 0x40
 80068b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80068c4:	2300      	movs	r3, #0
 80068c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068c8:	4b59      	ldr	r3, [pc, #356]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f003 030c 	and.w	r3, r3, #12
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	d00d      	beq.n	80068f0 <HAL_RCC_GetSysClockFreq+0x40>
 80068d4:	2b08      	cmp	r3, #8
 80068d6:	f200 80a1 	bhi.w	8006a1c <HAL_RCC_GetSysClockFreq+0x16c>
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d002      	beq.n	80068e4 <HAL_RCC_GetSysClockFreq+0x34>
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d003      	beq.n	80068ea <HAL_RCC_GetSysClockFreq+0x3a>
 80068e2:	e09b      	b.n	8006a1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068e4:	4b53      	ldr	r3, [pc, #332]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x184>)
 80068e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068e8:	e09b      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068ea:	4b53      	ldr	r3, [pc, #332]	@ (8006a38 <HAL_RCC_GetSysClockFreq+0x188>)
 80068ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068ee:	e098      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068f0:	4b4f      	ldr	r3, [pc, #316]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068fa:	4b4d      	ldr	r3, [pc, #308]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d028      	beq.n	8006958 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006906:	4b4a      	ldr	r3, [pc, #296]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	099b      	lsrs	r3, r3, #6
 800690c:	2200      	movs	r2, #0
 800690e:	623b      	str	r3, [r7, #32]
 8006910:	627a      	str	r2, [r7, #36]	@ 0x24
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006918:	2100      	movs	r1, #0
 800691a:	4b47      	ldr	r3, [pc, #284]	@ (8006a38 <HAL_RCC_GetSysClockFreq+0x188>)
 800691c:	fb03 f201 	mul.w	r2, r3, r1
 8006920:	2300      	movs	r3, #0
 8006922:	fb00 f303 	mul.w	r3, r0, r3
 8006926:	4413      	add	r3, r2
 8006928:	4a43      	ldr	r2, [pc, #268]	@ (8006a38 <HAL_RCC_GetSysClockFreq+0x188>)
 800692a:	fba0 1202 	umull	r1, r2, r0, r2
 800692e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006930:	460a      	mov	r2, r1
 8006932:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006936:	4413      	add	r3, r2
 8006938:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800693a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800693c:	2200      	movs	r2, #0
 800693e:	61bb      	str	r3, [r7, #24]
 8006940:	61fa      	str	r2, [r7, #28]
 8006942:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006946:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800694a:	f7fa fa07 	bl	8000d5c <__aeabi_uldivmod>
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4613      	mov	r3, r2
 8006954:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006956:	e053      	b.n	8006a00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006958:	4b35      	ldr	r3, [pc, #212]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	099b      	lsrs	r3, r3, #6
 800695e:	2200      	movs	r2, #0
 8006960:	613b      	str	r3, [r7, #16]
 8006962:	617a      	str	r2, [r7, #20]
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800696a:	f04f 0b00 	mov.w	fp, #0
 800696e:	4652      	mov	r2, sl
 8006970:	465b      	mov	r3, fp
 8006972:	f04f 0000 	mov.w	r0, #0
 8006976:	f04f 0100 	mov.w	r1, #0
 800697a:	0159      	lsls	r1, r3, #5
 800697c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006980:	0150      	lsls	r0, r2, #5
 8006982:	4602      	mov	r2, r0
 8006984:	460b      	mov	r3, r1
 8006986:	ebb2 080a 	subs.w	r8, r2, sl
 800698a:	eb63 090b 	sbc.w	r9, r3, fp
 800698e:	f04f 0200 	mov.w	r2, #0
 8006992:	f04f 0300 	mov.w	r3, #0
 8006996:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800699a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800699e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80069a2:	ebb2 0408 	subs.w	r4, r2, r8
 80069a6:	eb63 0509 	sbc.w	r5, r3, r9
 80069aa:	f04f 0200 	mov.w	r2, #0
 80069ae:	f04f 0300 	mov.w	r3, #0
 80069b2:	00eb      	lsls	r3, r5, #3
 80069b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069b8:	00e2      	lsls	r2, r4, #3
 80069ba:	4614      	mov	r4, r2
 80069bc:	461d      	mov	r5, r3
 80069be:	eb14 030a 	adds.w	r3, r4, sl
 80069c2:	603b      	str	r3, [r7, #0]
 80069c4:	eb45 030b 	adc.w	r3, r5, fp
 80069c8:	607b      	str	r3, [r7, #4]
 80069ca:	f04f 0200 	mov.w	r2, #0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069d6:	4629      	mov	r1, r5
 80069d8:	028b      	lsls	r3, r1, #10
 80069da:	4621      	mov	r1, r4
 80069dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069e0:	4621      	mov	r1, r4
 80069e2:	028a      	lsls	r2, r1, #10
 80069e4:	4610      	mov	r0, r2
 80069e6:	4619      	mov	r1, r3
 80069e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ea:	2200      	movs	r2, #0
 80069ec:	60bb      	str	r3, [r7, #8]
 80069ee:	60fa      	str	r2, [r7, #12]
 80069f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069f4:	f7fa f9b2 	bl	8000d5c <__aeabi_uldivmod>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4613      	mov	r3, r2
 80069fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006a00:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	0c1b      	lsrs	r3, r3, #16
 8006a06:	f003 0303 	and.w	r3, r3, #3
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	005b      	lsls	r3, r3, #1
 8006a0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006a10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a1a:	e002      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3740      	adds	r7, #64	@ 0x40
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a2e:	bf00      	nop
 8006a30:	40023800 	.word	0x40023800
 8006a34:	00f42400 	.word	0x00f42400
 8006a38:	00b71b00 	.word	0x00b71b00

08006a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a40:	4b03      	ldr	r3, [pc, #12]	@ (8006a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a42:	681b      	ldr	r3, [r3, #0]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000024 	.word	0x20000024

08006a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a58:	f7ff fff0 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	4b05      	ldr	r3, [pc, #20]	@ (8006a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	0a9b      	lsrs	r3, r3, #10
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	4903      	ldr	r1, [pc, #12]	@ (8006a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a6a:	5ccb      	ldrb	r3, [r1, r3]
 8006a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40023800 	.word	0x40023800
 8006a78:	08015600 	.word	0x08015600

08006a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a80:	f7ff ffdc 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a84:	4602      	mov	r2, r0
 8006a86:	4b05      	ldr	r3, [pc, #20]	@ (8006a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0b5b      	lsrs	r3, r3, #13
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	4903      	ldr	r1, [pc, #12]	@ (8006aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a92:	5ccb      	ldrb	r3, [r1, r3]
 8006a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	08015600 	.word	0x08015600

08006aa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e07b      	b.n	8006bae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d108      	bne.n	8006ad0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ac6:	d009      	beq.n	8006adc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	61da      	str	r2, [r3, #28]
 8006ace:	e005      	b.n	8006adc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d106      	bne.n	8006afc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7fa ffa8 	bl	8001a4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2202      	movs	r2, #2
 8006b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006b24:	431a      	orrs	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	f003 0302 	and.w	r3, r3, #2
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	f003 0301 	and.w	r3, r3, #1
 8006b42:	431a      	orrs	r2, r3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b56:	431a      	orrs	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b60:	ea42 0103 	orr.w	r1, r2, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b68:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	0c1b      	lsrs	r3, r3, #16
 8006b7a:	f003 0104 	and.w	r1, r3, #4
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b82:	f003 0210 	and.w	r2, r3, #16
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69da      	ldr	r2, [r3, #28]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b082      	sub	sp, #8
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d101      	bne.n	8006bc8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e041      	b.n	8006c4c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d106      	bne.n	8006be2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f7fa ff7d 	bl	8001adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2202      	movs	r2, #2
 8006be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	3304      	adds	r3, #4
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	f000 fad9 	bl	80071ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2201      	movs	r2, #1
 8006c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c4a:	2300      	movs	r3, #0
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3708      	adds	r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e041      	b.n	8006cea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 f839 	bl	8006cf2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	3304      	adds	r3, #4
 8006c90:	4619      	mov	r1, r3
 8006c92:	4610      	mov	r0, r2
 8006c94:	f000 fa8a 	bl	80071ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ce8:	2300      	movs	r3, #0
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3708      	adds	r7, #8
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b083      	sub	sp, #12
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006cfa:	bf00      	nop
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
	...

08006d08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d109      	bne.n	8006d2c <HAL_TIM_PWM_Start+0x24>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	bf14      	ite	ne
 8006d24:	2301      	movne	r3, #1
 8006d26:	2300      	moveq	r3, #0
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	e022      	b.n	8006d72 <HAL_TIM_PWM_Start+0x6a>
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	2b04      	cmp	r3, #4
 8006d30:	d109      	bne.n	8006d46 <HAL_TIM_PWM_Start+0x3e>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	bf14      	ite	ne
 8006d3e:	2301      	movne	r3, #1
 8006d40:	2300      	moveq	r3, #0
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	e015      	b.n	8006d72 <HAL_TIM_PWM_Start+0x6a>
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d109      	bne.n	8006d60 <HAL_TIM_PWM_Start+0x58>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	bf14      	ite	ne
 8006d58:	2301      	movne	r3, #1
 8006d5a:	2300      	moveq	r3, #0
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	e008      	b.n	8006d72 <HAL_TIM_PWM_Start+0x6a>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	bf14      	ite	ne
 8006d6c:	2301      	movne	r3, #1
 8006d6e:	2300      	moveq	r3, #0
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d001      	beq.n	8006d7a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e07c      	b.n	8006e74 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d104      	bne.n	8006d8a <HAL_TIM_PWM_Start+0x82>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2202      	movs	r2, #2
 8006d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d88:	e013      	b.n	8006db2 <HAL_TIM_PWM_Start+0xaa>
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	2b04      	cmp	r3, #4
 8006d8e:	d104      	bne.n	8006d9a <HAL_TIM_PWM_Start+0x92>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2202      	movs	r2, #2
 8006d94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d98:	e00b      	b.n	8006db2 <HAL_TIM_PWM_Start+0xaa>
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b08      	cmp	r3, #8
 8006d9e:	d104      	bne.n	8006daa <HAL_TIM_PWM_Start+0xa2>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006da8:	e003      	b.n	8006db2 <HAL_TIM_PWM_Start+0xaa>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2202      	movs	r2, #2
 8006dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2201      	movs	r2, #1
 8006db8:	6839      	ldr	r1, [r7, #0]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f000 fcec 	bl	8007798 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8006e7c <HAL_TIM_PWM_Start+0x174>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d004      	beq.n	8006dd4 <HAL_TIM_PWM_Start+0xcc>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a2c      	ldr	r2, [pc, #176]	@ (8006e80 <HAL_TIM_PWM_Start+0x178>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d101      	bne.n	8006dd8 <HAL_TIM_PWM_Start+0xd0>
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e000      	b.n	8006dda <HAL_TIM_PWM_Start+0xd2>
 8006dd8:	2300      	movs	r3, #0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d007      	beq.n	8006dee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006dec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a22      	ldr	r2, [pc, #136]	@ (8006e7c <HAL_TIM_PWM_Start+0x174>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d022      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e00:	d01d      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a1f      	ldr	r2, [pc, #124]	@ (8006e84 <HAL_TIM_PWM_Start+0x17c>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d018      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a1d      	ldr	r2, [pc, #116]	@ (8006e88 <HAL_TIM_PWM_Start+0x180>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d013      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8006e8c <HAL_TIM_PWM_Start+0x184>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d00e      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a16      	ldr	r2, [pc, #88]	@ (8006e80 <HAL_TIM_PWM_Start+0x178>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d009      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a18      	ldr	r2, [pc, #96]	@ (8006e90 <HAL_TIM_PWM_Start+0x188>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d004      	beq.n	8006e3e <HAL_TIM_PWM_Start+0x136>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a16      	ldr	r2, [pc, #88]	@ (8006e94 <HAL_TIM_PWM_Start+0x18c>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d111      	bne.n	8006e62 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2b06      	cmp	r3, #6
 8006e4e:	d010      	beq.n	8006e72 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e60:	e007      	b.n	8006e72 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f042 0201 	orr.w	r2, r2, #1
 8006e70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	40010000 	.word	0x40010000
 8006e80:	40010400 	.word	0x40010400
 8006e84:	40000400 	.word	0x40000400
 8006e88:	40000800 	.word	0x40000800
 8006e8c:	40000c00 	.word	0x40000c00
 8006e90:	40014000 	.word	0x40014000
 8006e94:	40001800 	.word	0x40001800

08006e98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d101      	bne.n	8006eb6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	e0ae      	b.n	8007014 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2b0c      	cmp	r3, #12
 8006ec2:	f200 809f 	bhi.w	8007004 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ecc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ecc:	08006f01 	.word	0x08006f01
 8006ed0:	08007005 	.word	0x08007005
 8006ed4:	08007005 	.word	0x08007005
 8006ed8:	08007005 	.word	0x08007005
 8006edc:	08006f41 	.word	0x08006f41
 8006ee0:	08007005 	.word	0x08007005
 8006ee4:	08007005 	.word	0x08007005
 8006ee8:	08007005 	.word	0x08007005
 8006eec:	08006f83 	.word	0x08006f83
 8006ef0:	08007005 	.word	0x08007005
 8006ef4:	08007005 	.word	0x08007005
 8006ef8:	08007005 	.word	0x08007005
 8006efc:	08006fc3 	.word	0x08006fc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68b9      	ldr	r1, [r7, #8]
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 f9fc 	bl	8007304 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	699a      	ldr	r2, [r3, #24]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f042 0208 	orr.w	r2, r2, #8
 8006f1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	699a      	ldr	r2, [r3, #24]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0204 	bic.w	r2, r2, #4
 8006f2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6999      	ldr	r1, [r3, #24]
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	691a      	ldr	r2, [r3, #16]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	430a      	orrs	r2, r1
 8006f3c:	619a      	str	r2, [r3, #24]
      break;
 8006f3e:	e064      	b.n	800700a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68b9      	ldr	r1, [r7, #8]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f000 fa4c 	bl	80073e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	699a      	ldr	r2, [r3, #24]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	699a      	ldr	r2, [r3, #24]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	6999      	ldr	r1, [r3, #24]
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	691b      	ldr	r3, [r3, #16]
 8006f76:	021a      	lsls	r2, r3, #8
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	430a      	orrs	r2, r1
 8006f7e:	619a      	str	r2, [r3, #24]
      break;
 8006f80:	e043      	b.n	800700a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68b9      	ldr	r1, [r7, #8]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f000 faa1 	bl	80074d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	69da      	ldr	r2, [r3, #28]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f042 0208 	orr.w	r2, r2, #8
 8006f9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	69da      	ldr	r2, [r3, #28]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 0204 	bic.w	r2, r2, #4
 8006fac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69d9      	ldr	r1, [r3, #28]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	691a      	ldr	r2, [r3, #16]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	61da      	str	r2, [r3, #28]
      break;
 8006fc0:	e023      	b.n	800700a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68b9      	ldr	r1, [r7, #8]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f000 faf5 	bl	80075b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	69da      	ldr	r2, [r3, #28]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	69da      	ldr	r2, [r3, #28]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	69d9      	ldr	r1, [r3, #28]
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	021a      	lsls	r2, r3, #8
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	61da      	str	r2, [r3, #28]
      break;
 8007002:	e002      	b.n	800700a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	75fb      	strb	r3, [r7, #23]
      break;
 8007008:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007012:	7dfb      	ldrb	r3, [r7, #23]
}
 8007014:	4618      	mov	r0, r3
 8007016:	3718      	adds	r7, #24
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007026:	2300      	movs	r3, #0
 8007028:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007030:	2b01      	cmp	r3, #1
 8007032:	d101      	bne.n	8007038 <HAL_TIM_ConfigClockSource+0x1c>
 8007034:	2302      	movs	r3, #2
 8007036:	e0b4      	b.n	80071a2 <HAL_TIM_ConfigClockSource+0x186>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007056:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800705e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007070:	d03e      	beq.n	80070f0 <HAL_TIM_ConfigClockSource+0xd4>
 8007072:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007076:	f200 8087 	bhi.w	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 800707a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800707e:	f000 8086 	beq.w	800718e <HAL_TIM_ConfigClockSource+0x172>
 8007082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007086:	d87f      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 8007088:	2b70      	cmp	r3, #112	@ 0x70
 800708a:	d01a      	beq.n	80070c2 <HAL_TIM_ConfigClockSource+0xa6>
 800708c:	2b70      	cmp	r3, #112	@ 0x70
 800708e:	d87b      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 8007090:	2b60      	cmp	r3, #96	@ 0x60
 8007092:	d050      	beq.n	8007136 <HAL_TIM_ConfigClockSource+0x11a>
 8007094:	2b60      	cmp	r3, #96	@ 0x60
 8007096:	d877      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 8007098:	2b50      	cmp	r3, #80	@ 0x50
 800709a:	d03c      	beq.n	8007116 <HAL_TIM_ConfigClockSource+0xfa>
 800709c:	2b50      	cmp	r3, #80	@ 0x50
 800709e:	d873      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 80070a0:	2b40      	cmp	r3, #64	@ 0x40
 80070a2:	d058      	beq.n	8007156 <HAL_TIM_ConfigClockSource+0x13a>
 80070a4:	2b40      	cmp	r3, #64	@ 0x40
 80070a6:	d86f      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 80070a8:	2b30      	cmp	r3, #48	@ 0x30
 80070aa:	d064      	beq.n	8007176 <HAL_TIM_ConfigClockSource+0x15a>
 80070ac:	2b30      	cmp	r3, #48	@ 0x30
 80070ae:	d86b      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 80070b0:	2b20      	cmp	r3, #32
 80070b2:	d060      	beq.n	8007176 <HAL_TIM_ConfigClockSource+0x15a>
 80070b4:	2b20      	cmp	r3, #32
 80070b6:	d867      	bhi.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d05c      	beq.n	8007176 <HAL_TIM_ConfigClockSource+0x15a>
 80070bc:	2b10      	cmp	r3, #16
 80070be:	d05a      	beq.n	8007176 <HAL_TIM_ConfigClockSource+0x15a>
 80070c0:	e062      	b.n	8007188 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80070d2:	f000 fb41 	bl	8007758 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80070e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68ba      	ldr	r2, [r7, #8]
 80070ec:	609a      	str	r2, [r3, #8]
      break;
 80070ee:	e04f      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007100:	f000 fb2a 	bl	8007758 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689a      	ldr	r2, [r3, #8]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007112:	609a      	str	r2, [r3, #8]
      break;
 8007114:	e03c      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007122:	461a      	mov	r2, r3
 8007124:	f000 fa9e 	bl	8007664 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2150      	movs	r1, #80	@ 0x50
 800712e:	4618      	mov	r0, r3
 8007130:	f000 faf7 	bl	8007722 <TIM_ITRx_SetConfig>
      break;
 8007134:	e02c      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007142:	461a      	mov	r2, r3
 8007144:	f000 fabd 	bl	80076c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2160      	movs	r1, #96	@ 0x60
 800714e:	4618      	mov	r0, r3
 8007150:	f000 fae7 	bl	8007722 <TIM_ITRx_SetConfig>
      break;
 8007154:	e01c      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007162:	461a      	mov	r2, r3
 8007164:	f000 fa7e 	bl	8007664 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2140      	movs	r1, #64	@ 0x40
 800716e:	4618      	mov	r0, r3
 8007170:	f000 fad7 	bl	8007722 <TIM_ITRx_SetConfig>
      break;
 8007174:	e00c      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4619      	mov	r1, r3
 8007180:	4610      	mov	r0, r2
 8007182:	f000 face 	bl	8007722 <TIM_ITRx_SetConfig>
      break;
 8007186:	e003      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	73fb      	strb	r3, [r7, #15]
      break;
 800718c:	e000      	b.n	8007190 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800718e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
	...

080071ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a46      	ldr	r2, [pc, #280]	@ (80072d8 <TIM_Base_SetConfig+0x12c>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d013      	beq.n	80071ec <TIM_Base_SetConfig+0x40>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ca:	d00f      	beq.n	80071ec <TIM_Base_SetConfig+0x40>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a43      	ldr	r2, [pc, #268]	@ (80072dc <TIM_Base_SetConfig+0x130>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d00b      	beq.n	80071ec <TIM_Base_SetConfig+0x40>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a42      	ldr	r2, [pc, #264]	@ (80072e0 <TIM_Base_SetConfig+0x134>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d007      	beq.n	80071ec <TIM_Base_SetConfig+0x40>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a41      	ldr	r2, [pc, #260]	@ (80072e4 <TIM_Base_SetConfig+0x138>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d003      	beq.n	80071ec <TIM_Base_SetConfig+0x40>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a40      	ldr	r2, [pc, #256]	@ (80072e8 <TIM_Base_SetConfig+0x13c>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d108      	bne.n	80071fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	68fa      	ldr	r2, [r7, #12]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a35      	ldr	r2, [pc, #212]	@ (80072d8 <TIM_Base_SetConfig+0x12c>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d02b      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800720c:	d027      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a32      	ldr	r2, [pc, #200]	@ (80072dc <TIM_Base_SetConfig+0x130>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d023      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a31      	ldr	r2, [pc, #196]	@ (80072e0 <TIM_Base_SetConfig+0x134>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d01f      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a30      	ldr	r2, [pc, #192]	@ (80072e4 <TIM_Base_SetConfig+0x138>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d01b      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a2f      	ldr	r2, [pc, #188]	@ (80072e8 <TIM_Base_SetConfig+0x13c>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d017      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a2e      	ldr	r2, [pc, #184]	@ (80072ec <TIM_Base_SetConfig+0x140>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d013      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a2d      	ldr	r2, [pc, #180]	@ (80072f0 <TIM_Base_SetConfig+0x144>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d00f      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a2c      	ldr	r2, [pc, #176]	@ (80072f4 <TIM_Base_SetConfig+0x148>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d00b      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a2b      	ldr	r2, [pc, #172]	@ (80072f8 <TIM_Base_SetConfig+0x14c>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d007      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a2a      	ldr	r2, [pc, #168]	@ (80072fc <TIM_Base_SetConfig+0x150>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d003      	beq.n	800725e <TIM_Base_SetConfig+0xb2>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a29      	ldr	r2, [pc, #164]	@ (8007300 <TIM_Base_SetConfig+0x154>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d108      	bne.n	8007270 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007264:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	4313      	orrs	r3, r2
 800726e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	4313      	orrs	r3, r2
 800727c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	689a      	ldr	r2, [r3, #8]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a10      	ldr	r2, [pc, #64]	@ (80072d8 <TIM_Base_SetConfig+0x12c>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d003      	beq.n	80072a4 <TIM_Base_SetConfig+0xf8>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a12      	ldr	r2, [pc, #72]	@ (80072e8 <TIM_Base_SetConfig+0x13c>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d103      	bne.n	80072ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	691a      	ldr	r2, [r3, #16]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d105      	bne.n	80072ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	f023 0201 	bic.w	r2, r3, #1
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	611a      	str	r2, [r3, #16]
  }
}
 80072ca:	bf00      	nop
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	40010000 	.word	0x40010000
 80072dc:	40000400 	.word	0x40000400
 80072e0:	40000800 	.word	0x40000800
 80072e4:	40000c00 	.word	0x40000c00
 80072e8:	40010400 	.word	0x40010400
 80072ec:	40014000 	.word	0x40014000
 80072f0:	40014400 	.word	0x40014400
 80072f4:	40014800 	.word	0x40014800
 80072f8:	40001800 	.word	0x40001800
 80072fc:	40001c00 	.word	0x40001c00
 8007300:	40002000 	.word	0x40002000

08007304 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007304:	b480      	push	{r7}
 8007306:	b087      	sub	sp, #28
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6a1b      	ldr	r3, [r3, #32]
 8007318:	f023 0201 	bic.w	r2, r3, #1
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f023 0303 	bic.w	r3, r3, #3
 800733a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68fa      	ldr	r2, [r7, #12]
 8007342:	4313      	orrs	r3, r2
 8007344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	f023 0302 	bic.w	r3, r3, #2
 800734c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	4313      	orrs	r3, r2
 8007356:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a20      	ldr	r2, [pc, #128]	@ (80073dc <TIM_OC1_SetConfig+0xd8>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d003      	beq.n	8007368 <TIM_OC1_SetConfig+0x64>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a1f      	ldr	r2, [pc, #124]	@ (80073e0 <TIM_OC1_SetConfig+0xdc>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d10c      	bne.n	8007382 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	f023 0308 	bic.w	r3, r3, #8
 800736e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	4313      	orrs	r3, r2
 8007378:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f023 0304 	bic.w	r3, r3, #4
 8007380:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a15      	ldr	r2, [pc, #84]	@ (80073dc <TIM_OC1_SetConfig+0xd8>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d003      	beq.n	8007392 <TIM_OC1_SetConfig+0x8e>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a14      	ldr	r2, [pc, #80]	@ (80073e0 <TIM_OC1_SetConfig+0xdc>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d111      	bne.n	80073b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007398:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	695b      	ldr	r3, [r3, #20]
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	693a      	ldr	r2, [r7, #16]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	621a      	str	r2, [r3, #32]
}
 80073d0:	bf00      	nop
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40010000 	.word	0x40010000
 80073e0:	40010400 	.word	0x40010400

080073e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b087      	sub	sp, #28
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	f023 0210 	bic.w	r2, r3, #16
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800741a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	021b      	lsls	r3, r3, #8
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	4313      	orrs	r3, r2
 8007426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	f023 0320 	bic.w	r3, r3, #32
 800742e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	4313      	orrs	r3, r2
 800743a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	4a22      	ldr	r2, [pc, #136]	@ (80074c8 <TIM_OC2_SetConfig+0xe4>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d003      	beq.n	800744c <TIM_OC2_SetConfig+0x68>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a21      	ldr	r2, [pc, #132]	@ (80074cc <TIM_OC2_SetConfig+0xe8>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d10d      	bne.n	8007468 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	68db      	ldr	r3, [r3, #12]
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	4313      	orrs	r3, r2
 800745e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007466:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a17      	ldr	r2, [pc, #92]	@ (80074c8 <TIM_OC2_SetConfig+0xe4>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d003      	beq.n	8007478 <TIM_OC2_SetConfig+0x94>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a16      	ldr	r2, [pc, #88]	@ (80074cc <TIM_OC2_SetConfig+0xe8>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d113      	bne.n	80074a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800747e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007486:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	695b      	ldr	r3, [r3, #20]
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	693a      	ldr	r2, [r7, #16]
 8007490:	4313      	orrs	r3, r2
 8007492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	699b      	ldr	r3, [r3, #24]
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	4313      	orrs	r3, r2
 800749e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	621a      	str	r2, [r3, #32]
}
 80074ba:	bf00      	nop
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	40010000 	.word	0x40010000
 80074cc:	40010400 	.word	0x40010400

080074d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b087      	sub	sp, #28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a1b      	ldr	r3, [r3, #32]
 80074e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0303 	bic.w	r3, r3, #3
 8007506:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	4313      	orrs	r3, r2
 8007510:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007518:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	021b      	lsls	r3, r3, #8
 8007520:	697a      	ldr	r2, [r7, #20]
 8007522:	4313      	orrs	r3, r2
 8007524:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a21      	ldr	r2, [pc, #132]	@ (80075b0 <TIM_OC3_SetConfig+0xe0>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d003      	beq.n	8007536 <TIM_OC3_SetConfig+0x66>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a20      	ldr	r2, [pc, #128]	@ (80075b4 <TIM_OC3_SetConfig+0xe4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d10d      	bne.n	8007552 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800753c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	021b      	lsls	r3, r3, #8
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	4313      	orrs	r3, r2
 8007548:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007550:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4a16      	ldr	r2, [pc, #88]	@ (80075b0 <TIM_OC3_SetConfig+0xe0>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d003      	beq.n	8007562 <TIM_OC3_SetConfig+0x92>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a15      	ldr	r2, [pc, #84]	@ (80075b4 <TIM_OC3_SetConfig+0xe4>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d113      	bne.n	800758a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007568:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007570:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	011b      	lsls	r3, r3, #4
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	4313      	orrs	r3, r2
 800757c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	011b      	lsls	r3, r3, #4
 8007584:	693a      	ldr	r2, [r7, #16]
 8007586:	4313      	orrs	r3, r2
 8007588:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	693a      	ldr	r2, [r7, #16]
 800758e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685a      	ldr	r2, [r3, #4]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	621a      	str	r2, [r3, #32]
}
 80075a4:	bf00      	nop
 80075a6:	371c      	adds	r7, #28
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	40010000 	.word	0x40010000
 80075b4:	40010400 	.word	0x40010400

080075b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b087      	sub	sp, #28
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	69db      	ldr	r3, [r3, #28]
 80075de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	021b      	lsls	r3, r3, #8
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007602:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	031b      	lsls	r3, r3, #12
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	4313      	orrs	r3, r2
 800760e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a12      	ldr	r2, [pc, #72]	@ (800765c <TIM_OC4_SetConfig+0xa4>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d003      	beq.n	8007620 <TIM_OC4_SetConfig+0x68>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a11      	ldr	r2, [pc, #68]	@ (8007660 <TIM_OC4_SetConfig+0xa8>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d109      	bne.n	8007634 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007626:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	695b      	ldr	r3, [r3, #20]
 800762c:	019b      	lsls	r3, r3, #6
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	4313      	orrs	r3, r2
 8007632:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	685a      	ldr	r2, [r3, #4]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	693a      	ldr	r2, [r7, #16]
 800764c:	621a      	str	r2, [r3, #32]
}
 800764e:	bf00      	nop
 8007650:	371c      	adds	r7, #28
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	40010000 	.word	0x40010000
 8007660:	40010400 	.word	0x40010400

08007664 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007664:	b480      	push	{r7}
 8007666:	b087      	sub	sp, #28
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a1b      	ldr	r3, [r3, #32]
 8007674:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6a1b      	ldr	r3, [r3, #32]
 800767a:	f023 0201 	bic.w	r2, r3, #1
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800768e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	011b      	lsls	r3, r3, #4
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	4313      	orrs	r3, r2
 8007698:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	f023 030a 	bic.w	r3, r3, #10
 80076a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076a2:	697a      	ldr	r2, [r7, #20]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	693a      	ldr	r2, [r7, #16]
 80076ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	621a      	str	r2, [r3, #32]
}
 80076b6:	bf00      	nop
 80076b8:	371c      	adds	r7, #28
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b087      	sub	sp, #28
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	60f8      	str	r0, [r7, #12]
 80076ca:	60b9      	str	r1, [r7, #8]
 80076cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6a1b      	ldr	r3, [r3, #32]
 80076d8:	f023 0210 	bic.w	r2, r3, #16
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	699b      	ldr	r3, [r3, #24]
 80076e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80076ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	031b      	lsls	r3, r3, #12
 80076f2:	693a      	ldr	r2, [r7, #16]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80076fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	011b      	lsls	r3, r3, #4
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	4313      	orrs	r3, r2
 8007708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	693a      	ldr	r2, [r7, #16]
 800770e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	621a      	str	r2, [r3, #32]
}
 8007716:	bf00      	nop
 8007718:	371c      	adds	r7, #28
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr

08007722 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007722:	b480      	push	{r7}
 8007724:	b085      	sub	sp, #20
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
 800772a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007738:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800773a:	683a      	ldr	r2, [r7, #0]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4313      	orrs	r3, r2
 8007740:	f043 0307 	orr.w	r3, r3, #7
 8007744:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	609a      	str	r2, [r3, #8]
}
 800774c:	bf00      	nop
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
 8007764:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007772:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	021a      	lsls	r2, r3, #8
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	431a      	orrs	r2, r3
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	4313      	orrs	r3, r2
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	4313      	orrs	r3, r2
 8007784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	697a      	ldr	r2, [r7, #20]
 800778a:	609a      	str	r2, [r3, #8]
}
 800778c:	bf00      	nop
 800778e:	371c      	adds	r7, #28
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007798:	b480      	push	{r7}
 800779a:	b087      	sub	sp, #28
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f003 031f 	and.w	r3, r3, #31
 80077aa:	2201      	movs	r2, #1
 80077ac:	fa02 f303 	lsl.w	r3, r2, r3
 80077b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	6a1a      	ldr	r2, [r3, #32]
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	43db      	mvns	r3, r3
 80077ba:	401a      	ands	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6a1a      	ldr	r2, [r3, #32]
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	f003 031f 	and.w	r3, r3, #31
 80077ca:	6879      	ldr	r1, [r7, #4]
 80077cc:	fa01 f303 	lsl.w	r3, r1, r3
 80077d0:	431a      	orrs	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	621a      	str	r2, [r3, #32]
}
 80077d6:	bf00      	nop
 80077d8:	371c      	adds	r7, #28
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
	...

080077e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d101      	bne.n	80077fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077f8:	2302      	movs	r3, #2
 80077fa:	e05a      	b.n	80078b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2202      	movs	r2, #2
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007822:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	4313      	orrs	r3, r2
 800782c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a21      	ldr	r2, [pc, #132]	@ (80078c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d022      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007848:	d01d      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a1d      	ldr	r2, [pc, #116]	@ (80078c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d018      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a1b      	ldr	r2, [pc, #108]	@ (80078c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d013      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a1a      	ldr	r2, [pc, #104]	@ (80078cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d00e      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a18      	ldr	r2, [pc, #96]	@ (80078d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d009      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a17      	ldr	r2, [pc, #92]	@ (80078d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d004      	beq.n	8007886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a15      	ldr	r2, [pc, #84]	@ (80078d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d10c      	bne.n	80078a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800788c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	4313      	orrs	r3, r2
 8007896:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68ba      	ldr	r2, [r7, #8]
 800789e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	40010000 	.word	0x40010000
 80078c4:	40000400 	.word	0x40000400
 80078c8:	40000800 	.word	0x40000800
 80078cc:	40000c00 	.word	0x40000c00
 80078d0:	40010400 	.word	0x40010400
 80078d4:	40014000 	.word	0x40014000
 80078d8:	40001800 	.word	0x40001800

080078dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e042      	b.n	8007974 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d106      	bne.n	8007908 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7fa f942 	bl	8001b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2224      	movs	r2, #36	@ 0x24
 800790c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	68da      	ldr	r2, [r3, #12]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800791e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 ff81 	bl	8008828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	691a      	ldr	r2, [r3, #16]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007934:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	695a      	ldr	r2, [r3, #20]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007944:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68da      	ldr	r2, [r3, #12]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007954:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2220      	movs	r2, #32
 8007960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2220      	movs	r2, #32
 8007968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b08c      	sub	sp, #48	@ 0x30
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	4613      	mov	r3, r2
 8007988:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007990:	b2db      	uxtb	r3, r3
 8007992:	2b20      	cmp	r3, #32
 8007994:	d14a      	bne.n	8007a2c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800799c:	88fb      	ldrh	r3, [r7, #6]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e043      	b.n	8007a2e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2201      	movs	r2, #1
 80079aa:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80079b2:	88fb      	ldrh	r3, [r7, #6]
 80079b4:	461a      	mov	r2, r3
 80079b6:	68b9      	ldr	r1, [r7, #8]
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	f000 fcd5 	bl	8008368 <UART_Start_Receive_DMA>
 80079be:	4603      	mov	r3, r0
 80079c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80079c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d12c      	bne.n	8007a26 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d125      	bne.n	8007a20 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079d4:	2300      	movs	r3, #0
 80079d6:	613b      	str	r3, [r7, #16]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	613b      	str	r3, [r7, #16]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	613b      	str	r3, [r7, #16]
 80079e8:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	330c      	adds	r3, #12
 80079f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	617b      	str	r3, [r7, #20]
   return(result);
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	f043 0310 	orr.w	r3, r3, #16
 8007a00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	330c      	adds	r3, #12
 8007a08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a0a:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0e:	6a39      	ldr	r1, [r7, #32]
 8007a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a12:	e841 2300 	strex	r3, r2, [r1]
 8007a16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d1e5      	bne.n	80079ea <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8007a1e:	e002      	b.n	8007a26 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007a26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007a2a:	e000      	b.n	8007a2e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007a2c:	2302      	movs	r3, #2
  }
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3730      	adds	r7, #48	@ 0x30
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b0a0      	sub	sp, #128	@ 0x80
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	330c      	adds	r3, #12
 8007a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a48:	e853 3f00 	ldrex	r3, [r3]
 8007a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007a4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a50:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8007a54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	330c      	adds	r3, #12
 8007a5c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007a5e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007a60:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a62:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007a64:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a66:	e841 2300 	strex	r3, r2, [r1]
 8007a6a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007a6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d1e5      	bne.n	8007a3e <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	3314      	adds	r3, #20
 8007a78:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a7c:	e853 3f00 	ldrex	r3, [r3]
 8007a80:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007a82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a84:	f023 0301 	bic.w	r3, r3, #1
 8007a88:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3314      	adds	r3, #20
 8007a90:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007a92:	657a      	str	r2, [r7, #84]	@ 0x54
 8007a94:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a9a:	e841 2300 	strex	r3, r2, [r1]
 8007a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007aa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1e5      	bne.n	8007a72 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	d119      	bne.n	8007ae2 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	330c      	adds	r3, #12
 8007ab4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab8:	e853 3f00 	ldrex	r3, [r3]
 8007abc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	f023 0310 	bic.w	r3, r3, #16
 8007ac4:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	330c      	adds	r3, #12
 8007acc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007ace:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ad4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ad6:	e841 2300 	strex	r3, r2, [r1]
 8007ada:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1e5      	bne.n	8007aae <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aec:	2b80      	cmp	r3, #128	@ 0x80
 8007aee:	d136      	bne.n	8007b5e <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	3314      	adds	r3, #20
 8007af6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af8:	6a3b      	ldr	r3, [r7, #32]
 8007afa:	e853 3f00 	ldrex	r3, [r3]
 8007afe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b06:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	3314      	adds	r3, #20
 8007b0e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007b10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b18:	e841 2300 	strex	r3, r2, [r1]
 8007b1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1e5      	bne.n	8007af0 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d018      	beq.n	8007b5e <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b30:	2200      	movs	r2, #0
 8007b32:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fa ff03 	bl	8002944 <HAL_DMA_Abort>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00c      	beq.n	8007b5e <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f7fb f925 	bl	8002d98 <HAL_DMA_GetError>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b20      	cmp	r3, #32
 8007b52:	d104      	bne.n	8007b5e <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2210      	movs	r2, #16
 8007b58:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e052      	b.n	8007c04 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b68:	2b40      	cmp	r3, #64	@ 0x40
 8007b6a:	d136      	bne.n	8007bda <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	3314      	adds	r3, #20
 8007b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	e853 3f00 	ldrex	r3, [r3]
 8007b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3314      	adds	r3, #20
 8007b8a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007b8c:	61ba      	str	r2, [r7, #24]
 8007b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b90:	6979      	ldr	r1, [r7, #20]
 8007b92:	69ba      	ldr	r2, [r7, #24]
 8007b94:	e841 2300 	strex	r3, r2, [r1]
 8007b98:	613b      	str	r3, [r7, #16]
   return(result);
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d1e5      	bne.n	8007b6c <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d018      	beq.n	8007bda <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bac:	2200      	movs	r2, #0
 8007bae:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7fa fec5 	bl	8002944 <HAL_DMA_Abort>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00c      	beq.n	8007bda <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f7fb f8e7 	bl	8002d98 <HAL_DMA_GetError>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b20      	cmp	r3, #32
 8007bce:	d104      	bne.n	8007bda <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2210      	movs	r2, #16
 8007bd4:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	e014      	b.n	8007c04 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8007c02:	2300      	movs	r3, #0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3780      	adds	r7, #128	@ 0x80
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b0ba      	sub	sp, #232	@ 0xe8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c42:	f003 030f 	and.w	r3, r3, #15
 8007c46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007c4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10f      	bne.n	8007c72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c56:	f003 0320 	and.w	r3, r3, #32
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d009      	beq.n	8007c72 <HAL_UART_IRQHandler+0x66>
 8007c5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c62:	f003 0320 	and.w	r3, r3, #32
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d003      	beq.n	8007c72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fd1d 	bl	80086aa <UART_Receive_IT>
      return;
 8007c70:	e25b      	b.n	800812a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007c72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 80de 	beq.w	8007e38 <HAL_UART_IRQHandler+0x22c>
 8007c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d106      	bne.n	8007c96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c8c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f000 80d1 	beq.w	8007e38 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00b      	beq.n	8007cba <HAL_UART_IRQHandler+0xae>
 8007ca2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d005      	beq.n	8007cba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb2:	f043 0201 	orr.w	r2, r3, #1
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cbe:	f003 0304 	and.w	r3, r3, #4
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00b      	beq.n	8007cde <HAL_UART_IRQHandler+0xd2>
 8007cc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d005      	beq.n	8007cde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd6:	f043 0202 	orr.w	r2, r3, #2
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ce2:	f003 0302 	and.w	r3, r3, #2
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00b      	beq.n	8007d02 <HAL_UART_IRQHandler+0xf6>
 8007cea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d005      	beq.n	8007d02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cfa:	f043 0204 	orr.w	r2, r3, #4
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d06:	f003 0308 	and.w	r3, r3, #8
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d011      	beq.n	8007d32 <HAL_UART_IRQHandler+0x126>
 8007d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d12:	f003 0320 	and.w	r3, r3, #32
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d105      	bne.n	8007d26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007d1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d1e:	f003 0301 	and.w	r3, r3, #1
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d005      	beq.n	8007d32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d2a:	f043 0208 	orr.w	r2, r3, #8
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f000 81f2 	beq.w	8008120 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d40:	f003 0320 	and.w	r3, r3, #32
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d008      	beq.n	8007d5a <HAL_UART_IRQHandler+0x14e>
 8007d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d4c:	f003 0320 	and.w	r3, r3, #32
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d002      	beq.n	8007d5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 fca8 	bl	80086aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	695b      	ldr	r3, [r3, #20]
 8007d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d64:	2b40      	cmp	r3, #64	@ 0x40
 8007d66:	bf0c      	ite	eq
 8007d68:	2301      	moveq	r3, #1
 8007d6a:	2300      	movne	r3, #0
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d76:	f003 0308 	and.w	r3, r3, #8
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d103      	bne.n	8007d86 <HAL_UART_IRQHandler+0x17a>
 8007d7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d04f      	beq.n	8007e26 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fbb0 	bl	80084ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	695b      	ldr	r3, [r3, #20]
 8007d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d96:	2b40      	cmp	r3, #64	@ 0x40
 8007d98:	d141      	bne.n	8007e1e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3314      	adds	r3, #20
 8007da0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007da8:	e853 3f00 	ldrex	r3, [r3]
 8007dac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007db4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007db8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3314      	adds	r3, #20
 8007dc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007dc6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007dca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007dd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007dd6:	e841 2300 	strex	r3, r2, [r1]
 8007dda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007dde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d1d9      	bne.n	8007d9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d013      	beq.n	8007e16 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df2:	4a7e      	ldr	r2, [pc, #504]	@ (8007fec <HAL_UART_IRQHandler+0x3e0>)
 8007df4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7fa fe12 	bl	8002a24 <HAL_DMA_Abort_IT>
 8007e00:	4603      	mov	r3, r0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d016      	beq.n	8007e34 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007e10:	4610      	mov	r0, r2
 8007e12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e14:	e00e      	b.n	8007e34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f7f9 f9ec 	bl	80011f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e1c:	e00a      	b.n	8007e34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f7f9 f9e8 	bl	80011f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e24:	e006      	b.n	8007e34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7f9 f9e4 	bl	80011f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007e32:	e175      	b.n	8008120 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e34:	bf00      	nop
    return;
 8007e36:	e173      	b.n	8008120 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	f040 814f 	bne.w	80080e0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e46:	f003 0310 	and.w	r3, r3, #16
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	f000 8148 	beq.w	80080e0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e54:	f003 0310 	and.w	r3, r3, #16
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	f000 8141 	beq.w	80080e0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e5e:	2300      	movs	r3, #0
 8007e60:	60bb      	str	r3, [r7, #8]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	60bb      	str	r3, [r7, #8]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	60bb      	str	r3, [r7, #8]
 8007e72:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7e:	2b40      	cmp	r3, #64	@ 0x40
 8007e80:	f040 80b6 	bne.w	8007ff0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007e90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f000 8145 	beq.w	8008124 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	f080 813e 	bcs.w	8008124 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007eae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb4:	69db      	ldr	r3, [r3, #28]
 8007eb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007eba:	f000 8088 	beq.w	8007fce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	330c      	adds	r3, #12
 8007ec4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007ecc:	e853 3f00 	ldrex	r3, [r3]
 8007ed0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007ed4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ed8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007edc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	330c      	adds	r3, #12
 8007ee6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007eea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007eee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007ef6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007efa:	e841 2300 	strex	r3, r2, [r1]
 8007efe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007f02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1d9      	bne.n	8007ebe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	3314      	adds	r3, #20
 8007f10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f14:	e853 3f00 	ldrex	r3, [r3]
 8007f18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f1c:	f023 0301 	bic.w	r3, r3, #1
 8007f20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3314      	adds	r3, #20
 8007f2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007f32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007f36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007f3a:	e841 2300 	strex	r3, r2, [r1]
 8007f3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007f40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d1e1      	bne.n	8007f0a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	3314      	adds	r3, #20
 8007f4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f50:	e853 3f00 	ldrex	r3, [r3]
 8007f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007f56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	3314      	adds	r3, #20
 8007f66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007f6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007f70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007f72:	e841 2300 	strex	r3, r2, [r1]
 8007f76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007f78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1e3      	bne.n	8007f46 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2220      	movs	r2, #32
 8007f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	330c      	adds	r3, #12
 8007f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f96:	e853 3f00 	ldrex	r3, [r3]
 8007f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007f9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f9e:	f023 0310 	bic.w	r3, r3, #16
 8007fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	330c      	adds	r3, #12
 8007fac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007fb0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007fb2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007fb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fb8:	e841 2300 	strex	r3, r2, [r1]
 8007fbc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1e3      	bne.n	8007f8c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7fa fcbb 	bl	8002944 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	1ad3      	subs	r3, r2, r3
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f7f9 f8ef 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007fea:	e09b      	b.n	8008124 <HAL_UART_IRQHandler+0x518>
 8007fec:	080085b3 	.word	0x080085b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	1ad3      	subs	r3, r2, r3
 8007ffc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008004:	b29b      	uxth	r3, r3
 8008006:	2b00      	cmp	r3, #0
 8008008:	f000 808e 	beq.w	8008128 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800800c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008010:	2b00      	cmp	r3, #0
 8008012:	f000 8089 	beq.w	8008128 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	330c      	adds	r3, #12
 800801c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008028:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800802c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	330c      	adds	r3, #12
 8008036:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800803a:	647a      	str	r2, [r7, #68]	@ 0x44
 800803c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008040:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008042:	e841 2300 	strex	r3, r2, [r1]
 8008046:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1e3      	bne.n	8008016 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3314      	adds	r3, #20
 8008054:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	e853 3f00 	ldrex	r3, [r3]
 800805c:	623b      	str	r3, [r7, #32]
   return(result);
 800805e:	6a3b      	ldr	r3, [r7, #32]
 8008060:	f023 0301 	bic.w	r3, r3, #1
 8008064:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	3314      	adds	r3, #20
 800806e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008072:	633a      	str	r2, [r7, #48]	@ 0x30
 8008074:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e3      	bne.n	800804e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2220      	movs	r2, #32
 800808a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	330c      	adds	r3, #12
 800809a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	e853 3f00 	ldrex	r3, [r3]
 80080a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f023 0310 	bic.w	r3, r3, #16
 80080aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	330c      	adds	r3, #12
 80080b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80080b8:	61fa      	str	r2, [r7, #28]
 80080ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080bc:	69b9      	ldr	r1, [r7, #24]
 80080be:	69fa      	ldr	r2, [r7, #28]
 80080c0:	e841 2300 	strex	r3, r2, [r1]
 80080c4:	617b      	str	r3, [r7, #20]
   return(result);
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d1e3      	bne.n	8008094 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2202      	movs	r2, #2
 80080d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80080d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080d6:	4619      	mov	r1, r3
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7f9 f875 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80080de:	e023      	b.n	8008128 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80080e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d009      	beq.n	8008100 <HAL_UART_IRQHandler+0x4f4>
 80080ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d003      	beq.n	8008100 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fa6e 	bl	80085da <UART_Transmit_IT>
    return;
 80080fe:	e014      	b.n	800812a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008108:	2b00      	cmp	r3, #0
 800810a:	d00e      	beq.n	800812a <HAL_UART_IRQHandler+0x51e>
 800810c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008114:	2b00      	cmp	r3, #0
 8008116:	d008      	beq.n	800812a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 faae 	bl	800867a <UART_EndTransmit_IT>
    return;
 800811e:	e004      	b.n	800812a <HAL_UART_IRQHandler+0x51e>
    return;
 8008120:	bf00      	nop
 8008122:	e002      	b.n	800812a <HAL_UART_IRQHandler+0x51e>
      return;
 8008124:	bf00      	nop
 8008126:	e000      	b.n	800812a <HAL_UART_IRQHandler+0x51e>
      return;
 8008128:	bf00      	nop
  }
}
 800812a:	37e8      	adds	r7, #232	@ 0xe8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008160:	bf00      	nop
 8008162:	370c      	adds	r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b09c      	sub	sp, #112	@ 0x70
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008178:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008184:	2b00      	cmp	r3, #0
 8008186:	d172      	bne.n	800826e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800818a:	2200      	movs	r2, #0
 800818c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800818e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	330c      	adds	r3, #12
 8008194:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008196:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008198:	e853 3f00 	ldrex	r3, [r3]
 800819c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800819e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	330c      	adds	r3, #12
 80081ac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80081ae:	65ba      	str	r2, [r7, #88]	@ 0x58
 80081b0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081b6:	e841 2300 	strex	r3, r2, [r1]
 80081ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1e5      	bne.n	800818e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3314      	adds	r3, #20
 80081c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081cc:	e853 3f00 	ldrex	r3, [r3]
 80081d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081d4:	f023 0301 	bic.w	r3, r3, #1
 80081d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80081da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	3314      	adds	r3, #20
 80081e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80081e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80081e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081ea:	e841 2300 	strex	r3, r2, [r1]
 80081ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1e5      	bne.n	80081c2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	3314      	adds	r3, #20
 80081fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008200:	e853 3f00 	ldrex	r3, [r3]
 8008204:	623b      	str	r3, [r7, #32]
   return(result);
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800820c:	663b      	str	r3, [r7, #96]	@ 0x60
 800820e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3314      	adds	r3, #20
 8008214:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008216:	633a      	str	r2, [r7, #48]	@ 0x30
 8008218:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800821c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800821e:	e841 2300 	strex	r3, r2, [r1]
 8008222:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008226:	2b00      	cmp	r3, #0
 8008228:	d1e5      	bne.n	80081f6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800822a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800822c:	2220      	movs	r2, #32
 800822e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008236:	2b01      	cmp	r3, #1
 8008238:	d119      	bne.n	800826e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800823a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	330c      	adds	r3, #12
 8008240:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	e853 3f00 	ldrex	r3, [r3]
 8008248:	60fb      	str	r3, [r7, #12]
   return(result);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f023 0310 	bic.w	r3, r3, #16
 8008250:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	330c      	adds	r3, #12
 8008258:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800825a:	61fa      	str	r2, [r7, #28]
 800825c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825e:	69b9      	ldr	r1, [r7, #24]
 8008260:	69fa      	ldr	r2, [r7, #28]
 8008262:	e841 2300 	strex	r3, r2, [r1]
 8008266:	617b      	str	r3, [r7, #20]
   return(result);
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1e5      	bne.n	800823a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800826e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008270:	2200      	movs	r2, #0
 8008272:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008274:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008278:	2b01      	cmp	r3, #1
 800827a:	d106      	bne.n	800828a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800827c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800827e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008280:	4619      	mov	r1, r3
 8008282:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008284:	f7f8 ffa0 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008288:	e002      	b.n	8008290 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800828a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800828c:	f7ff ff5a 	bl	8008144 <HAL_UART_RxCpltCallback>
}
 8008290:	bf00      	nop
 8008292:	3770      	adds	r7, #112	@ 0x70
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2201      	movs	r2, #1
 80082aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d108      	bne.n	80082c6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082b8:	085b      	lsrs	r3, r3, #1
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	4619      	mov	r1, r3
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f7f8 ff82 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80082c4:	e002      	b.n	80082cc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f7ff ff46 	bl	8008158 <HAL_UART_RxHalfCpltCallback>
}
 80082cc:	bf00      	nop
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80082dc:	2300      	movs	r3, #0
 80082de:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082e4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	695b      	ldr	r3, [r3, #20]
 80082ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082f0:	2b80      	cmp	r3, #128	@ 0x80
 80082f2:	bf0c      	ite	eq
 80082f4:	2301      	moveq	r3, #1
 80082f6:	2300      	movne	r3, #0
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008302:	b2db      	uxtb	r3, r3
 8008304:	2b21      	cmp	r3, #33	@ 0x21
 8008306:	d108      	bne.n	800831a <UART_DMAError+0x46>
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d005      	beq.n	800831a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	2200      	movs	r2, #0
 8008312:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008314:	68b8      	ldr	r0, [r7, #8]
 8008316:	f000 f8c1 	bl	800849c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	695b      	ldr	r3, [r3, #20]
 8008320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008324:	2b40      	cmp	r3, #64	@ 0x40
 8008326:	bf0c      	ite	eq
 8008328:	2301      	moveq	r3, #1
 800832a:	2300      	movne	r3, #0
 800832c:	b2db      	uxtb	r3, r3
 800832e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008336:	b2db      	uxtb	r3, r3
 8008338:	2b22      	cmp	r3, #34	@ 0x22
 800833a:	d108      	bne.n	800834e <UART_DMAError+0x7a>
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d005      	beq.n	800834e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	2200      	movs	r2, #0
 8008346:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008348:	68b8      	ldr	r0, [r7, #8]
 800834a:	f000 f8cf 	bl	80084ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008352:	f043 0210 	orr.w	r2, r3, #16
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800835a:	68b8      	ldr	r0, [r7, #8]
 800835c:	f7f8 ff4a 	bl	80011f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008360:	bf00      	nop
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b098      	sub	sp, #96	@ 0x60
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	60b9      	str	r1, [r7, #8]
 8008372:	4613      	mov	r3, r2
 8008374:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	88fa      	ldrh	r2, [r7, #6]
 8008380:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2222      	movs	r2, #34	@ 0x22
 800838c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008394:	4a3e      	ldr	r2, [pc, #248]	@ (8008490 <UART_Start_Receive_DMA+0x128>)
 8008396:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800839c:	4a3d      	ldr	r2, [pc, #244]	@ (8008494 <UART_Start_Receive_DMA+0x12c>)
 800839e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083a4:	4a3c      	ldr	r2, [pc, #240]	@ (8008498 <UART_Start_Receive_DMA+0x130>)
 80083a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083ac:	2200      	movs	r2, #0
 80083ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80083b0:	f107 0308 	add.w	r3, r7, #8
 80083b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	3304      	adds	r3, #4
 80083c0:	4619      	mov	r1, r3
 80083c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	88fb      	ldrh	r3, [r7, #6]
 80083c8:	f7fa fa64 	bl	8002894 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80083cc:	2300      	movs	r3, #0
 80083ce:	613b      	str	r3, [r7, #16]
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	613b      	str	r3, [r7, #16]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	613b      	str	r3, [r7, #16]
 80083e0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d019      	beq.n	800841e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	330c      	adds	r3, #12
 80083f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083f4:	e853 3f00 	ldrex	r3, [r3]
 80083f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008400:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	330c      	adds	r3, #12
 8008408:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800840a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800840c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008410:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008412:	e841 2300 	strex	r3, r2, [r1]
 8008416:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1e5      	bne.n	80083ea <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3314      	adds	r3, #20
 8008424:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008428:	e853 3f00 	ldrex	r3, [r3]
 800842c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800842e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008430:	f043 0301 	orr.w	r3, r3, #1
 8008434:	657b      	str	r3, [r7, #84]	@ 0x54
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	3314      	adds	r3, #20
 800843c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800843e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008440:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008444:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008446:	e841 2300 	strex	r3, r2, [r1]
 800844a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844e:	2b00      	cmp	r3, #0
 8008450:	d1e5      	bne.n	800841e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	3314      	adds	r3, #20
 8008458:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	e853 3f00 	ldrex	r3, [r3]
 8008460:	617b      	str	r3, [r7, #20]
   return(result);
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008468:	653b      	str	r3, [r7, #80]	@ 0x50
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	3314      	adds	r3, #20
 8008470:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008472:	627a      	str	r2, [r7, #36]	@ 0x24
 8008474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	6a39      	ldr	r1, [r7, #32]
 8008478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800847a:	e841 2300 	strex	r3, r2, [r1]
 800847e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1e5      	bne.n	8008452 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3760      	adds	r7, #96	@ 0x60
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	0800816d 	.word	0x0800816d
 8008494:	08008299 	.word	0x08008299
 8008498:	080082d5 	.word	0x080082d5

0800849c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800849c:	b480      	push	{r7}
 800849e:	b089      	sub	sp, #36	@ 0x24
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	330c      	adds	r3, #12
 80084aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	e853 3f00 	ldrex	r3, [r3]
 80084b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80084ba:	61fb      	str	r3, [r7, #28]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	330c      	adds	r3, #12
 80084c2:	69fa      	ldr	r2, [r7, #28]
 80084c4:	61ba      	str	r2, [r7, #24]
 80084c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c8:	6979      	ldr	r1, [r7, #20]
 80084ca:	69ba      	ldr	r2, [r7, #24]
 80084cc:	e841 2300 	strex	r3, r2, [r1]
 80084d0:	613b      	str	r3, [r7, #16]
   return(result);
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1e5      	bne.n	80084a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2220      	movs	r2, #32
 80084dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80084e0:	bf00      	nop
 80084e2:	3724      	adds	r7, #36	@ 0x24
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b095      	sub	sp, #84	@ 0x54
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084fe:	e853 3f00 	ldrex	r3, [r3]
 8008502:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800850a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	330c      	adds	r3, #12
 8008512:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008514:	643a      	str	r2, [r7, #64]	@ 0x40
 8008516:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008518:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800851a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800851c:	e841 2300 	strex	r3, r2, [r1]
 8008520:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e5      	bne.n	80084f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3314      	adds	r3, #20
 800852e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008530:	6a3b      	ldr	r3, [r7, #32]
 8008532:	e853 3f00 	ldrex	r3, [r3]
 8008536:	61fb      	str	r3, [r7, #28]
   return(result);
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	f023 0301 	bic.w	r3, r3, #1
 800853e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	3314      	adds	r3, #20
 8008546:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008548:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800854a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800854e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e5      	bne.n	8008528 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008560:	2b01      	cmp	r3, #1
 8008562:	d119      	bne.n	8008598 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	330c      	adds	r3, #12
 800856a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	e853 3f00 	ldrex	r3, [r3]
 8008572:	60bb      	str	r3, [r7, #8]
   return(result);
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	f023 0310 	bic.w	r3, r3, #16
 800857a:	647b      	str	r3, [r7, #68]	@ 0x44
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	330c      	adds	r3, #12
 8008582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008584:	61ba      	str	r2, [r7, #24]
 8008586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008588:	6979      	ldr	r1, [r7, #20]
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	e841 2300 	strex	r3, r2, [r1]
 8008590:	613b      	str	r3, [r7, #16]
   return(result);
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1e5      	bne.n	8008564 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2220      	movs	r2, #32
 800859c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2200      	movs	r2, #0
 80085a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80085a6:	bf00      	nop
 80085a8:	3754      	adds	r7, #84	@ 0x54
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b084      	sub	sp, #16
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f7f8 fe11 	bl	80011f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d2:	bf00      	nop
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80085da:	b480      	push	{r7}
 80085dc:	b085      	sub	sp, #20
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b21      	cmp	r3, #33	@ 0x21
 80085ec:	d13e      	bne.n	800866c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085f6:	d114      	bne.n	8008622 <UART_Transmit_IT+0x48>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d110      	bne.n	8008622 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6a1b      	ldr	r3, [r3, #32]
 8008604:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	881b      	ldrh	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008614:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	1c9a      	adds	r2, r3, #2
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	621a      	str	r2, [r3, #32]
 8008620:	e008      	b.n	8008634 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a1b      	ldr	r3, [r3, #32]
 8008626:	1c59      	adds	r1, r3, #1
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	6211      	str	r1, [r2, #32]
 800862c:	781a      	ldrb	r2, [r3, #0]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008638:	b29b      	uxth	r3, r3
 800863a:	3b01      	subs	r3, #1
 800863c:	b29b      	uxth	r3, r3
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	4619      	mov	r1, r3
 8008642:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008644:	2b00      	cmp	r3, #0
 8008646:	d10f      	bne.n	8008668 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68da      	ldr	r2, [r3, #12]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008656:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008666:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	e000      	b.n	800866e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800866c:	2302      	movs	r3, #2
  }
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b082      	sub	sp, #8
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68da      	ldr	r2, [r3, #12]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008690:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2220      	movs	r2, #32
 8008696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7ff fd48 	bl	8008130 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3708      	adds	r7, #8
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b08c      	sub	sp, #48	@ 0x30
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	2b22      	cmp	r3, #34	@ 0x22
 80086bc:	f040 80ae 	bne.w	800881c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086c8:	d117      	bne.n	80086fa <UART_Receive_IT+0x50>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d113      	bne.n	80086fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086da:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086e8:	b29a      	uxth	r2, r3
 80086ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f2:	1c9a      	adds	r2, r3, #2
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80086f8:	e026      	b.n	8008748 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008700:	2300      	movs	r3, #0
 8008702:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800870c:	d007      	beq.n	800871e <UART_Receive_IT+0x74>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10a      	bne.n	800872c <UART_Receive_IT+0x82>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d106      	bne.n	800872c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	b2da      	uxtb	r2, r3
 8008726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008728:	701a      	strb	r2, [r3, #0]
 800872a:	e008      	b.n	800873e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	b2db      	uxtb	r3, r3
 8008734:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008738:	b2da      	uxtb	r2, r3
 800873a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800873c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008742:	1c5a      	adds	r2, r3, #1
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800874c:	b29b      	uxth	r3, r3
 800874e:	3b01      	subs	r3, #1
 8008750:	b29b      	uxth	r3, r3
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	4619      	mov	r1, r3
 8008756:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008758:	2b00      	cmp	r3, #0
 800875a:	d15d      	bne.n	8008818 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68da      	ldr	r2, [r3, #12]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0220 	bic.w	r2, r2, #32
 800876a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	68da      	ldr	r2, [r3, #12]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800877a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695a      	ldr	r2, [r3, #20]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0201 	bic.w	r2, r2, #1
 800878a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2220      	movs	r2, #32
 8008790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d135      	bne.n	800880e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	330c      	adds	r3, #12
 80087ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	e853 3f00 	ldrex	r3, [r3]
 80087b6:	613b      	str	r3, [r7, #16]
   return(result);
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	f023 0310 	bic.w	r3, r3, #16
 80087be:	627b      	str	r3, [r7, #36]	@ 0x24
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	330c      	adds	r3, #12
 80087c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c8:	623a      	str	r2, [r7, #32]
 80087ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087cc:	69f9      	ldr	r1, [r7, #28]
 80087ce:	6a3a      	ldr	r2, [r7, #32]
 80087d0:	e841 2300 	strex	r3, r2, [r1]
 80087d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1e5      	bne.n	80087a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 0310 	and.w	r3, r3, #16
 80087e6:	2b10      	cmp	r3, #16
 80087e8:	d10a      	bne.n	8008800 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087ea:	2300      	movs	r3, #0
 80087ec:	60fb      	str	r3, [r7, #12]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	60fb      	str	r3, [r7, #12]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	60fb      	str	r3, [r7, #12]
 80087fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008804:	4619      	mov	r1, r3
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f7f8 fcde 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
 800880c:	e002      	b.n	8008814 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f7ff fc98 	bl	8008144 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008814:	2300      	movs	r3, #0
 8008816:	e002      	b.n	800881e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008818:	2300      	movs	r3, #0
 800881a:	e000      	b.n	800881e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800881c:	2302      	movs	r3, #2
  }
}
 800881e:	4618      	mov	r0, r3
 8008820:	3730      	adds	r7, #48	@ 0x30
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
	...

08008828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800882c:	b0c0      	sub	sp, #256	@ 0x100
 800882e:	af00      	add	r7, sp, #0
 8008830:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008844:	68d9      	ldr	r1, [r3, #12]
 8008846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	ea40 0301 	orr.w	r3, r0, r1
 8008850:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008856:	689a      	ldr	r2, [r3, #8]
 8008858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	431a      	orrs	r2, r3
 8008860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008864:	695b      	ldr	r3, [r3, #20]
 8008866:	431a      	orrs	r2, r3
 8008868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800886c:	69db      	ldr	r3, [r3, #28]
 800886e:	4313      	orrs	r3, r2
 8008870:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	68db      	ldr	r3, [r3, #12]
 800887c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008880:	f021 010c 	bic.w	r1, r1, #12
 8008884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800888e:	430b      	orrs	r3, r1
 8008890:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800889e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a2:	6999      	ldr	r1, [r3, #24]
 80088a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	ea40 0301 	orr.w	r3, r0, r1
 80088ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80088b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	4b8f      	ldr	r3, [pc, #572]	@ (8008af4 <UART_SetConfig+0x2cc>)
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d005      	beq.n	80088c8 <UART_SetConfig+0xa0>
 80088bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088c0:	681a      	ldr	r2, [r3, #0]
 80088c2:	4b8d      	ldr	r3, [pc, #564]	@ (8008af8 <UART_SetConfig+0x2d0>)
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d104      	bne.n	80088d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80088c8:	f7fe f8d8 	bl	8006a7c <HAL_RCC_GetPCLK2Freq>
 80088cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80088d0:	e003      	b.n	80088da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80088d2:	f7fe f8bf 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 80088d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088de:	69db      	ldr	r3, [r3, #28]
 80088e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088e4:	f040 810c 	bne.w	8008b00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088ec:	2200      	movs	r2, #0
 80088ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80088f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80088f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80088fa:	4622      	mov	r2, r4
 80088fc:	462b      	mov	r3, r5
 80088fe:	1891      	adds	r1, r2, r2
 8008900:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008902:	415b      	adcs	r3, r3
 8008904:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008906:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800890a:	4621      	mov	r1, r4
 800890c:	eb12 0801 	adds.w	r8, r2, r1
 8008910:	4629      	mov	r1, r5
 8008912:	eb43 0901 	adc.w	r9, r3, r1
 8008916:	f04f 0200 	mov.w	r2, #0
 800891a:	f04f 0300 	mov.w	r3, #0
 800891e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800892a:	4690      	mov	r8, r2
 800892c:	4699      	mov	r9, r3
 800892e:	4623      	mov	r3, r4
 8008930:	eb18 0303 	adds.w	r3, r8, r3
 8008934:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008938:	462b      	mov	r3, r5
 800893a:	eb49 0303 	adc.w	r3, r9, r3
 800893e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800894e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008952:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008956:	460b      	mov	r3, r1
 8008958:	18db      	adds	r3, r3, r3
 800895a:	653b      	str	r3, [r7, #80]	@ 0x50
 800895c:	4613      	mov	r3, r2
 800895e:	eb42 0303 	adc.w	r3, r2, r3
 8008962:	657b      	str	r3, [r7, #84]	@ 0x54
 8008964:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008968:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800896c:	f7f8 f9f6 	bl	8000d5c <__aeabi_uldivmod>
 8008970:	4602      	mov	r2, r0
 8008972:	460b      	mov	r3, r1
 8008974:	4b61      	ldr	r3, [pc, #388]	@ (8008afc <UART_SetConfig+0x2d4>)
 8008976:	fba3 2302 	umull	r2, r3, r3, r2
 800897a:	095b      	lsrs	r3, r3, #5
 800897c:	011c      	lsls	r4, r3, #4
 800897e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008982:	2200      	movs	r2, #0
 8008984:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008988:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800898c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008990:	4642      	mov	r2, r8
 8008992:	464b      	mov	r3, r9
 8008994:	1891      	adds	r1, r2, r2
 8008996:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008998:	415b      	adcs	r3, r3
 800899a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800899c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80089a0:	4641      	mov	r1, r8
 80089a2:	eb12 0a01 	adds.w	sl, r2, r1
 80089a6:	4649      	mov	r1, r9
 80089a8:	eb43 0b01 	adc.w	fp, r3, r1
 80089ac:	f04f 0200 	mov.w	r2, #0
 80089b0:	f04f 0300 	mov.w	r3, #0
 80089b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80089b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80089bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089c0:	4692      	mov	sl, r2
 80089c2:	469b      	mov	fp, r3
 80089c4:	4643      	mov	r3, r8
 80089c6:	eb1a 0303 	adds.w	r3, sl, r3
 80089ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80089ce:	464b      	mov	r3, r9
 80089d0:	eb4b 0303 	adc.w	r3, fp, r3
 80089d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80089d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80089e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80089ec:	460b      	mov	r3, r1
 80089ee:	18db      	adds	r3, r3, r3
 80089f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80089f2:	4613      	mov	r3, r2
 80089f4:	eb42 0303 	adc.w	r3, r2, r3
 80089f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80089fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80089fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008a02:	f7f8 f9ab 	bl	8000d5c <__aeabi_uldivmod>
 8008a06:	4602      	mov	r2, r0
 8008a08:	460b      	mov	r3, r1
 8008a0a:	4611      	mov	r1, r2
 8008a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8008afc <UART_SetConfig+0x2d4>)
 8008a0e:	fba3 2301 	umull	r2, r3, r3, r1
 8008a12:	095b      	lsrs	r3, r3, #5
 8008a14:	2264      	movs	r2, #100	@ 0x64
 8008a16:	fb02 f303 	mul.w	r3, r2, r3
 8008a1a:	1acb      	subs	r3, r1, r3
 8008a1c:	00db      	lsls	r3, r3, #3
 8008a1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008a22:	4b36      	ldr	r3, [pc, #216]	@ (8008afc <UART_SetConfig+0x2d4>)
 8008a24:	fba3 2302 	umull	r2, r3, r3, r2
 8008a28:	095b      	lsrs	r3, r3, #5
 8008a2a:	005b      	lsls	r3, r3, #1
 8008a2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008a30:	441c      	add	r4, r3
 8008a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a36:	2200      	movs	r2, #0
 8008a38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008a40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008a44:	4642      	mov	r2, r8
 8008a46:	464b      	mov	r3, r9
 8008a48:	1891      	adds	r1, r2, r2
 8008a4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008a4c:	415b      	adcs	r3, r3
 8008a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008a54:	4641      	mov	r1, r8
 8008a56:	1851      	adds	r1, r2, r1
 8008a58:	6339      	str	r1, [r7, #48]	@ 0x30
 8008a5a:	4649      	mov	r1, r9
 8008a5c:	414b      	adcs	r3, r1
 8008a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a60:	f04f 0200 	mov.w	r2, #0
 8008a64:	f04f 0300 	mov.w	r3, #0
 8008a68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008a6c:	4659      	mov	r1, fp
 8008a6e:	00cb      	lsls	r3, r1, #3
 8008a70:	4651      	mov	r1, sl
 8008a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a76:	4651      	mov	r1, sl
 8008a78:	00ca      	lsls	r2, r1, #3
 8008a7a:	4610      	mov	r0, r2
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	4603      	mov	r3, r0
 8008a80:	4642      	mov	r2, r8
 8008a82:	189b      	adds	r3, r3, r2
 8008a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a88:	464b      	mov	r3, r9
 8008a8a:	460a      	mov	r2, r1
 8008a8c:	eb42 0303 	adc.w	r3, r2, r3
 8008a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008aa0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008aa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	18db      	adds	r3, r3, r3
 8008aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008aae:	4613      	mov	r3, r2
 8008ab0:	eb42 0303 	adc.w	r3, r2, r3
 8008ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ab6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008aba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008abe:	f7f8 f94d 	bl	8000d5c <__aeabi_uldivmod>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8008afc <UART_SetConfig+0x2d4>)
 8008ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8008acc:	095b      	lsrs	r3, r3, #5
 8008ace:	2164      	movs	r1, #100	@ 0x64
 8008ad0:	fb01 f303 	mul.w	r3, r1, r3
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	00db      	lsls	r3, r3, #3
 8008ad8:	3332      	adds	r3, #50	@ 0x32
 8008ada:	4a08      	ldr	r2, [pc, #32]	@ (8008afc <UART_SetConfig+0x2d4>)
 8008adc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ae0:	095b      	lsrs	r3, r3, #5
 8008ae2:	f003 0207 	and.w	r2, r3, #7
 8008ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4422      	add	r2, r4
 8008aee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008af0:	e106      	b.n	8008d00 <UART_SetConfig+0x4d8>
 8008af2:	bf00      	nop
 8008af4:	40011000 	.word	0x40011000
 8008af8:	40011400 	.word	0x40011400
 8008afc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b04:	2200      	movs	r2, #0
 8008b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008b0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008b0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008b12:	4642      	mov	r2, r8
 8008b14:	464b      	mov	r3, r9
 8008b16:	1891      	adds	r1, r2, r2
 8008b18:	6239      	str	r1, [r7, #32]
 8008b1a:	415b      	adcs	r3, r3
 8008b1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b22:	4641      	mov	r1, r8
 8008b24:	1854      	adds	r4, r2, r1
 8008b26:	4649      	mov	r1, r9
 8008b28:	eb43 0501 	adc.w	r5, r3, r1
 8008b2c:	f04f 0200 	mov.w	r2, #0
 8008b30:	f04f 0300 	mov.w	r3, #0
 8008b34:	00eb      	lsls	r3, r5, #3
 8008b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b3a:	00e2      	lsls	r2, r4, #3
 8008b3c:	4614      	mov	r4, r2
 8008b3e:	461d      	mov	r5, r3
 8008b40:	4643      	mov	r3, r8
 8008b42:	18e3      	adds	r3, r4, r3
 8008b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b48:	464b      	mov	r3, r9
 8008b4a:	eb45 0303 	adc.w	r3, r5, r3
 8008b4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b62:	f04f 0200 	mov.w	r2, #0
 8008b66:	f04f 0300 	mov.w	r3, #0
 8008b6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008b6e:	4629      	mov	r1, r5
 8008b70:	008b      	lsls	r3, r1, #2
 8008b72:	4621      	mov	r1, r4
 8008b74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b78:	4621      	mov	r1, r4
 8008b7a:	008a      	lsls	r2, r1, #2
 8008b7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008b80:	f7f8 f8ec 	bl	8000d5c <__aeabi_uldivmod>
 8008b84:	4602      	mov	r2, r0
 8008b86:	460b      	mov	r3, r1
 8008b88:	4b60      	ldr	r3, [pc, #384]	@ (8008d0c <UART_SetConfig+0x4e4>)
 8008b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8008b8e:	095b      	lsrs	r3, r3, #5
 8008b90:	011c      	lsls	r4, r3, #4
 8008b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b96:	2200      	movs	r2, #0
 8008b98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008ba0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008ba4:	4642      	mov	r2, r8
 8008ba6:	464b      	mov	r3, r9
 8008ba8:	1891      	adds	r1, r2, r2
 8008baa:	61b9      	str	r1, [r7, #24]
 8008bac:	415b      	adcs	r3, r3
 8008bae:	61fb      	str	r3, [r7, #28]
 8008bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008bb4:	4641      	mov	r1, r8
 8008bb6:	1851      	adds	r1, r2, r1
 8008bb8:	6139      	str	r1, [r7, #16]
 8008bba:	4649      	mov	r1, r9
 8008bbc:	414b      	adcs	r3, r1
 8008bbe:	617b      	str	r3, [r7, #20]
 8008bc0:	f04f 0200 	mov.w	r2, #0
 8008bc4:	f04f 0300 	mov.w	r3, #0
 8008bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008bcc:	4659      	mov	r1, fp
 8008bce:	00cb      	lsls	r3, r1, #3
 8008bd0:	4651      	mov	r1, sl
 8008bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bd6:	4651      	mov	r1, sl
 8008bd8:	00ca      	lsls	r2, r1, #3
 8008bda:	4610      	mov	r0, r2
 8008bdc:	4619      	mov	r1, r3
 8008bde:	4603      	mov	r3, r0
 8008be0:	4642      	mov	r2, r8
 8008be2:	189b      	adds	r3, r3, r2
 8008be4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008be8:	464b      	mov	r3, r9
 8008bea:	460a      	mov	r2, r1
 8008bec:	eb42 0303 	adc.w	r3, r2, r3
 8008bf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008bfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008c00:	f04f 0200 	mov.w	r2, #0
 8008c04:	f04f 0300 	mov.w	r3, #0
 8008c08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008c0c:	4649      	mov	r1, r9
 8008c0e:	008b      	lsls	r3, r1, #2
 8008c10:	4641      	mov	r1, r8
 8008c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c16:	4641      	mov	r1, r8
 8008c18:	008a      	lsls	r2, r1, #2
 8008c1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008c1e:	f7f8 f89d 	bl	8000d5c <__aeabi_uldivmod>
 8008c22:	4602      	mov	r2, r0
 8008c24:	460b      	mov	r3, r1
 8008c26:	4611      	mov	r1, r2
 8008c28:	4b38      	ldr	r3, [pc, #224]	@ (8008d0c <UART_SetConfig+0x4e4>)
 8008c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8008c2e:	095b      	lsrs	r3, r3, #5
 8008c30:	2264      	movs	r2, #100	@ 0x64
 8008c32:	fb02 f303 	mul.w	r3, r2, r3
 8008c36:	1acb      	subs	r3, r1, r3
 8008c38:	011b      	lsls	r3, r3, #4
 8008c3a:	3332      	adds	r3, #50	@ 0x32
 8008c3c:	4a33      	ldr	r2, [pc, #204]	@ (8008d0c <UART_SetConfig+0x4e4>)
 8008c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c42:	095b      	lsrs	r3, r3, #5
 8008c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c48:	441c      	add	r4, r3
 8008c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c4e:	2200      	movs	r2, #0
 8008c50:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c52:	677a      	str	r2, [r7, #116]	@ 0x74
 8008c54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008c58:	4642      	mov	r2, r8
 8008c5a:	464b      	mov	r3, r9
 8008c5c:	1891      	adds	r1, r2, r2
 8008c5e:	60b9      	str	r1, [r7, #8]
 8008c60:	415b      	adcs	r3, r3
 8008c62:	60fb      	str	r3, [r7, #12]
 8008c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c68:	4641      	mov	r1, r8
 8008c6a:	1851      	adds	r1, r2, r1
 8008c6c:	6039      	str	r1, [r7, #0]
 8008c6e:	4649      	mov	r1, r9
 8008c70:	414b      	adcs	r3, r1
 8008c72:	607b      	str	r3, [r7, #4]
 8008c74:	f04f 0200 	mov.w	r2, #0
 8008c78:	f04f 0300 	mov.w	r3, #0
 8008c7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008c80:	4659      	mov	r1, fp
 8008c82:	00cb      	lsls	r3, r1, #3
 8008c84:	4651      	mov	r1, sl
 8008c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c8a:	4651      	mov	r1, sl
 8008c8c:	00ca      	lsls	r2, r1, #3
 8008c8e:	4610      	mov	r0, r2
 8008c90:	4619      	mov	r1, r3
 8008c92:	4603      	mov	r3, r0
 8008c94:	4642      	mov	r2, r8
 8008c96:	189b      	adds	r3, r3, r2
 8008c98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c9a:	464b      	mov	r3, r9
 8008c9c:	460a      	mov	r2, r1
 8008c9e:	eb42 0303 	adc.w	r3, r2, r3
 8008ca2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	663b      	str	r3, [r7, #96]	@ 0x60
 8008cae:	667a      	str	r2, [r7, #100]	@ 0x64
 8008cb0:	f04f 0200 	mov.w	r2, #0
 8008cb4:	f04f 0300 	mov.w	r3, #0
 8008cb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	008b      	lsls	r3, r1, #2
 8008cc0:	4641      	mov	r1, r8
 8008cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cc6:	4641      	mov	r1, r8
 8008cc8:	008a      	lsls	r2, r1, #2
 8008cca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008cce:	f7f8 f845 	bl	8000d5c <__aeabi_uldivmod>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8008d0c <UART_SetConfig+0x4e4>)
 8008cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8008cdc:	095b      	lsrs	r3, r3, #5
 8008cde:	2164      	movs	r1, #100	@ 0x64
 8008ce0:	fb01 f303 	mul.w	r3, r1, r3
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	011b      	lsls	r3, r3, #4
 8008ce8:	3332      	adds	r3, #50	@ 0x32
 8008cea:	4a08      	ldr	r2, [pc, #32]	@ (8008d0c <UART_SetConfig+0x4e4>)
 8008cec:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf0:	095b      	lsrs	r3, r3, #5
 8008cf2:	f003 020f 	and.w	r2, r3, #15
 8008cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4422      	add	r2, r4
 8008cfe:	609a      	str	r2, [r3, #8]
}
 8008d00:	bf00      	nop
 8008d02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008d06:	46bd      	mov	sp, r7
 8008d08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d0c:	51eb851f 	.word	0x51eb851f

08008d10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d10:	b084      	sub	sp, #16
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	f107 001c 	add.w	r0, r7, #28
 8008d1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d123      	bne.n	8008d72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	68db      	ldr	r3, [r3, #12]
 8008d3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008d3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68db      	ldr	r3, [r3, #12]
 8008d4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008d52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d105      	bne.n	8008d66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	68db      	ldr	r3, [r3, #12]
 8008d5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f001 fae8 	bl	800a33c <USB_CoreReset>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	73fb      	strb	r3, [r7, #15]
 8008d70:	e01b      	b.n	8008daa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f001 fadc 	bl	800a33c <USB_CoreReset>
 8008d84:	4603      	mov	r3, r0
 8008d86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008d88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d106      	bne.n	8008d9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8008d9c:	e005      	b.n	8008daa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008daa:	7fbb      	ldrb	r3, [r7, #30]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d10b      	bne.n	8008dc8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	f043 0206 	orr.w	r2, r3, #6
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	f043 0220 	orr.w	r2, r3, #32
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008dd4:	b004      	add	sp, #16
 8008dd6:	4770      	bx	lr

08008dd8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b087      	sub	sp, #28
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	4613      	mov	r3, r2
 8008de4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008de6:	79fb      	ldrb	r3, [r7, #7]
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d165      	bne.n	8008eb8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	4a41      	ldr	r2, [pc, #260]	@ (8008ef4 <USB_SetTurnaroundTime+0x11c>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d906      	bls.n	8008e02 <USB_SetTurnaroundTime+0x2a>
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	4a40      	ldr	r2, [pc, #256]	@ (8008ef8 <USB_SetTurnaroundTime+0x120>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d202      	bcs.n	8008e02 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008dfc:	230f      	movs	r3, #15
 8008dfe:	617b      	str	r3, [r7, #20]
 8008e00:	e062      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	4a3c      	ldr	r2, [pc, #240]	@ (8008ef8 <USB_SetTurnaroundTime+0x120>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d306      	bcc.n	8008e18 <USB_SetTurnaroundTime+0x40>
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	4a3b      	ldr	r2, [pc, #236]	@ (8008efc <USB_SetTurnaroundTime+0x124>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d202      	bcs.n	8008e18 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008e12:	230e      	movs	r3, #14
 8008e14:	617b      	str	r3, [r7, #20]
 8008e16:	e057      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	4a38      	ldr	r2, [pc, #224]	@ (8008efc <USB_SetTurnaroundTime+0x124>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d306      	bcc.n	8008e2e <USB_SetTurnaroundTime+0x56>
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	4a37      	ldr	r2, [pc, #220]	@ (8008f00 <USB_SetTurnaroundTime+0x128>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d202      	bcs.n	8008e2e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008e28:	230d      	movs	r3, #13
 8008e2a:	617b      	str	r3, [r7, #20]
 8008e2c:	e04c      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	4a33      	ldr	r2, [pc, #204]	@ (8008f00 <USB_SetTurnaroundTime+0x128>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d306      	bcc.n	8008e44 <USB_SetTurnaroundTime+0x6c>
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	4a32      	ldr	r2, [pc, #200]	@ (8008f04 <USB_SetTurnaroundTime+0x12c>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d802      	bhi.n	8008e44 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008e3e:	230c      	movs	r3, #12
 8008e40:	617b      	str	r3, [r7, #20]
 8008e42:	e041      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	4a2f      	ldr	r2, [pc, #188]	@ (8008f04 <USB_SetTurnaroundTime+0x12c>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d906      	bls.n	8008e5a <USB_SetTurnaroundTime+0x82>
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	4a2e      	ldr	r2, [pc, #184]	@ (8008f08 <USB_SetTurnaroundTime+0x130>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d802      	bhi.n	8008e5a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008e54:	230b      	movs	r3, #11
 8008e56:	617b      	str	r3, [r7, #20]
 8008e58:	e036      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	4a2a      	ldr	r2, [pc, #168]	@ (8008f08 <USB_SetTurnaroundTime+0x130>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d906      	bls.n	8008e70 <USB_SetTurnaroundTime+0x98>
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	4a29      	ldr	r2, [pc, #164]	@ (8008f0c <USB_SetTurnaroundTime+0x134>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d802      	bhi.n	8008e70 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008e6a:	230a      	movs	r3, #10
 8008e6c:	617b      	str	r3, [r7, #20]
 8008e6e:	e02b      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	4a26      	ldr	r2, [pc, #152]	@ (8008f0c <USB_SetTurnaroundTime+0x134>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d906      	bls.n	8008e86 <USB_SetTurnaroundTime+0xae>
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	4a25      	ldr	r2, [pc, #148]	@ (8008f10 <USB_SetTurnaroundTime+0x138>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d202      	bcs.n	8008e86 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008e80:	2309      	movs	r3, #9
 8008e82:	617b      	str	r3, [r7, #20]
 8008e84:	e020      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	4a21      	ldr	r2, [pc, #132]	@ (8008f10 <USB_SetTurnaroundTime+0x138>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d306      	bcc.n	8008e9c <USB_SetTurnaroundTime+0xc4>
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	4a20      	ldr	r2, [pc, #128]	@ (8008f14 <USB_SetTurnaroundTime+0x13c>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d802      	bhi.n	8008e9c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008e96:	2308      	movs	r3, #8
 8008e98:	617b      	str	r3, [r7, #20]
 8008e9a:	e015      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	4a1d      	ldr	r2, [pc, #116]	@ (8008f14 <USB_SetTurnaroundTime+0x13c>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d906      	bls.n	8008eb2 <USB_SetTurnaroundTime+0xda>
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	4a1c      	ldr	r2, [pc, #112]	@ (8008f18 <USB_SetTurnaroundTime+0x140>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d202      	bcs.n	8008eb2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008eac:	2307      	movs	r3, #7
 8008eae:	617b      	str	r3, [r7, #20]
 8008eb0:	e00a      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008eb2:	2306      	movs	r3, #6
 8008eb4:	617b      	str	r3, [r7, #20]
 8008eb6:	e007      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008eb8:	79fb      	ldrb	r3, [r7, #7]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d102      	bne.n	8008ec4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008ebe:	2309      	movs	r3, #9
 8008ec0:	617b      	str	r3, [r7, #20]
 8008ec2:	e001      	b.n	8008ec8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008ec4:	2309      	movs	r3, #9
 8008ec6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	68da      	ldr	r2, [r3, #12]
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	029b      	lsls	r3, r3, #10
 8008edc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008ee0:	431a      	orrs	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008ee6:	2300      	movs	r3, #0
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	371c      	adds	r7, #28
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr
 8008ef4:	00d8acbf 	.word	0x00d8acbf
 8008ef8:	00e4e1c0 	.word	0x00e4e1c0
 8008efc:	00f42400 	.word	0x00f42400
 8008f00:	01067380 	.word	0x01067380
 8008f04:	011a499f 	.word	0x011a499f
 8008f08:	01312cff 	.word	0x01312cff
 8008f0c:	014ca43f 	.word	0x014ca43f
 8008f10:	016e3600 	.word	0x016e3600
 8008f14:	01a6ab1f 	.word	0x01a6ab1f
 8008f18:	01e84800 	.word	0x01e84800

08008f1c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	f043 0201 	orr.w	r2, r3, #1
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	370c      	adds	r7, #12
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr

08008f3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	b083      	sub	sp, #12
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f023 0201 	bic.w	r2, r3, #1
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	370c      	adds	r7, #12
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008f7c:	78fb      	ldrb	r3, [r7, #3]
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	d115      	bne.n	8008fae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008f8e:	200a      	movs	r0, #10
 8008f90:	f7f9 fa4e 	bl	8002430 <HAL_Delay>
      ms += 10U;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	330a      	adds	r3, #10
 8008f98:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f001 f93f 	bl	800a21e <USB_GetMode>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d01e      	beq.n	8008fe4 <USB_SetCurrentMode+0x84>
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2bc7      	cmp	r3, #199	@ 0xc7
 8008faa:	d9f0      	bls.n	8008f8e <USB_SetCurrentMode+0x2e>
 8008fac:	e01a      	b.n	8008fe4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008fae:	78fb      	ldrb	r3, [r7, #3]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d115      	bne.n	8008fe0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008fc0:	200a      	movs	r0, #10
 8008fc2:	f7f9 fa35 	bl	8002430 <HAL_Delay>
      ms += 10U;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	330a      	adds	r3, #10
 8008fca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f001 f926 	bl	800a21e <USB_GetMode>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d005      	beq.n	8008fe4 <USB_SetCurrentMode+0x84>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2bc7      	cmp	r3, #199	@ 0xc7
 8008fdc:	d9f0      	bls.n	8008fc0 <USB_SetCurrentMode+0x60>
 8008fde:	e001      	b.n	8008fe4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e005      	b.n	8008ff0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2bc8      	cmp	r3, #200	@ 0xc8
 8008fe8:	d101      	bne.n	8008fee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008fea:	2301      	movs	r3, #1
 8008fec:	e000      	b.n	8008ff0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ff8:	b084      	sub	sp, #16
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b086      	sub	sp, #24
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009006:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009012:	2300      	movs	r3, #0
 8009014:	613b      	str	r3, [r7, #16]
 8009016:	e009      	b.n	800902c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	3340      	adds	r3, #64	@ 0x40
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	4413      	add	r3, r2
 8009022:	2200      	movs	r2, #0
 8009024:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	3301      	adds	r3, #1
 800902a:	613b      	str	r3, [r7, #16]
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	2b0e      	cmp	r3, #14
 8009030:	d9f2      	bls.n	8009018 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009032:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009036:	2b00      	cmp	r3, #0
 8009038:	d11c      	bne.n	8009074 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009048:	f043 0302 	orr.w	r3, r3, #2
 800904c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009052:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800906a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	639a      	str	r2, [r3, #56]	@ 0x38
 8009072:	e00b      	b.n	800908c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009078:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009084:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009092:	461a      	mov	r2, r3
 8009094:	2300      	movs	r3, #0
 8009096:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009098:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800909c:	2b01      	cmp	r3, #1
 800909e:	d10d      	bne.n	80090bc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80090a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d104      	bne.n	80090b2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80090a8:	2100      	movs	r1, #0
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 f968 	bl	8009380 <USB_SetDevSpeed>
 80090b0:	e008      	b.n	80090c4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80090b2:	2101      	movs	r1, #1
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 f963 	bl	8009380 <USB_SetDevSpeed>
 80090ba:	e003      	b.n	80090c4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80090bc:	2103      	movs	r1, #3
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f95e 	bl	8009380 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80090c4:	2110      	movs	r1, #16
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f8fa 	bl	80092c0 <USB_FlushTxFifo>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d001      	beq.n	80090d6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f924 	bl	8009324 <USB_FlushRxFifo>
 80090dc:	4603      	mov	r3, r0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d001      	beq.n	80090e6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090ec:	461a      	mov	r2, r3
 80090ee:	2300      	movs	r3, #0
 80090f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090f8:	461a      	mov	r2, r3
 80090fa:	2300      	movs	r3, #0
 80090fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009104:	461a      	mov	r2, r3
 8009106:	2300      	movs	r3, #0
 8009108:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800910a:	2300      	movs	r3, #0
 800910c:	613b      	str	r3, [r7, #16]
 800910e:	e043      	b.n	8009198 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	015a      	lsls	r2, r3, #5
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	4413      	add	r3, r2
 8009118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009122:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009126:	d118      	bne.n	800915a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10a      	bne.n	8009144 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	015a      	lsls	r2, r3, #5
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	4413      	add	r3, r2
 8009136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800913a:	461a      	mov	r2, r3
 800913c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009140:	6013      	str	r3, [r2, #0]
 8009142:	e013      	b.n	800916c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	015a      	lsls	r2, r3, #5
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	4413      	add	r3, r2
 800914c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009150:	461a      	mov	r2, r3
 8009152:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009156:	6013      	str	r3, [r2, #0]
 8009158:	e008      	b.n	800916c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	015a      	lsls	r2, r3, #5
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	4413      	add	r3, r2
 8009162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009166:	461a      	mov	r2, r3
 8009168:	2300      	movs	r3, #0
 800916a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	015a      	lsls	r2, r3, #5
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	4413      	add	r3, r2
 8009174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009178:	461a      	mov	r2, r3
 800917a:	2300      	movs	r3, #0
 800917c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	015a      	lsls	r2, r3, #5
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	4413      	add	r3, r2
 8009186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800918a:	461a      	mov	r2, r3
 800918c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009190:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	3301      	adds	r3, #1
 8009196:	613b      	str	r3, [r7, #16]
 8009198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800919c:	461a      	mov	r2, r3
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d3b5      	bcc.n	8009110 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091a4:	2300      	movs	r3, #0
 80091a6:	613b      	str	r3, [r7, #16]
 80091a8:	e043      	b.n	8009232 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	015a      	lsls	r2, r3, #5
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	4413      	add	r3, r2
 80091b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091c0:	d118      	bne.n	80091f4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d10a      	bne.n	80091de <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	015a      	lsls	r2, r3, #5
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	4413      	add	r3, r2
 80091d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d4:	461a      	mov	r2, r3
 80091d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80091da:	6013      	str	r3, [r2, #0]
 80091dc:	e013      	b.n	8009206 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	015a      	lsls	r2, r3, #5
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	4413      	add	r3, r2
 80091e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ea:	461a      	mov	r2, r3
 80091ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80091f0:	6013      	str	r3, [r2, #0]
 80091f2:	e008      	b.n	8009206 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	015a      	lsls	r2, r3, #5
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	4413      	add	r3, r2
 80091fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009200:	461a      	mov	r2, r3
 8009202:	2300      	movs	r3, #0
 8009204:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	015a      	lsls	r2, r3, #5
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	4413      	add	r3, r2
 800920e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009212:	461a      	mov	r2, r3
 8009214:	2300      	movs	r3, #0
 8009216:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	015a      	lsls	r2, r3, #5
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	4413      	add	r3, r2
 8009220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009224:	461a      	mov	r2, r3
 8009226:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800922a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	3301      	adds	r3, #1
 8009230:	613b      	str	r3, [r7, #16]
 8009232:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009236:	461a      	mov	r2, r3
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	4293      	cmp	r3, r2
 800923c:	d3b5      	bcc.n	80091aa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800924c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009250:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800925e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009260:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009264:	2b00      	cmp	r3, #0
 8009266:	d105      	bne.n	8009274 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	699b      	ldr	r3, [r3, #24]
 800926c:	f043 0210 	orr.w	r2, r3, #16
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	699a      	ldr	r2, [r3, #24]
 8009278:	4b10      	ldr	r3, [pc, #64]	@ (80092bc <USB_DevInit+0x2c4>)
 800927a:	4313      	orrs	r3, r2
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009280:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009284:	2b00      	cmp	r3, #0
 8009286:	d005      	beq.n	8009294 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	699b      	ldr	r3, [r3, #24]
 800928c:	f043 0208 	orr.w	r2, r3, #8
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009294:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009298:	2b01      	cmp	r3, #1
 800929a:	d107      	bne.n	80092ac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	699b      	ldr	r3, [r3, #24]
 80092a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80092a4:	f043 0304 	orr.w	r3, r3, #4
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80092ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3718      	adds	r7, #24
 80092b2:	46bd      	mov	sp, r7
 80092b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092b8:	b004      	add	sp, #16
 80092ba:	4770      	bx	lr
 80092bc:	803c3800 	.word	0x803c3800

080092c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b085      	sub	sp, #20
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
 80092c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	3301      	adds	r3, #1
 80092d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80092da:	d901      	bls.n	80092e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80092dc:	2303      	movs	r3, #3
 80092de:	e01b      	b.n	8009318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	691b      	ldr	r3, [r3, #16]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	daf2      	bge.n	80092ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80092e8:	2300      	movs	r3, #0
 80092ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	019b      	lsls	r3, r3, #6
 80092f0:	f043 0220 	orr.w	r2, r3, #32
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	3301      	adds	r3, #1
 80092fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009304:	d901      	bls.n	800930a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e006      	b.n	8009318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	f003 0320 	and.w	r3, r3, #32
 8009312:	2b20      	cmp	r3, #32
 8009314:	d0f0      	beq.n	80092f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3714      	adds	r7, #20
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009324:	b480      	push	{r7}
 8009326:	b085      	sub	sp, #20
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800932c:	2300      	movs	r3, #0
 800932e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	3301      	adds	r3, #1
 8009334:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800933c:	d901      	bls.n	8009342 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800933e:	2303      	movs	r3, #3
 8009340:	e018      	b.n	8009374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	2b00      	cmp	r3, #0
 8009348:	daf2      	bge.n	8009330 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800934a:	2300      	movs	r3, #0
 800934c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2210      	movs	r2, #16
 8009352:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	3301      	adds	r3, #1
 8009358:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009360:	d901      	bls.n	8009366 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009362:	2303      	movs	r3, #3
 8009364:	e006      	b.n	8009374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	691b      	ldr	r3, [r3, #16]
 800936a:	f003 0310 	and.w	r3, r3, #16
 800936e:	2b10      	cmp	r3, #16
 8009370:	d0f0      	beq.n	8009354 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009372:	2300      	movs	r3, #0
}
 8009374:	4618      	mov	r0, r3
 8009376:	3714      	adds	r7, #20
 8009378:	46bd      	mov	sp, r7
 800937a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937e:	4770      	bx	lr

08009380 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009380:	b480      	push	{r7}
 8009382:	b085      	sub	sp, #20
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	460b      	mov	r3, r1
 800938a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	78fb      	ldrb	r3, [r7, #3]
 800939a:	68f9      	ldr	r1, [r7, #12]
 800939c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093a0:	4313      	orrs	r3, r2
 80093a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3714      	adds	r7, #20
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr

080093b2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80093b2:	b480      	push	{r7}
 80093b4:	b087      	sub	sp, #28
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093c4:	689b      	ldr	r3, [r3, #8]
 80093c6:	f003 0306 	and.w	r3, r3, #6
 80093ca:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d102      	bne.n	80093d8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80093d2:	2300      	movs	r3, #0
 80093d4:	75fb      	strb	r3, [r7, #23]
 80093d6:	e00a      	b.n	80093ee <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d002      	beq.n	80093e4 <USB_GetDevSpeed+0x32>
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2b06      	cmp	r3, #6
 80093e2:	d102      	bne.n	80093ea <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80093e4:	2302      	movs	r3, #2
 80093e6:	75fb      	strb	r3, [r7, #23]
 80093e8:	e001      	b.n	80093ee <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80093ea:	230f      	movs	r3, #15
 80093ec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	371c      	adds	r7, #28
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	785b      	ldrb	r3, [r3, #1]
 8009414:	2b01      	cmp	r3, #1
 8009416:	d13a      	bne.n	800948e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800941e:	69da      	ldr	r2, [r3, #28]
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	f003 030f 	and.w	r3, r3, #15
 8009428:	2101      	movs	r1, #1
 800942a:	fa01 f303 	lsl.w	r3, r1, r3
 800942e:	b29b      	uxth	r3, r3
 8009430:	68f9      	ldr	r1, [r7, #12]
 8009432:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009436:	4313      	orrs	r3, r2
 8009438:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	015a      	lsls	r2, r3, #5
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	4413      	add	r3, r2
 8009442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d155      	bne.n	80094fc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	015a      	lsls	r2, r3, #5
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	4413      	add	r3, r2
 8009458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	791b      	ldrb	r3, [r3, #4]
 800946a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800946c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	059b      	lsls	r3, r3, #22
 8009472:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009474:	4313      	orrs	r3, r2
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	0151      	lsls	r1, r2, #5
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	440a      	add	r2, r1
 800947e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009486:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800948a:	6013      	str	r3, [r2, #0]
 800948c:	e036      	b.n	80094fc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009494:	69da      	ldr	r2, [r3, #28]
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	f003 030f 	and.w	r3, r3, #15
 800949e:	2101      	movs	r1, #1
 80094a0:	fa01 f303 	lsl.w	r3, r1, r3
 80094a4:	041b      	lsls	r3, r3, #16
 80094a6:	68f9      	ldr	r1, [r7, #12]
 80094a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094ac:	4313      	orrs	r3, r2
 80094ae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	015a      	lsls	r2, r3, #5
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	4413      	add	r3, r2
 80094b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d11a      	bne.n	80094fc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	791b      	ldrb	r3, [r3, #4]
 80094e0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80094e2:	430b      	orrs	r3, r1
 80094e4:	4313      	orrs	r3, r2
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	0151      	lsls	r1, r2, #5
 80094ea:	68fa      	ldr	r2, [r7, #12]
 80094ec:	440a      	add	r2, r1
 80094ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094fa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3714      	adds	r7, #20
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
	...

0800950c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800950c:	b480      	push	{r7}
 800950e:	b085      	sub	sp, #20
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	785b      	ldrb	r3, [r3, #1]
 8009524:	2b01      	cmp	r3, #1
 8009526:	d161      	bne.n	80095ec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	015a      	lsls	r2, r3, #5
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	4413      	add	r3, r2
 8009530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800953a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800953e:	d11f      	bne.n	8009580 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	015a      	lsls	r2, r3, #5
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	4413      	add	r3, r2
 8009548:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	68ba      	ldr	r2, [r7, #8]
 8009550:	0151      	lsls	r1, r2, #5
 8009552:	68fa      	ldr	r2, [r7, #12]
 8009554:	440a      	add	r2, r1
 8009556:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800955a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800955e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	015a      	lsls	r2, r3, #5
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	4413      	add	r3, r2
 8009568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	0151      	lsls	r1, r2, #5
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	440a      	add	r2, r1
 8009576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800957a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800957e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009586:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	f003 030f 	and.w	r3, r3, #15
 8009590:	2101      	movs	r1, #1
 8009592:	fa01 f303 	lsl.w	r3, r1, r3
 8009596:	b29b      	uxth	r3, r3
 8009598:	43db      	mvns	r3, r3
 800959a:	68f9      	ldr	r1, [r7, #12]
 800959c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80095a0:	4013      	ands	r3, r2
 80095a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095aa:	69da      	ldr	r2, [r3, #28]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	f003 030f 	and.w	r3, r3, #15
 80095b4:	2101      	movs	r1, #1
 80095b6:	fa01 f303 	lsl.w	r3, r1, r3
 80095ba:	b29b      	uxth	r3, r3
 80095bc:	43db      	mvns	r3, r3
 80095be:	68f9      	ldr	r1, [r7, #12]
 80095c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80095c4:	4013      	ands	r3, r2
 80095c6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	015a      	lsls	r2, r3, #5
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	4413      	add	r3, r2
 80095d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	0159      	lsls	r1, r3, #5
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	440b      	add	r3, r1
 80095de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095e2:	4619      	mov	r1, r3
 80095e4:	4b35      	ldr	r3, [pc, #212]	@ (80096bc <USB_DeactivateEndpoint+0x1b0>)
 80095e6:	4013      	ands	r3, r2
 80095e8:	600b      	str	r3, [r1, #0]
 80095ea:	e060      	b.n	80096ae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	015a      	lsls	r2, r3, #5
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	4413      	add	r3, r2
 80095f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80095fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009602:	d11f      	bne.n	8009644 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	015a      	lsls	r2, r3, #5
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	4413      	add	r3, r2
 800960c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	68ba      	ldr	r2, [r7, #8]
 8009614:	0151      	lsls	r1, r2, #5
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	440a      	add	r2, r1
 800961a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800961e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009622:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	015a      	lsls	r2, r3, #5
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	4413      	add	r3, r2
 800962c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	68ba      	ldr	r2, [r7, #8]
 8009634:	0151      	lsls	r1, r2, #5
 8009636:	68fa      	ldr	r2, [r7, #12]
 8009638:	440a      	add	r2, r1
 800963a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800963e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009642:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800964a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	781b      	ldrb	r3, [r3, #0]
 8009650:	f003 030f 	and.w	r3, r3, #15
 8009654:	2101      	movs	r1, #1
 8009656:	fa01 f303 	lsl.w	r3, r1, r3
 800965a:	041b      	lsls	r3, r3, #16
 800965c:	43db      	mvns	r3, r3
 800965e:	68f9      	ldr	r1, [r7, #12]
 8009660:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009664:	4013      	ands	r3, r2
 8009666:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800966e:	69da      	ldr	r2, [r3, #28]
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	f003 030f 	and.w	r3, r3, #15
 8009678:	2101      	movs	r1, #1
 800967a:	fa01 f303 	lsl.w	r3, r1, r3
 800967e:	041b      	lsls	r3, r3, #16
 8009680:	43db      	mvns	r3, r3
 8009682:	68f9      	ldr	r1, [r7, #12]
 8009684:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009688:	4013      	ands	r3, r2
 800968a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	015a      	lsls	r2, r3, #5
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	4413      	add	r3, r2
 8009694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009698:	681a      	ldr	r2, [r3, #0]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	0159      	lsls	r1, r3, #5
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	440b      	add	r3, r1
 80096a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096a6:	4619      	mov	r1, r3
 80096a8:	4b05      	ldr	r3, [pc, #20]	@ (80096c0 <USB_DeactivateEndpoint+0x1b4>)
 80096aa:	4013      	ands	r3, r2
 80096ac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3714      	adds	r7, #20
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	ec337800 	.word	0xec337800
 80096c0:	eff37800 	.word	0xeff37800

080096c4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b08a      	sub	sp, #40	@ 0x28
 80096c8:	af02      	add	r7, sp, #8
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	4613      	mov	r3, r2
 80096d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	785b      	ldrb	r3, [r3, #1]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	f040 817f 	bne.w	80099e4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d132      	bne.n	8009754 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	015a      	lsls	r2, r3, #5
 80096f2:	69fb      	ldr	r3, [r7, #28]
 80096f4:	4413      	add	r3, r2
 80096f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096fa:	691b      	ldr	r3, [r3, #16]
 80096fc:	69ba      	ldr	r2, [r7, #24]
 80096fe:	0151      	lsls	r1, r2, #5
 8009700:	69fa      	ldr	r2, [r7, #28]
 8009702:	440a      	add	r2, r1
 8009704:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009708:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800970c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009710:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	015a      	lsls	r2, r3, #5
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	4413      	add	r3, r2
 800971a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	69ba      	ldr	r2, [r7, #24]
 8009722:	0151      	lsls	r1, r2, #5
 8009724:	69fa      	ldr	r2, [r7, #28]
 8009726:	440a      	add	r2, r1
 8009728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800972c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009730:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	015a      	lsls	r2, r3, #5
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	4413      	add	r3, r2
 800973a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	69ba      	ldr	r2, [r7, #24]
 8009742:	0151      	lsls	r1, r2, #5
 8009744:	69fa      	ldr	r2, [r7, #28]
 8009746:	440a      	add	r2, r1
 8009748:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800974c:	0cdb      	lsrs	r3, r3, #19
 800974e:	04db      	lsls	r3, r3, #19
 8009750:	6113      	str	r3, [r2, #16]
 8009752:	e097      	b.n	8009884 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	015a      	lsls	r2, r3, #5
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	4413      	add	r3, r2
 800975c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009760:	691b      	ldr	r3, [r3, #16]
 8009762:	69ba      	ldr	r2, [r7, #24]
 8009764:	0151      	lsls	r1, r2, #5
 8009766:	69fa      	ldr	r2, [r7, #28]
 8009768:	440a      	add	r2, r1
 800976a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800976e:	0cdb      	lsrs	r3, r3, #19
 8009770:	04db      	lsls	r3, r3, #19
 8009772:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009774:	69bb      	ldr	r3, [r7, #24]
 8009776:	015a      	lsls	r2, r3, #5
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	4413      	add	r3, r2
 800977c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	69ba      	ldr	r2, [r7, #24]
 8009784:	0151      	lsls	r1, r2, #5
 8009786:	69fa      	ldr	r2, [r7, #28]
 8009788:	440a      	add	r2, r1
 800978a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800978e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009792:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009796:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d11a      	bne.n	80097d4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	691a      	ldr	r2, [r3, #16]
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d903      	bls.n	80097b2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	689a      	ldr	r2, [r3, #8]
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80097b2:	69bb      	ldr	r3, [r7, #24]
 80097b4:	015a      	lsls	r2, r3, #5
 80097b6:	69fb      	ldr	r3, [r7, #28]
 80097b8:	4413      	add	r3, r2
 80097ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097be:	691b      	ldr	r3, [r3, #16]
 80097c0:	69ba      	ldr	r2, [r7, #24]
 80097c2:	0151      	lsls	r1, r2, #5
 80097c4:	69fa      	ldr	r2, [r7, #28]
 80097c6:	440a      	add	r2, r1
 80097c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097d0:	6113      	str	r3, [r2, #16]
 80097d2:	e044      	b.n	800985e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	691a      	ldr	r2, [r3, #16]
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	4413      	add	r3, r2
 80097de:	1e5a      	subs	r2, r3, #1
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	015a      	lsls	r2, r3, #5
 80097ee:	69fb      	ldr	r3, [r7, #28]
 80097f0:	4413      	add	r3, r2
 80097f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097f6:	691a      	ldr	r2, [r3, #16]
 80097f8:	8afb      	ldrh	r3, [r7, #22]
 80097fa:	04d9      	lsls	r1, r3, #19
 80097fc:	4ba4      	ldr	r3, [pc, #656]	@ (8009a90 <USB_EPStartXfer+0x3cc>)
 80097fe:	400b      	ands	r3, r1
 8009800:	69b9      	ldr	r1, [r7, #24]
 8009802:	0148      	lsls	r0, r1, #5
 8009804:	69f9      	ldr	r1, [r7, #28]
 8009806:	4401      	add	r1, r0
 8009808:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800980c:	4313      	orrs	r3, r2
 800980e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	791b      	ldrb	r3, [r3, #4]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d122      	bne.n	800985e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	4413      	add	r3, r2
 8009820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009824:	691b      	ldr	r3, [r3, #16]
 8009826:	69ba      	ldr	r2, [r7, #24]
 8009828:	0151      	lsls	r1, r2, #5
 800982a:	69fa      	ldr	r2, [r7, #28]
 800982c:	440a      	add	r2, r1
 800982e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009832:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009836:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	015a      	lsls	r2, r3, #5
 800983c:	69fb      	ldr	r3, [r7, #28]
 800983e:	4413      	add	r3, r2
 8009840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009844:	691a      	ldr	r2, [r3, #16]
 8009846:	8afb      	ldrh	r3, [r7, #22]
 8009848:	075b      	lsls	r3, r3, #29
 800984a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800984e:	69b9      	ldr	r1, [r7, #24]
 8009850:	0148      	lsls	r0, r1, #5
 8009852:	69f9      	ldr	r1, [r7, #28]
 8009854:	4401      	add	r1, r0
 8009856:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800985a:	4313      	orrs	r3, r2
 800985c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	015a      	lsls	r2, r3, #5
 8009862:	69fb      	ldr	r3, [r7, #28]
 8009864:	4413      	add	r3, r2
 8009866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800986a:	691a      	ldr	r2, [r3, #16]
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009874:	69b9      	ldr	r1, [r7, #24]
 8009876:	0148      	lsls	r0, r1, #5
 8009878:	69f9      	ldr	r1, [r7, #28]
 800987a:	4401      	add	r1, r0
 800987c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009880:	4313      	orrs	r3, r2
 8009882:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009884:	79fb      	ldrb	r3, [r7, #7]
 8009886:	2b01      	cmp	r3, #1
 8009888:	d14b      	bne.n	8009922 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	69db      	ldr	r3, [r3, #28]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d009      	beq.n	80098a6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	015a      	lsls	r2, r3, #5
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	4413      	add	r3, r2
 800989a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800989e:	461a      	mov	r2, r3
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	69db      	ldr	r3, [r3, #28]
 80098a4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	791b      	ldrb	r3, [r3, #4]
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d128      	bne.n	8009900 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d110      	bne.n	80098e0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	015a      	lsls	r2, r3, #5
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	4413      	add	r3, r2
 80098c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	69ba      	ldr	r2, [r7, #24]
 80098ce:	0151      	lsls	r1, r2, #5
 80098d0:	69fa      	ldr	r2, [r7, #28]
 80098d2:	440a      	add	r2, r1
 80098d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	e00f      	b.n	8009900 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	015a      	lsls	r2, r3, #5
 80098e4:	69fb      	ldr	r3, [r7, #28]
 80098e6:	4413      	add	r3, r2
 80098e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69ba      	ldr	r2, [r7, #24]
 80098f0:	0151      	lsls	r1, r2, #5
 80098f2:	69fa      	ldr	r2, [r7, #28]
 80098f4:	440a      	add	r2, r1
 80098f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098fe:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	015a      	lsls	r2, r3, #5
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	4413      	add	r3, r2
 8009908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	69ba      	ldr	r2, [r7, #24]
 8009910:	0151      	lsls	r1, r2, #5
 8009912:	69fa      	ldr	r2, [r7, #28]
 8009914:	440a      	add	r2, r1
 8009916:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800991a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800991e:	6013      	str	r3, [r2, #0]
 8009920:	e166      	b.n	8009bf0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009922:	69bb      	ldr	r3, [r7, #24]
 8009924:	015a      	lsls	r2, r3, #5
 8009926:	69fb      	ldr	r3, [r7, #28]
 8009928:	4413      	add	r3, r2
 800992a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	69ba      	ldr	r2, [r7, #24]
 8009932:	0151      	lsls	r1, r2, #5
 8009934:	69fa      	ldr	r2, [r7, #28]
 8009936:	440a      	add	r2, r1
 8009938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800993c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009940:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	791b      	ldrb	r3, [r3, #4]
 8009946:	2b01      	cmp	r3, #1
 8009948:	d015      	beq.n	8009976 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	691b      	ldr	r3, [r3, #16]
 800994e:	2b00      	cmp	r3, #0
 8009950:	f000 814e 	beq.w	8009bf0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800995a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	781b      	ldrb	r3, [r3, #0]
 8009960:	f003 030f 	and.w	r3, r3, #15
 8009964:	2101      	movs	r1, #1
 8009966:	fa01 f303 	lsl.w	r3, r1, r3
 800996a:	69f9      	ldr	r1, [r7, #28]
 800996c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009970:	4313      	orrs	r3, r2
 8009972:	634b      	str	r3, [r1, #52]	@ 0x34
 8009974:	e13c      	b.n	8009bf0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009982:	2b00      	cmp	r3, #0
 8009984:	d110      	bne.n	80099a8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	015a      	lsls	r2, r3, #5
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	4413      	add	r3, r2
 800998e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	69ba      	ldr	r2, [r7, #24]
 8009996:	0151      	lsls	r1, r2, #5
 8009998:	69fa      	ldr	r2, [r7, #28]
 800999a:	440a      	add	r2, r1
 800999c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80099a4:	6013      	str	r3, [r2, #0]
 80099a6:	e00f      	b.n	80099c8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	015a      	lsls	r2, r3, #5
 80099ac:	69fb      	ldr	r3, [r7, #28]
 80099ae:	4413      	add	r3, r2
 80099b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	69ba      	ldr	r2, [r7, #24]
 80099b8:	0151      	lsls	r1, r2, #5
 80099ba:	69fa      	ldr	r2, [r7, #28]
 80099bc:	440a      	add	r2, r1
 80099be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099c6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	68d9      	ldr	r1, [r3, #12]
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	781a      	ldrb	r2, [r3, #0]
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	691b      	ldr	r3, [r3, #16]
 80099d4:	b298      	uxth	r0, r3
 80099d6:	79fb      	ldrb	r3, [r7, #7]
 80099d8:	9300      	str	r3, [sp, #0]
 80099da:	4603      	mov	r3, r0
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	f000 f9b9 	bl	8009d54 <USB_WritePacket>
 80099e2:	e105      	b.n	8009bf0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	015a      	lsls	r2, r3, #5
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	4413      	add	r3, r2
 80099ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099f0:	691b      	ldr	r3, [r3, #16]
 80099f2:	69ba      	ldr	r2, [r7, #24]
 80099f4:	0151      	lsls	r1, r2, #5
 80099f6:	69fa      	ldr	r2, [r7, #28]
 80099f8:	440a      	add	r2, r1
 80099fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099fe:	0cdb      	lsrs	r3, r3, #19
 8009a00:	04db      	lsls	r3, r3, #19
 8009a02:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	69ba      	ldr	r2, [r7, #24]
 8009a14:	0151      	lsls	r1, r2, #5
 8009a16:	69fa      	ldr	r2, [r7, #28]
 8009a18:	440a      	add	r2, r1
 8009a1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a1e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009a22:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009a26:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d132      	bne.n	8009a94 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	691b      	ldr	r3, [r3, #16]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d003      	beq.n	8009a3e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	689a      	ldr	r2, [r3, #8]
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	689a      	ldr	r2, [r3, #8]
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	015a      	lsls	r2, r3, #5
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a52:	691a      	ldr	r2, [r3, #16]
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	6a1b      	ldr	r3, [r3, #32]
 8009a58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a5c:	69b9      	ldr	r1, [r7, #24]
 8009a5e:	0148      	lsls	r0, r1, #5
 8009a60:	69f9      	ldr	r1, [r7, #28]
 8009a62:	4401      	add	r1, r0
 8009a64:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009a6c:	69bb      	ldr	r3, [r7, #24]
 8009a6e:	015a      	lsls	r2, r3, #5
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	4413      	add	r3, r2
 8009a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	69ba      	ldr	r2, [r7, #24]
 8009a7c:	0151      	lsls	r1, r2, #5
 8009a7e:	69fa      	ldr	r2, [r7, #28]
 8009a80:	440a      	add	r2, r1
 8009a82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a8a:	6113      	str	r3, [r2, #16]
 8009a8c:	e062      	b.n	8009b54 <USB_EPStartXfer+0x490>
 8009a8e:	bf00      	nop
 8009a90:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d123      	bne.n	8009ae4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009a9c:	69bb      	ldr	r3, [r7, #24]
 8009a9e:	015a      	lsls	r2, r3, #5
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aa8:	691a      	ldr	r2, [r3, #16]
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ab2:	69b9      	ldr	r1, [r7, #24]
 8009ab4:	0148      	lsls	r0, r1, #5
 8009ab6:	69f9      	ldr	r1, [r7, #28]
 8009ab8:	4401      	add	r1, r0
 8009aba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	015a      	lsls	r2, r3, #5
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	4413      	add	r3, r2
 8009aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	69ba      	ldr	r2, [r7, #24]
 8009ad2:	0151      	lsls	r1, r2, #5
 8009ad4:	69fa      	ldr	r2, [r7, #28]
 8009ad6:	440a      	add	r2, r1
 8009ad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009adc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ae0:	6113      	str	r3, [r2, #16]
 8009ae2:	e037      	b.n	8009b54 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	691a      	ldr	r2, [r3, #16]
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	4413      	add	r3, r2
 8009aee:	1e5a      	subs	r2, r3, #1
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009af8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	689b      	ldr	r3, [r3, #8]
 8009afe:	8afa      	ldrh	r2, [r7, #22]
 8009b00:	fb03 f202 	mul.w	r2, r3, r2
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	015a      	lsls	r2, r3, #5
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	4413      	add	r3, r2
 8009b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b14:	691a      	ldr	r2, [r3, #16]
 8009b16:	8afb      	ldrh	r3, [r7, #22]
 8009b18:	04d9      	lsls	r1, r3, #19
 8009b1a:	4b38      	ldr	r3, [pc, #224]	@ (8009bfc <USB_EPStartXfer+0x538>)
 8009b1c:	400b      	ands	r3, r1
 8009b1e:	69b9      	ldr	r1, [r7, #24]
 8009b20:	0148      	lsls	r0, r1, #5
 8009b22:	69f9      	ldr	r1, [r7, #28]
 8009b24:	4401      	add	r1, r0
 8009b26:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009b2e:	69bb      	ldr	r3, [r7, #24]
 8009b30:	015a      	lsls	r2, r3, #5
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	4413      	add	r3, r2
 8009b36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b3a:	691a      	ldr	r2, [r3, #16]
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	6a1b      	ldr	r3, [r3, #32]
 8009b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b44:	69b9      	ldr	r1, [r7, #24]
 8009b46:	0148      	lsls	r0, r1, #5
 8009b48:	69f9      	ldr	r1, [r7, #28]
 8009b4a:	4401      	add	r1, r0
 8009b4c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009b50:	4313      	orrs	r3, r2
 8009b52:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009b54:	79fb      	ldrb	r3, [r7, #7]
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d10d      	bne.n	8009b76 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d009      	beq.n	8009b76 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	68d9      	ldr	r1, [r3, #12]
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b72:	460a      	mov	r2, r1
 8009b74:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	791b      	ldrb	r3, [r3, #4]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d128      	bne.n	8009bd0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b84:	689b      	ldr	r3, [r3, #8]
 8009b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d110      	bne.n	8009bb0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009b8e:	69bb      	ldr	r3, [r7, #24]
 8009b90:	015a      	lsls	r2, r3, #5
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	4413      	add	r3, r2
 8009b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	69ba      	ldr	r2, [r7, #24]
 8009b9e:	0151      	lsls	r1, r2, #5
 8009ba0:	69fa      	ldr	r2, [r7, #28]
 8009ba2:	440a      	add	r2, r1
 8009ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ba8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009bac:	6013      	str	r3, [r2, #0]
 8009bae:	e00f      	b.n	8009bd0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	015a      	lsls	r2, r3, #5
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	69ba      	ldr	r2, [r7, #24]
 8009bc0:	0151      	lsls	r1, r2, #5
 8009bc2:	69fa      	ldr	r2, [r7, #28]
 8009bc4:	440a      	add	r2, r1
 8009bc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009bce:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009bd0:	69bb      	ldr	r3, [r7, #24]
 8009bd2:	015a      	lsls	r2, r3, #5
 8009bd4:	69fb      	ldr	r3, [r7, #28]
 8009bd6:	4413      	add	r3, r2
 8009bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	69ba      	ldr	r2, [r7, #24]
 8009be0:	0151      	lsls	r1, r2, #5
 8009be2:	69fa      	ldr	r2, [r7, #28]
 8009be4:	440a      	add	r2, r1
 8009be6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009bee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3720      	adds	r7, #32
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	1ff80000 	.word	0x1ff80000

08009c00 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009c00:	b480      	push	{r7}
 8009c02:	b087      	sub	sp, #28
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	785b      	ldrb	r3, [r3, #1]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d14a      	bne.n	8009cb4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c36:	f040 8086 	bne.w	8009d46 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	015a      	lsls	r2, r3, #5
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	4413      	add	r3, r2
 8009c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	683a      	ldr	r2, [r7, #0]
 8009c4c:	7812      	ldrb	r2, [r2, #0]
 8009c4e:	0151      	lsls	r1, r2, #5
 8009c50:	693a      	ldr	r2, [r7, #16]
 8009c52:	440a      	add	r2, r1
 8009c54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c58:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009c5c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	015a      	lsls	r2, r3, #5
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	4413      	add	r3, r2
 8009c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	683a      	ldr	r2, [r7, #0]
 8009c70:	7812      	ldrb	r2, [r2, #0]
 8009c72:	0151      	lsls	r1, r2, #5
 8009c74:	693a      	ldr	r2, [r7, #16]
 8009c76:	440a      	add	r2, r1
 8009c78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009c80:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3301      	adds	r3, #1
 8009c86:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d902      	bls.n	8009c98 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	75fb      	strb	r3, [r7, #23]
          break;
 8009c96:	e056      	b.n	8009d46 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	015a      	lsls	r2, r3, #5
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	4413      	add	r3, r2
 8009ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009cac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009cb0:	d0e7      	beq.n	8009c82 <USB_EPStopXfer+0x82>
 8009cb2:	e048      	b.n	8009d46 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	015a      	lsls	r2, r3, #5
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	4413      	add	r3, r2
 8009cbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ccc:	d13b      	bne.n	8009d46 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	015a      	lsls	r2, r3, #5
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	4413      	add	r3, r2
 8009cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	683a      	ldr	r2, [r7, #0]
 8009ce0:	7812      	ldrb	r2, [r2, #0]
 8009ce2:	0151      	lsls	r1, r2, #5
 8009ce4:	693a      	ldr	r2, [r7, #16]
 8009ce6:	440a      	add	r2, r1
 8009ce8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009cf0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	015a      	lsls	r2, r3, #5
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	683a      	ldr	r2, [r7, #0]
 8009d04:	7812      	ldrb	r2, [r2, #0]
 8009d06:	0151      	lsls	r1, r2, #5
 8009d08:	693a      	ldr	r2, [r7, #16]
 8009d0a:	440a      	add	r2, r1
 8009d0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009d14:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d902      	bls.n	8009d2c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	75fb      	strb	r3, [r7, #23]
          break;
 8009d2a:	e00c      	b.n	8009d46 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	015a      	lsls	r2, r3, #5
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	4413      	add	r3, r2
 8009d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d44:	d0e7      	beq.n	8009d16 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	371c      	adds	r7, #28
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b089      	sub	sp, #36	@ 0x24
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	60f8      	str	r0, [r7, #12]
 8009d5c:	60b9      	str	r1, [r7, #8]
 8009d5e:	4611      	mov	r1, r2
 8009d60:	461a      	mov	r2, r3
 8009d62:	460b      	mov	r3, r1
 8009d64:	71fb      	strb	r3, [r7, #7]
 8009d66:	4613      	mov	r3, r2
 8009d68:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009d72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d123      	bne.n	8009dc2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009d7a:	88bb      	ldrh	r3, [r7, #4]
 8009d7c:	3303      	adds	r3, #3
 8009d7e:	089b      	lsrs	r3, r3, #2
 8009d80:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009d82:	2300      	movs	r3, #0
 8009d84:	61bb      	str	r3, [r7, #24]
 8009d86:	e018      	b.n	8009dba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009d88:	79fb      	ldrb	r3, [r7, #7]
 8009d8a:	031a      	lsls	r2, r3, #12
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	4413      	add	r3, r2
 8009d90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009d94:	461a      	mov	r2, r3
 8009d96:	69fb      	ldr	r3, [r7, #28]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009d9c:	69fb      	ldr	r3, [r7, #28]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009da2:	69fb      	ldr	r3, [r7, #28]
 8009da4:	3301      	adds	r3, #1
 8009da6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009da8:	69fb      	ldr	r3, [r7, #28]
 8009daa:	3301      	adds	r3, #1
 8009dac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	3301      	adds	r3, #1
 8009db2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	3301      	adds	r3, #1
 8009db8:	61bb      	str	r3, [r7, #24]
 8009dba:	69ba      	ldr	r2, [r7, #24]
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d3e2      	bcc.n	8009d88 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3724      	adds	r7, #36	@ 0x24
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b08b      	sub	sp, #44	@ 0x2c
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	60f8      	str	r0, [r7, #12]
 8009dd8:	60b9      	str	r1, [r7, #8]
 8009dda:	4613      	mov	r3, r2
 8009ddc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009de6:	88fb      	ldrh	r3, [r7, #6]
 8009de8:	089b      	lsrs	r3, r3, #2
 8009dea:	b29b      	uxth	r3, r3
 8009dec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009dee:	88fb      	ldrh	r3, [r7, #6]
 8009df0:	f003 0303 	and.w	r3, r3, #3
 8009df4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009df6:	2300      	movs	r3, #0
 8009df8:	623b      	str	r3, [r7, #32]
 8009dfa:	e014      	b.n	8009e26 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e02:	681a      	ldr	r2, [r3, #0]
 8009e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e06:	601a      	str	r2, [r3, #0]
    pDest++;
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e10:	3301      	adds	r3, #1
 8009e12:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	3301      	adds	r3, #1
 8009e18:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009e20:	6a3b      	ldr	r3, [r7, #32]
 8009e22:	3301      	adds	r3, #1
 8009e24:	623b      	str	r3, [r7, #32]
 8009e26:	6a3a      	ldr	r2, [r7, #32]
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d3e6      	bcc.n	8009dfc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009e2e:	8bfb      	ldrh	r3, [r7, #30]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d01e      	beq.n	8009e72 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009e34:	2300      	movs	r3, #0
 8009e36:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009e38:	69bb      	ldr	r3, [r7, #24]
 8009e3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e3e:	461a      	mov	r2, r3
 8009e40:	f107 0310 	add.w	r3, r7, #16
 8009e44:	6812      	ldr	r2, [r2, #0]
 8009e46:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009e48:	693a      	ldr	r2, [r7, #16]
 8009e4a:	6a3b      	ldr	r3, [r7, #32]
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	00db      	lsls	r3, r3, #3
 8009e50:	fa22 f303 	lsr.w	r3, r2, r3
 8009e54:	b2da      	uxtb	r2, r3
 8009e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e58:	701a      	strb	r2, [r3, #0]
      i++;
 8009e5a:	6a3b      	ldr	r3, [r7, #32]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e62:	3301      	adds	r3, #1
 8009e64:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009e66:	8bfb      	ldrh	r3, [r7, #30]
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009e6c:	8bfb      	ldrh	r3, [r7, #30]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d1ea      	bne.n	8009e48 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	372c      	adds	r7, #44	@ 0x2c
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr

08009e80 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b085      	sub	sp, #20
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	781b      	ldrb	r3, [r3, #0]
 8009e92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	785b      	ldrb	r3, [r3, #1]
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d12c      	bne.n	8009ef6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	015a      	lsls	r2, r3, #5
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	db12      	blt.n	8009ed4 <USB_EPSetStall+0x54>
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00f      	beq.n	8009ed4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	015a      	lsls	r2, r3, #5
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	68ba      	ldr	r2, [r7, #8]
 8009ec4:	0151      	lsls	r1, r2, #5
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	440a      	add	r2, r1
 8009eca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ece:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009ed2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	015a      	lsls	r2, r3, #5
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	0151      	lsls	r1, r2, #5
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	440a      	add	r2, r1
 8009eea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009ef2:	6013      	str	r3, [r2, #0]
 8009ef4:	e02b      	b.n	8009f4e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	015a      	lsls	r2, r3, #5
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	4413      	add	r3, r2
 8009efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	db12      	blt.n	8009f2e <USB_EPSetStall+0xae>
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00f      	beq.n	8009f2e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	015a      	lsls	r2, r3, #5
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	4413      	add	r3, r2
 8009f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	68ba      	ldr	r2, [r7, #8]
 8009f1e:	0151      	lsls	r1, r2, #5
 8009f20:	68fa      	ldr	r2, [r7, #12]
 8009f22:	440a      	add	r2, r1
 8009f24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009f2c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	015a      	lsls	r2, r3, #5
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	4413      	add	r3, r2
 8009f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	0151      	lsls	r1, r2, #5
 8009f40:	68fa      	ldr	r2, [r7, #12]
 8009f42:	440a      	add	r2, r1
 8009f44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009f4c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3714      	adds	r7, #20
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b085      	sub	sp, #20
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	785b      	ldrb	r3, [r3, #1]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d128      	bne.n	8009fca <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	015a      	lsls	r2, r3, #5
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	4413      	add	r3, r2
 8009f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	0151      	lsls	r1, r2, #5
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	440a      	add	r2, r1
 8009f8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f96:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	791b      	ldrb	r3, [r3, #4]
 8009f9c:	2b03      	cmp	r3, #3
 8009f9e:	d003      	beq.n	8009fa8 <USB_EPClearStall+0x4c>
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	791b      	ldrb	r3, [r3, #4]
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	d138      	bne.n	800a01a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	015a      	lsls	r2, r3, #5
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	4413      	add	r3, r2
 8009fb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	68ba      	ldr	r2, [r7, #8]
 8009fb8:	0151      	lsls	r1, r2, #5
 8009fba:	68fa      	ldr	r2, [r7, #12]
 8009fbc:	440a      	add	r2, r1
 8009fbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009fc6:	6013      	str	r3, [r2, #0]
 8009fc8:	e027      	b.n	800a01a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	015a      	lsls	r2, r3, #5
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	0151      	lsls	r1, r2, #5
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	440a      	add	r2, r1
 8009fe0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fe4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009fe8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	791b      	ldrb	r3, [r3, #4]
 8009fee:	2b03      	cmp	r3, #3
 8009ff0:	d003      	beq.n	8009ffa <USB_EPClearStall+0x9e>
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	791b      	ldrb	r3, [r3, #4]
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	d10f      	bne.n	800a01a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	015a      	lsls	r2, r3, #5
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	4413      	add	r3, r2
 800a002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	0151      	lsls	r1, r2, #5
 800a00c:	68fa      	ldr	r2, [r7, #12]
 800a00e:	440a      	add	r2, r1
 800a010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a018:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3714      	adds	r7, #20
 800a020:	46bd      	mov	sp, r7
 800a022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a026:	4770      	bx	lr

0800a028 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a028:	b480      	push	{r7}
 800a02a:	b085      	sub	sp, #20
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	460b      	mov	r3, r1
 800a032:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a046:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a04a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	78fb      	ldrb	r3, [r7, #3]
 800a056:	011b      	lsls	r3, r3, #4
 800a058:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a05c:	68f9      	ldr	r1, [r7, #12]
 800a05e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a062:	4313      	orrs	r3, r2
 800a064:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a066:	2300      	movs	r3, #0
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3714      	adds	r7, #20
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a074:	b480      	push	{r7}
 800a076:	b085      	sub	sp, #20
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a08e:	f023 0303 	bic.w	r3, r3, #3
 800a092:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0a2:	f023 0302 	bic.w	r3, r3, #2
 800a0a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3714      	adds	r7, #20
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	b085      	sub	sp, #20
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68fa      	ldr	r2, [r7, #12]
 800a0cc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a0d0:	f023 0303 	bic.w	r3, r3, #3
 800a0d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0e4:	f043 0302 	orr.w	r3, r3, #2
 800a0e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3714      	adds	r7, #20
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	695b      	ldr	r3, [r3, #20]
 800a104:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	699b      	ldr	r3, [r3, #24]
 800a10a:	68fa      	ldr	r2, [r7, #12]
 800a10c:	4013      	ands	r3, r2
 800a10e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a110:	68fb      	ldr	r3, [r7, #12]
}
 800a112:	4618      	mov	r0, r3
 800a114:	3714      	adds	r7, #20
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr

0800a11e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a11e:	b480      	push	{r7}
 800a120:	b085      	sub	sp, #20
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a130:	699b      	ldr	r3, [r3, #24]
 800a132:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a13a:	69db      	ldr	r3, [r3, #28]
 800a13c:	68ba      	ldr	r2, [r7, #8]
 800a13e:	4013      	ands	r3, r2
 800a140:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	0c1b      	lsrs	r3, r3, #16
}
 800a146:	4618      	mov	r0, r3
 800a148:	3714      	adds	r7, #20
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a152:	b480      	push	{r7}
 800a154:	b085      	sub	sp, #20
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a164:	699b      	ldr	r3, [r3, #24]
 800a166:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a16e:	69db      	ldr	r3, [r3, #28]
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	4013      	ands	r3, r2
 800a174:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	b29b      	uxth	r3, r3
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3714      	adds	r7, #20
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a186:	b480      	push	{r7}
 800a188:	b085      	sub	sp, #20
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
 800a18e:	460b      	mov	r3, r1
 800a190:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a196:	78fb      	ldrb	r3, [r7, #3]
 800a198:	015a      	lsls	r2, r3, #5
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	4413      	add	r3, r2
 800a19e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1ac:	695b      	ldr	r3, [r3, #20]
 800a1ae:	68ba      	ldr	r2, [r7, #8]
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a1b4:	68bb      	ldr	r3, [r7, #8]
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3714      	adds	r7, #20
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr

0800a1c2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a1c2:	b480      	push	{r7}
 800a1c4:	b087      	sub	sp, #28
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1e4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a1e6:	78fb      	ldrb	r3, [r7, #3]
 800a1e8:	f003 030f 	and.w	r3, r3, #15
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	fa22 f303 	lsr.w	r3, r2, r3
 800a1f2:	01db      	lsls	r3, r3, #7
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	693a      	ldr	r2, [r7, #16]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a1fc:	78fb      	ldrb	r3, [r7, #3]
 800a1fe:	015a      	lsls	r2, r3, #5
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	4413      	add	r3, r2
 800a204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	693a      	ldr	r2, [r7, #16]
 800a20c:	4013      	ands	r3, r2
 800a20e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a210:	68bb      	ldr	r3, [r7, #8]
}
 800a212:	4618      	mov	r0, r3
 800a214:	371c      	adds	r7, #28
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr

0800a21e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a21e:	b480      	push	{r7}
 800a220:	b083      	sub	sp, #12
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	695b      	ldr	r3, [r3, #20]
 800a22a:	f003 0301 	and.w	r3, r3, #1
}
 800a22e:	4618      	mov	r0, r3
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b085      	sub	sp, #20
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	68fa      	ldr	r2, [r7, #12]
 800a250:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a254:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a258:	f023 0307 	bic.w	r3, r3, #7
 800a25c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a26c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a270:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a272:	2300      	movs	r3, #0
}
 800a274:	4618      	mov	r0, r3
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a280:	b480      	push	{r7}
 800a282:	b087      	sub	sp, #28
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	460b      	mov	r3, r1
 800a28a:	607a      	str	r2, [r7, #4]
 800a28c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	333c      	adds	r3, #60	@ 0x3c
 800a296:	3304      	adds	r3, #4
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	4a26      	ldr	r2, [pc, #152]	@ (800a338 <USB_EP0_OutStart+0xb8>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d90a      	bls.n	800a2ba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2b4:	d101      	bne.n	800a2ba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	e037      	b.n	800a32a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	697a      	ldr	r2, [r7, #20]
 800a2d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a2d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2e0:	691b      	ldr	r3, [r3, #16]
 800a2e2:	697a      	ldr	r2, [r7, #20]
 800a2e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2e8:	f043 0318 	orr.w	r3, r3, #24
 800a2ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f4:	691b      	ldr	r3, [r3, #16]
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2fc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a300:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a302:	7afb      	ldrb	r3, [r7, #11]
 800a304:	2b01      	cmp	r3, #1
 800a306:	d10f      	bne.n	800a328 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a30e:	461a      	mov	r2, r3
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	697a      	ldr	r2, [r7, #20]
 800a31e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a322:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a326:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	371c      	adds	r7, #28
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	4f54300a 	.word	0x4f54300a

0800a33c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a344:	2300      	movs	r3, #0
 800a346:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	3301      	adds	r3, #1
 800a34c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a354:	d901      	bls.n	800a35a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a356:	2303      	movs	r3, #3
 800a358:	e01b      	b.n	800a392 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	691b      	ldr	r3, [r3, #16]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	daf2      	bge.n	800a348 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a362:	2300      	movs	r3, #0
 800a364:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	691b      	ldr	r3, [r3, #16]
 800a36a:	f043 0201 	orr.w	r2, r3, #1
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	3301      	adds	r3, #1
 800a376:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a37e:	d901      	bls.n	800a384 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a380:	2303      	movs	r3, #3
 800a382:	e006      	b.n	800a392 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	691b      	ldr	r3, [r3, #16]
 800a388:	f003 0301 	and.w	r3, r3, #1
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d0f0      	beq.n	800a372 <USB_CoreReset+0x36>

  return HAL_OK;
 800a390:	2300      	movs	r3, #0
}
 800a392:	4618      	mov	r0, r3
 800a394:	3714      	adds	r7, #20
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr
	...

0800a3a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a3a4:	4904      	ldr	r1, [pc, #16]	@ (800a3b8 <MX_FATFS_Init+0x18>)
 800a3a6:	4805      	ldr	r0, [pc, #20]	@ (800a3bc <MX_FATFS_Init+0x1c>)
 800a3a8:	f002 f882 	bl	800c4b0 <FATFS_LinkDriver>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	4b03      	ldr	r3, [pc, #12]	@ (800a3c0 <MX_FATFS_Init+0x20>)
 800a3b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a3b4:	bf00      	nop
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	20004ca4 	.word	0x20004ca4
 800a3bc:	20000038 	.word	0x20000038
 800a3c0:	20004ca0 	.word	0x20004ca0

0800a3c4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a3ce:	4b06      	ldr	r3, [pc, #24]	@ (800a3e8 <USER_initialize+0x24>)
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a3d4:	4b04      	ldr	r3, [pc, #16]	@ (800a3e8 <USER_initialize+0x24>)
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	20000035 	.word	0x20000035

0800a3ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b083      	sub	sp, #12
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a3f6:	4b06      	ldr	r3, [pc, #24]	@ (800a410 <USER_status+0x24>)
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a3fc:	4b04      	ldr	r3, [pc, #16]	@ (800a410 <USER_status+0x24>)
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a402:	4618      	mov	r0, r3
 800a404:	370c      	adds	r7, #12
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop
 800a410:	20000035 	.word	0x20000035

0800a414 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a414:	b480      	push	{r7}
 800a416:	b085      	sub	sp, #20
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60b9      	str	r1, [r7, #8]
 800a41c:	607a      	str	r2, [r7, #4]
 800a41e:	603b      	str	r3, [r7, #0]
 800a420:	4603      	mov	r3, r0
 800a422:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a424:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a426:	4618      	mov	r0, r3
 800a428:	3714      	adds	r7, #20
 800a42a:	46bd      	mov	sp, r7
 800a42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a430:	4770      	bx	lr

0800a432 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a432:	b480      	push	{r7}
 800a434:	b085      	sub	sp, #20
 800a436:	af00      	add	r7, sp, #0
 800a438:	60b9      	str	r1, [r7, #8]
 800a43a:	607a      	str	r2, [r7, #4]
 800a43c:	603b      	str	r3, [r7, #0]
 800a43e:	4603      	mov	r3, r0
 800a440:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a442:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a444:	4618      	mov	r0, r3
 800a446:	3714      	adds	r7, #20
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr

0800a450 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	4603      	mov	r3, r0
 800a458:	603a      	str	r2, [r7, #0]
 800a45a:	71fb      	strb	r3, [r7, #7]
 800a45c:	460b      	mov	r3, r1
 800a45e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	73fb      	strb	r3, [r7, #15]
    return res;
 800a464:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a466:	4618      	mov	r0, r3
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr
	...

0800a474 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	460b      	mov	r3, r1
 800a47e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a480:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a484:	f002 fcfa 	bl	800ce7c <USBD_static_malloc>
 800a488:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d109      	bne.n	800a4a4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	32b0      	adds	r2, #176	@ 0xb0
 800a49a:	2100      	movs	r1, #0
 800a49c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a4a0:	2302      	movs	r3, #2
 800a4a2:	e0d4      	b.n	800a64e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a4a4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f009 fa8a 	bl	80139c4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	32b0      	adds	r2, #176	@ 0xb0
 800a4ba:	68f9      	ldr	r1, [r7, #12]
 800a4bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	32b0      	adds	r2, #176	@ 0xb0
 800a4ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	7c1b      	ldrb	r3, [r3, #16]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d138      	bne.n	800a54e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a4dc:	4b5e      	ldr	r3, [pc, #376]	@ (800a658 <USBD_CDC_Init+0x1e4>)
 800a4de:	7819      	ldrb	r1, [r3, #0]
 800a4e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f002 fba5 	bl	800cc36 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a4ec:	4b5a      	ldr	r3, [pc, #360]	@ (800a658 <USBD_CDC_Init+0x1e4>)
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	f003 020f 	and.w	r2, r3, #15
 800a4f4:	6879      	ldr	r1, [r7, #4]
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4413      	add	r3, r2
 800a4fc:	009b      	lsls	r3, r3, #2
 800a4fe:	440b      	add	r3, r1
 800a500:	3324      	adds	r3, #36	@ 0x24
 800a502:	2201      	movs	r2, #1
 800a504:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a506:	4b55      	ldr	r3, [pc, #340]	@ (800a65c <USBD_CDC_Init+0x1e8>)
 800a508:	7819      	ldrb	r1, [r3, #0]
 800a50a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a50e:	2202      	movs	r2, #2
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f002 fb90 	bl	800cc36 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a516:	4b51      	ldr	r3, [pc, #324]	@ (800a65c <USBD_CDC_Init+0x1e8>)
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	f003 020f 	and.w	r2, r3, #15
 800a51e:	6879      	ldr	r1, [r7, #4]
 800a520:	4613      	mov	r3, r2
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	4413      	add	r3, r2
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	440b      	add	r3, r1
 800a52a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a52e:	2201      	movs	r2, #1
 800a530:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a532:	4b4b      	ldr	r3, [pc, #300]	@ (800a660 <USBD_CDC_Init+0x1ec>)
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	f003 020f 	and.w	r2, r3, #15
 800a53a:	6879      	ldr	r1, [r7, #4]
 800a53c:	4613      	mov	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	4413      	add	r3, r2
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	440b      	add	r3, r1
 800a546:	3326      	adds	r3, #38	@ 0x26
 800a548:	2210      	movs	r2, #16
 800a54a:	801a      	strh	r2, [r3, #0]
 800a54c:	e035      	b.n	800a5ba <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a54e:	4b42      	ldr	r3, [pc, #264]	@ (800a658 <USBD_CDC_Init+0x1e4>)
 800a550:	7819      	ldrb	r1, [r3, #0]
 800a552:	2340      	movs	r3, #64	@ 0x40
 800a554:	2202      	movs	r2, #2
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f002 fb6d 	bl	800cc36 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a55c:	4b3e      	ldr	r3, [pc, #248]	@ (800a658 <USBD_CDC_Init+0x1e4>)
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	f003 020f 	and.w	r2, r3, #15
 800a564:	6879      	ldr	r1, [r7, #4]
 800a566:	4613      	mov	r3, r2
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	4413      	add	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	440b      	add	r3, r1
 800a570:	3324      	adds	r3, #36	@ 0x24
 800a572:	2201      	movs	r2, #1
 800a574:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a576:	4b39      	ldr	r3, [pc, #228]	@ (800a65c <USBD_CDC_Init+0x1e8>)
 800a578:	7819      	ldrb	r1, [r3, #0]
 800a57a:	2340      	movs	r3, #64	@ 0x40
 800a57c:	2202      	movs	r2, #2
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f002 fb59 	bl	800cc36 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a584:	4b35      	ldr	r3, [pc, #212]	@ (800a65c <USBD_CDC_Init+0x1e8>)
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	f003 020f 	and.w	r2, r3, #15
 800a58c:	6879      	ldr	r1, [r7, #4]
 800a58e:	4613      	mov	r3, r2
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	4413      	add	r3, r2
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	440b      	add	r3, r1
 800a598:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a59c:	2201      	movs	r2, #1
 800a59e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a5a0:	4b2f      	ldr	r3, [pc, #188]	@ (800a660 <USBD_CDC_Init+0x1ec>)
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	f003 020f 	and.w	r2, r3, #15
 800a5a8:	6879      	ldr	r1, [r7, #4]
 800a5aa:	4613      	mov	r3, r2
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	4413      	add	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	440b      	add	r3, r1
 800a5b4:	3326      	adds	r3, #38	@ 0x26
 800a5b6:	2210      	movs	r2, #16
 800a5b8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a5ba:	4b29      	ldr	r3, [pc, #164]	@ (800a660 <USBD_CDC_Init+0x1ec>)
 800a5bc:	7819      	ldrb	r1, [r3, #0]
 800a5be:	2308      	movs	r3, #8
 800a5c0:	2203      	movs	r2, #3
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f002 fb37 	bl	800cc36 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a5c8:	4b25      	ldr	r3, [pc, #148]	@ (800a660 <USBD_CDC_Init+0x1ec>)
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	f003 020f 	and.w	r2, r3, #15
 800a5d0:	6879      	ldr	r1, [r7, #4]
 800a5d2:	4613      	mov	r3, r2
 800a5d4:	009b      	lsls	r3, r3, #2
 800a5d6:	4413      	add	r3, r2
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	440b      	add	r3, r1
 800a5dc:	3324      	adds	r3, #36	@ 0x24
 800a5de:	2201      	movs	r2, #1
 800a5e0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	33b0      	adds	r3, #176	@ 0xb0
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	4413      	add	r3, r2
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2200      	movs	r2, #0
 800a602:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2200      	movs	r2, #0
 800a60a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a614:	2b00      	cmp	r3, #0
 800a616:	d101      	bne.n	800a61c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a618:	2302      	movs	r3, #2
 800a61a:	e018      	b.n	800a64e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	7c1b      	ldrb	r3, [r3, #16]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d10a      	bne.n	800a63a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a624:	4b0d      	ldr	r3, [pc, #52]	@ (800a65c <USBD_CDC_Init+0x1e8>)
 800a626:	7819      	ldrb	r1, [r3, #0]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a62e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f002 fbee 	bl	800ce14 <USBD_LL_PrepareReceive>
 800a638:	e008      	b.n	800a64c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a63a:	4b08      	ldr	r3, [pc, #32]	@ (800a65c <USBD_CDC_Init+0x1e8>)
 800a63c:	7819      	ldrb	r1, [r3, #0]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a644:	2340      	movs	r3, #64	@ 0x40
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f002 fbe4 	bl	800ce14 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	200000d3 	.word	0x200000d3
 800a65c:	200000d4 	.word	0x200000d4
 800a660:	200000d5 	.word	0x200000d5

0800a664 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b082      	sub	sp, #8
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	460b      	mov	r3, r1
 800a66e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a670:	4b3a      	ldr	r3, [pc, #232]	@ (800a75c <USBD_CDC_DeInit+0xf8>)
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	4619      	mov	r1, r3
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f002 fb03 	bl	800cc82 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a67c:	4b37      	ldr	r3, [pc, #220]	@ (800a75c <USBD_CDC_DeInit+0xf8>)
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	f003 020f 	and.w	r2, r3, #15
 800a684:	6879      	ldr	r1, [r7, #4]
 800a686:	4613      	mov	r3, r2
 800a688:	009b      	lsls	r3, r3, #2
 800a68a:	4413      	add	r3, r2
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	440b      	add	r3, r1
 800a690:	3324      	adds	r3, #36	@ 0x24
 800a692:	2200      	movs	r2, #0
 800a694:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a696:	4b32      	ldr	r3, [pc, #200]	@ (800a760 <USBD_CDC_DeInit+0xfc>)
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	4619      	mov	r1, r3
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f002 faf0 	bl	800cc82 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a6a2:	4b2f      	ldr	r3, [pc, #188]	@ (800a760 <USBD_CDC_DeInit+0xfc>)
 800a6a4:	781b      	ldrb	r3, [r3, #0]
 800a6a6:	f003 020f 	and.w	r2, r3, #15
 800a6aa:	6879      	ldr	r1, [r7, #4]
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4413      	add	r3, r2
 800a6b2:	009b      	lsls	r3, r3, #2
 800a6b4:	440b      	add	r3, r1
 800a6b6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a6be:	4b29      	ldr	r3, [pc, #164]	@ (800a764 <USBD_CDC_DeInit+0x100>)
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	4619      	mov	r1, r3
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f002 fadc 	bl	800cc82 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a6ca:	4b26      	ldr	r3, [pc, #152]	@ (800a764 <USBD_CDC_DeInit+0x100>)
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	f003 020f 	and.w	r2, r3, #15
 800a6d2:	6879      	ldr	r1, [r7, #4]
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	009b      	lsls	r3, r3, #2
 800a6d8:	4413      	add	r3, r2
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	440b      	add	r3, r1
 800a6de:	3324      	adds	r3, #36	@ 0x24
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a6e4:	4b1f      	ldr	r3, [pc, #124]	@ (800a764 <USBD_CDC_DeInit+0x100>)
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	f003 020f 	and.w	r2, r3, #15
 800a6ec:	6879      	ldr	r1, [r7, #4]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	009b      	lsls	r3, r3, #2
 800a6f2:	4413      	add	r3, r2
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	440b      	add	r3, r1
 800a6f8:	3326      	adds	r3, #38	@ 0x26
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	32b0      	adds	r2, #176	@ 0xb0
 800a708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d01f      	beq.n	800a750 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	33b0      	adds	r3, #176	@ 0xb0
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4413      	add	r3, r2
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	32b0      	adds	r2, #176	@ 0xb0
 800a72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a732:	4618      	mov	r0, r3
 800a734:	f002 fbb0 	bl	800ce98 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	32b0      	adds	r2, #176	@ 0xb0
 800a742:	2100      	movs	r1, #0
 800a744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a750:	2300      	movs	r3, #0
}
 800a752:	4618      	mov	r0, r3
 800a754:	3708      	adds	r7, #8
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
 800a75a:	bf00      	nop
 800a75c:	200000d3 	.word	0x200000d3
 800a760:	200000d4 	.word	0x200000d4
 800a764:	200000d5 	.word	0x200000d5

0800a768 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b086      	sub	sp, #24
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	32b0      	adds	r2, #176	@ 0xb0
 800a77c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a780:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a782:	2300      	movs	r3, #0
 800a784:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a786:	2300      	movs	r3, #0
 800a788:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a78a:	2300      	movs	r3, #0
 800a78c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d101      	bne.n	800a798 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a794:	2303      	movs	r3, #3
 800a796:	e0bf      	b.n	800a918 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	781b      	ldrb	r3, [r3, #0]
 800a79c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d050      	beq.n	800a846 <USBD_CDC_Setup+0xde>
 800a7a4:	2b20      	cmp	r3, #32
 800a7a6:	f040 80af 	bne.w	800a908 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	88db      	ldrh	r3, [r3, #6]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d03a      	beq.n	800a828 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	b25b      	sxtb	r3, r3
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	da1b      	bge.n	800a7f4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	33b0      	adds	r3, #176	@ 0xb0
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	4413      	add	r3, r2
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	683a      	ldr	r2, [r7, #0]
 800a7d0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a7d2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a7d4:	683a      	ldr	r2, [r7, #0]
 800a7d6:	88d2      	ldrh	r2, [r2, #6]
 800a7d8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	88db      	ldrh	r3, [r3, #6]
 800a7de:	2b07      	cmp	r3, #7
 800a7e0:	bf28      	it	cs
 800a7e2:	2307      	movcs	r3, #7
 800a7e4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	89fa      	ldrh	r2, [r7, #14]
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f001 fd93 	bl	800c318 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a7f2:	e090      	b.n	800a916 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	785a      	ldrb	r2, [r3, #1]
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	88db      	ldrh	r3, [r3, #6]
 800a802:	2b3f      	cmp	r3, #63	@ 0x3f
 800a804:	d803      	bhi.n	800a80e <USBD_CDC_Setup+0xa6>
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	88db      	ldrh	r3, [r3, #6]
 800a80a:	b2da      	uxtb	r2, r3
 800a80c:	e000      	b.n	800a810 <USBD_CDC_Setup+0xa8>
 800a80e:	2240      	movs	r2, #64	@ 0x40
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a816:	6939      	ldr	r1, [r7, #16]
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a81e:	461a      	mov	r2, r3
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f001 fda5 	bl	800c370 <USBD_CtlPrepareRx>
      break;
 800a826:	e076      	b.n	800a916 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a82e:	687a      	ldr	r2, [r7, #4]
 800a830:	33b0      	adds	r3, #176	@ 0xb0
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	7850      	ldrb	r0, [r2, #1]
 800a83e:	2200      	movs	r2, #0
 800a840:	6839      	ldr	r1, [r7, #0]
 800a842:	4798      	blx	r3
      break;
 800a844:	e067      	b.n	800a916 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	785b      	ldrb	r3, [r3, #1]
 800a84a:	2b0b      	cmp	r3, #11
 800a84c:	d851      	bhi.n	800a8f2 <USBD_CDC_Setup+0x18a>
 800a84e:	a201      	add	r2, pc, #4	@ (adr r2, 800a854 <USBD_CDC_Setup+0xec>)
 800a850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a854:	0800a885 	.word	0x0800a885
 800a858:	0800a901 	.word	0x0800a901
 800a85c:	0800a8f3 	.word	0x0800a8f3
 800a860:	0800a8f3 	.word	0x0800a8f3
 800a864:	0800a8f3 	.word	0x0800a8f3
 800a868:	0800a8f3 	.word	0x0800a8f3
 800a86c:	0800a8f3 	.word	0x0800a8f3
 800a870:	0800a8f3 	.word	0x0800a8f3
 800a874:	0800a8f3 	.word	0x0800a8f3
 800a878:	0800a8f3 	.word	0x0800a8f3
 800a87c:	0800a8af 	.word	0x0800a8af
 800a880:	0800a8d9 	.word	0x0800a8d9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a88a:	b2db      	uxtb	r3, r3
 800a88c:	2b03      	cmp	r3, #3
 800a88e:	d107      	bne.n	800a8a0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a890:	f107 030a 	add.w	r3, r7, #10
 800a894:	2202      	movs	r2, #2
 800a896:	4619      	mov	r1, r3
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f001 fd3d 	bl	800c318 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a89e:	e032      	b.n	800a906 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a8a0:	6839      	ldr	r1, [r7, #0]
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f001 fcbb 	bl	800c21e <USBD_CtlError>
            ret = USBD_FAIL;
 800a8a8:	2303      	movs	r3, #3
 800a8aa:	75fb      	strb	r3, [r7, #23]
          break;
 800a8ac:	e02b      	b.n	800a906 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	2b03      	cmp	r3, #3
 800a8b8:	d107      	bne.n	800a8ca <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a8ba:	f107 030d 	add.w	r3, r7, #13
 800a8be:	2201      	movs	r2, #1
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f001 fd28 	bl	800c318 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a8c8:	e01d      	b.n	800a906 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a8ca:	6839      	ldr	r1, [r7, #0]
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f001 fca6 	bl	800c21e <USBD_CtlError>
            ret = USBD_FAIL;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	75fb      	strb	r3, [r7, #23]
          break;
 800a8d6:	e016      	b.n	800a906 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8de:	b2db      	uxtb	r3, r3
 800a8e0:	2b03      	cmp	r3, #3
 800a8e2:	d00f      	beq.n	800a904 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a8e4:	6839      	ldr	r1, [r7, #0]
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f001 fc99 	bl	800c21e <USBD_CtlError>
            ret = USBD_FAIL;
 800a8ec:	2303      	movs	r3, #3
 800a8ee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a8f0:	e008      	b.n	800a904 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a8f2:	6839      	ldr	r1, [r7, #0]
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f001 fc92 	bl	800c21e <USBD_CtlError>
          ret = USBD_FAIL;
 800a8fa:	2303      	movs	r3, #3
 800a8fc:	75fb      	strb	r3, [r7, #23]
          break;
 800a8fe:	e002      	b.n	800a906 <USBD_CDC_Setup+0x19e>
          break;
 800a900:	bf00      	nop
 800a902:	e008      	b.n	800a916 <USBD_CDC_Setup+0x1ae>
          break;
 800a904:	bf00      	nop
      }
      break;
 800a906:	e006      	b.n	800a916 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a908:	6839      	ldr	r1, [r7, #0]
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f001 fc87 	bl	800c21e <USBD_CtlError>
      ret = USBD_FAIL;
 800a910:	2303      	movs	r3, #3
 800a912:	75fb      	strb	r3, [r7, #23]
      break;
 800a914:	bf00      	nop
  }

  return (uint8_t)ret;
 800a916:	7dfb      	ldrb	r3, [r7, #23]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3718      	adds	r7, #24
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	460b      	mov	r3, r1
 800a92a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a932:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	32b0      	adds	r2, #176	@ 0xb0
 800a93e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d101      	bne.n	800a94a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a946:	2303      	movs	r3, #3
 800a948:	e065      	b.n	800aa16 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	32b0      	adds	r2, #176	@ 0xb0
 800a954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a958:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a95a:	78fb      	ldrb	r3, [r7, #3]
 800a95c:	f003 020f 	and.w	r2, r3, #15
 800a960:	6879      	ldr	r1, [r7, #4]
 800a962:	4613      	mov	r3, r2
 800a964:	009b      	lsls	r3, r3, #2
 800a966:	4413      	add	r3, r2
 800a968:	009b      	lsls	r3, r3, #2
 800a96a:	440b      	add	r3, r1
 800a96c:	3318      	adds	r3, #24
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d02f      	beq.n	800a9d4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a974:	78fb      	ldrb	r3, [r7, #3]
 800a976:	f003 020f 	and.w	r2, r3, #15
 800a97a:	6879      	ldr	r1, [r7, #4]
 800a97c:	4613      	mov	r3, r2
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	4413      	add	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	440b      	add	r3, r1
 800a986:	3318      	adds	r3, #24
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	78fb      	ldrb	r3, [r7, #3]
 800a98c:	f003 010f 	and.w	r1, r3, #15
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	460b      	mov	r3, r1
 800a994:	00db      	lsls	r3, r3, #3
 800a996:	440b      	add	r3, r1
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	4403      	add	r3, r0
 800a99c:	331c      	adds	r3, #28
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a9a4:	fb01 f303 	mul.w	r3, r1, r3
 800a9a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d112      	bne.n	800a9d4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a9ae:	78fb      	ldrb	r3, [r7, #3]
 800a9b0:	f003 020f 	and.w	r2, r3, #15
 800a9b4:	6879      	ldr	r1, [r7, #4]
 800a9b6:	4613      	mov	r3, r2
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	4413      	add	r3, r2
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	440b      	add	r3, r1
 800a9c0:	3318      	adds	r3, #24
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a9c6:	78f9      	ldrb	r1, [r7, #3]
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f002 fa00 	bl	800cdd2 <USBD_LL_Transmit>
 800a9d2:	e01f      	b.n	800aa14 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	33b0      	adds	r3, #176	@ 0xb0
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	4413      	add	r3, r2
 800a9ea:	685b      	ldr	r3, [r3, #4]
 800a9ec:	691b      	ldr	r3, [r3, #16]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d010      	beq.n	800aa14 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	33b0      	adds	r3, #176	@ 0xb0
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	68ba      	ldr	r2, [r7, #8]
 800aa06:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800aa0a:	68ba      	ldr	r2, [r7, #8]
 800aa0c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800aa10:	78fa      	ldrb	r2, [r7, #3]
 800aa12:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}

0800aa1e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b084      	sub	sp, #16
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
 800aa26:	460b      	mov	r3, r1
 800aa28:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	32b0      	adds	r2, #176	@ 0xb0
 800aa34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa38:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	32b0      	adds	r2, #176	@ 0xb0
 800aa44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d101      	bne.n	800aa50 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800aa4c:	2303      	movs	r3, #3
 800aa4e:	e01a      	b.n	800aa86 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800aa50:	78fb      	ldrb	r3, [r7, #3]
 800aa52:	4619      	mov	r1, r3
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f002 f9fe 	bl	800ce56 <USBD_LL_GetRxDataSize>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	33b0      	adds	r3, #176	@ 0xb0
 800aa6c:	009b      	lsls	r3, r3, #2
 800aa6e:	4413      	add	r3, r2
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	68fa      	ldr	r2, [r7, #12]
 800aa76:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800aa7a:	68fa      	ldr	r2, [r7, #12]
 800aa7c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800aa80:	4611      	mov	r1, r2
 800aa82:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800aa84:	2300      	movs	r3, #0
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3710      	adds	r7, #16
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}

0800aa8e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800aa8e:	b580      	push	{r7, lr}
 800aa90:	b084      	sub	sp, #16
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	32b0      	adds	r2, #176	@ 0xb0
 800aaa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaa4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d101      	bne.n	800aab0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800aaac:	2303      	movs	r3, #3
 800aaae:	e024      	b.n	800aafa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	33b0      	adds	r3, #176	@ 0xb0
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4413      	add	r3, r2
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d019      	beq.n	800aaf8 <USBD_CDC_EP0_RxReady+0x6a>
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800aaca:	2bff      	cmp	r3, #255	@ 0xff
 800aacc:	d014      	beq.n	800aaf8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	33b0      	adds	r3, #176	@ 0xb0
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	4413      	add	r3, r2
 800aadc:	685b      	ldr	r3, [r3, #4]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	68fa      	ldr	r2, [r7, #12]
 800aae2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800aae6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800aaee:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	22ff      	movs	r2, #255	@ 0xff
 800aaf4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
	...

0800ab04 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b086      	sub	sp, #24
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ab0c:	2182      	movs	r1, #130	@ 0x82
 800ab0e:	4818      	ldr	r0, [pc, #96]	@ (800ab70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ab10:	f000 fd4f 	bl	800b5b2 <USBD_GetEpDesc>
 800ab14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ab16:	2101      	movs	r1, #1
 800ab18:	4815      	ldr	r0, [pc, #84]	@ (800ab70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ab1a:	f000 fd4a 	bl	800b5b2 <USBD_GetEpDesc>
 800ab1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ab20:	2181      	movs	r1, #129	@ 0x81
 800ab22:	4813      	ldr	r0, [pc, #76]	@ (800ab70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ab24:	f000 fd45 	bl	800b5b2 <USBD_GetEpDesc>
 800ab28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	2210      	movs	r2, #16
 800ab34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d006      	beq.n	800ab4a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ab3c:	693b      	ldr	r3, [r7, #16]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab44:	711a      	strb	r2, [r3, #4]
 800ab46:	2200      	movs	r2, #0
 800ab48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d006      	beq.n	800ab5e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2200      	movs	r2, #0
 800ab54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab58:	711a      	strb	r2, [r3, #4]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2243      	movs	r2, #67	@ 0x43
 800ab62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ab64:	4b02      	ldr	r3, [pc, #8]	@ (800ab70 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3718      	adds	r7, #24
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	20000090 	.word	0x20000090

0800ab74 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b086      	sub	sp, #24
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ab7c:	2182      	movs	r1, #130	@ 0x82
 800ab7e:	4818      	ldr	r0, [pc, #96]	@ (800abe0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ab80:	f000 fd17 	bl	800b5b2 <USBD_GetEpDesc>
 800ab84:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ab86:	2101      	movs	r1, #1
 800ab88:	4815      	ldr	r0, [pc, #84]	@ (800abe0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ab8a:	f000 fd12 	bl	800b5b2 <USBD_GetEpDesc>
 800ab8e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ab90:	2181      	movs	r1, #129	@ 0x81
 800ab92:	4813      	ldr	r0, [pc, #76]	@ (800abe0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ab94:	f000 fd0d 	bl	800b5b2 <USBD_GetEpDesc>
 800ab98:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d002      	beq.n	800aba6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	2210      	movs	r2, #16
 800aba4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d006      	beq.n	800abba <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	2200      	movs	r2, #0
 800abb0:	711a      	strb	r2, [r3, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f042 0202 	orr.w	r2, r2, #2
 800abb8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d006      	beq.n	800abce <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	2200      	movs	r2, #0
 800abc4:	711a      	strb	r2, [r3, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f042 0202 	orr.w	r2, r2, #2
 800abcc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2243      	movs	r2, #67	@ 0x43
 800abd2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800abd4:	4b02      	ldr	r3, [pc, #8]	@ (800abe0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3718      	adds	r7, #24
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	20000090 	.word	0x20000090

0800abe4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b086      	sub	sp, #24
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800abec:	2182      	movs	r1, #130	@ 0x82
 800abee:	4818      	ldr	r0, [pc, #96]	@ (800ac50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800abf0:	f000 fcdf 	bl	800b5b2 <USBD_GetEpDesc>
 800abf4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800abf6:	2101      	movs	r1, #1
 800abf8:	4815      	ldr	r0, [pc, #84]	@ (800ac50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800abfa:	f000 fcda 	bl	800b5b2 <USBD_GetEpDesc>
 800abfe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ac00:	2181      	movs	r1, #129	@ 0x81
 800ac02:	4813      	ldr	r0, [pc, #76]	@ (800ac50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ac04:	f000 fcd5 	bl	800b5b2 <USBD_GetEpDesc>
 800ac08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ac10:	697b      	ldr	r3, [r7, #20]
 800ac12:	2210      	movs	r2, #16
 800ac14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d006      	beq.n	800ac2a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ac24:	711a      	strb	r2, [r3, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d006      	beq.n	800ac3e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ac38:	711a      	strb	r2, [r3, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2243      	movs	r2, #67	@ 0x43
 800ac42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ac44:	4b02      	ldr	r3, [pc, #8]	@ (800ac50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3718      	adds	r7, #24
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	20000090 	.word	0x20000090

0800ac54 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	220a      	movs	r2, #10
 800ac60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ac62:	4b03      	ldr	r3, [pc, #12]	@ (800ac70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	370c      	adds	r7, #12
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr
 800ac70:	2000004c 	.word	0x2000004c

0800ac74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b083      	sub	sp, #12
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d101      	bne.n	800ac88 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ac84:	2303      	movs	r3, #3
 800ac86:	e009      	b.n	800ac9c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac8e:	687a      	ldr	r2, [r7, #4]
 800ac90:	33b0      	adds	r3, #176	@ 0xb0
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	4413      	add	r3, r2
 800ac96:	683a      	ldr	r2, [r7, #0]
 800ac98:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr

0800aca8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b087      	sub	sp, #28
 800acac:	af00      	add	r7, sp, #0
 800acae:	60f8      	str	r0, [r7, #12]
 800acb0:	60b9      	str	r1, [r7, #8]
 800acb2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	32b0      	adds	r2, #176	@ 0xb0
 800acbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d101      	bne.n	800acce <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800acca:	2303      	movs	r3, #3
 800accc:	e008      	b.n	800ace0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	68ba      	ldr	r2, [r7, #8]
 800acd2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800acde:	2300      	movs	r3, #0
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	371c      	adds	r7, #28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800acec:	b480      	push	{r7}
 800acee:	b085      	sub	sp, #20
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	32b0      	adds	r2, #176	@ 0xb0
 800ad00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad04:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d101      	bne.n	800ad10 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ad0c:	2303      	movs	r3, #3
 800ad0e:	e004      	b.n	800ad1a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	683a      	ldr	r2, [r7, #0]
 800ad14:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3714      	adds	r7, #20
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad24:	4770      	bx	lr
	...

0800ad28 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	32b0      	adds	r2, #176	@ 0xb0
 800ad3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad3e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800ad40:	2301      	movs	r3, #1
 800ad42:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d101      	bne.n	800ad4e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ad4a:	2303      	movs	r3, #3
 800ad4c:	e025      	b.n	800ad9a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d11f      	bne.n	800ad98 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800ad60:	4b10      	ldr	r3, [pc, #64]	@ (800ada4 <USBD_CDC_TransmitPacket+0x7c>)
 800ad62:	781b      	ldrb	r3, [r3, #0]
 800ad64:	f003 020f 	and.w	r2, r3, #15
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	4613      	mov	r3, r2
 800ad72:	009b      	lsls	r3, r3, #2
 800ad74:	4413      	add	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4403      	add	r3, r0
 800ad7a:	3318      	adds	r3, #24
 800ad7c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ad7e:	4b09      	ldr	r3, [pc, #36]	@ (800ada4 <USBD_CDC_TransmitPacket+0x7c>)
 800ad80:	7819      	ldrb	r1, [r3, #0]
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f002 f81f 	bl	800cdd2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ad94:	2300      	movs	r3, #0
 800ad96:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ad98:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3710      	adds	r7, #16
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bd80      	pop	{r7, pc}
 800ada2:	bf00      	nop
 800ada4:	200000d3 	.word	0x200000d3

0800ada8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b084      	sub	sp, #16
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	32b0      	adds	r2, #176	@ 0xb0
 800adba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adbe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	32b0      	adds	r2, #176	@ 0xb0
 800adca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d101      	bne.n	800add6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800add2:	2303      	movs	r3, #3
 800add4:	e018      	b.n	800ae08 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	7c1b      	ldrb	r3, [r3, #16]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d10a      	bne.n	800adf4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800adde:	4b0c      	ldr	r3, [pc, #48]	@ (800ae10 <USBD_CDC_ReceivePacket+0x68>)
 800ade0:	7819      	ldrb	r1, [r3, #0]
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ade8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f002 f811 	bl	800ce14 <USBD_LL_PrepareReceive>
 800adf2:	e008      	b.n	800ae06 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800adf4:	4b06      	ldr	r3, [pc, #24]	@ (800ae10 <USBD_CDC_ReceivePacket+0x68>)
 800adf6:	7819      	ldrb	r1, [r3, #0]
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800adfe:	2340      	movs	r3, #64	@ 0x40
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f002 f807 	bl	800ce14 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ae06:	2300      	movs	r3, #0
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3710      	adds	r7, #16
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}
 800ae10:	200000d4 	.word	0x200000d4

0800ae14 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	60f8      	str	r0, [r7, #12]
 800ae1c:	60b9      	str	r1, [r7, #8]
 800ae1e:	4613      	mov	r3, r2
 800ae20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d101      	bne.n	800ae2c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ae28:	2303      	movs	r3, #3
 800ae2a:	e01f      	b.n	800ae6c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2200      	movs	r2, #0
 800ae38:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d003      	beq.n	800ae52 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	68ba      	ldr	r2, [r7, #8]
 800ae4e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2201      	movs	r2, #1
 800ae56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	79fa      	ldrb	r2, [r7, #7]
 800ae5e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	f001 fe81 	bl	800cb68 <USBD_LL_Init>
 800ae66:	4603      	mov	r3, r0
 800ae68:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ae6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3718      	adds	r7, #24
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d101      	bne.n	800ae8c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ae88:	2303      	movs	r3, #3
 800ae8a:	e025      	b.n	800aed8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	683a      	ldr	r2, [r7, #0]
 800ae90:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	32ae      	adds	r2, #174	@ 0xae
 800ae9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d00f      	beq.n	800aec8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	32ae      	adds	r2, #174	@ 0xae
 800aeb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb8:	f107 020e 	add.w	r2, r7, #14
 800aebc:	4610      	mov	r0, r2
 800aebe:	4798      	blx	r3
 800aec0:	4602      	mov	r2, r0
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800aece:	1c5a      	adds	r2, r3, #1
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3710      	adds	r7, #16
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f001 fe89 	bl	800cc00 <USBD_LL_Start>
 800aeee:	4603      	mov	r3, r0
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800af00:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800af02:	4618      	mov	r0, r3
 800af04:	370c      	adds	r7, #12
 800af06:	46bd      	mov	sp, r7
 800af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0c:	4770      	bx	lr

0800af0e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af0e:	b580      	push	{r7, lr}
 800af10:	b084      	sub	sp, #16
 800af12:	af00      	add	r7, sp, #0
 800af14:	6078      	str	r0, [r7, #4]
 800af16:	460b      	mov	r3, r1
 800af18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800af1a:	2300      	movs	r3, #0
 800af1c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af24:	2b00      	cmp	r3, #0
 800af26:	d009      	beq.n	800af3c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	78fa      	ldrb	r2, [r7, #3]
 800af32:	4611      	mov	r1, r2
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	4798      	blx	r3
 800af38:	4603      	mov	r3, r0
 800af3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800af3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3710      	adds	r7, #16
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}

0800af46 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af46:	b580      	push	{r7, lr}
 800af48:	b084      	sub	sp, #16
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]
 800af4e:	460b      	mov	r3, r1
 800af50:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800af52:	2300      	movs	r3, #0
 800af54:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	78fa      	ldrb	r2, [r7, #3]
 800af60:	4611      	mov	r1, r2
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	4798      	blx	r3
 800af66:	4603      	mov	r3, r0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d001      	beq.n	800af70 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800af6c:	2303      	movs	r3, #3
 800af6e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800af70:	7bfb      	ldrb	r3, [r7, #15]
}
 800af72:	4618      	mov	r0, r3
 800af74:	3710      	adds	r7, #16
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}

0800af7a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800af7a:	b580      	push	{r7, lr}
 800af7c:	b084      	sub	sp, #16
 800af7e:	af00      	add	r7, sp, #0
 800af80:	6078      	str	r0, [r7, #4]
 800af82:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800af8a:	6839      	ldr	r1, [r7, #0]
 800af8c:	4618      	mov	r0, r3
 800af8e:	f001 f90c 	bl	800c1aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2201      	movs	r2, #1
 800af96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800afa0:	461a      	mov	r2, r3
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800afae:	f003 031f 	and.w	r3, r3, #31
 800afb2:	2b02      	cmp	r3, #2
 800afb4:	d01a      	beq.n	800afec <USBD_LL_SetupStage+0x72>
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	d822      	bhi.n	800b000 <USBD_LL_SetupStage+0x86>
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d002      	beq.n	800afc4 <USBD_LL_SetupStage+0x4a>
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d00a      	beq.n	800afd8 <USBD_LL_SetupStage+0x5e>
 800afc2:	e01d      	b.n	800b000 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800afca:	4619      	mov	r1, r3
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f000 fb63 	bl	800b698 <USBD_StdDevReq>
 800afd2:	4603      	mov	r3, r0
 800afd4:	73fb      	strb	r3, [r7, #15]
      break;
 800afd6:	e020      	b.n	800b01a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800afde:	4619      	mov	r1, r3
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 fbcb 	bl	800b77c <USBD_StdItfReq>
 800afe6:	4603      	mov	r3, r0
 800afe8:	73fb      	strb	r3, [r7, #15]
      break;
 800afea:	e016      	b.n	800b01a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aff2:	4619      	mov	r1, r3
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 fc2d 	bl	800b854 <USBD_StdEPReq>
 800affa:	4603      	mov	r3, r0
 800affc:	73fb      	strb	r3, [r7, #15]
      break;
 800affe:	e00c      	b.n	800b01a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b006:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b00a:	b2db      	uxtb	r3, r3
 800b00c:	4619      	mov	r1, r3
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f001 fe56 	bl	800ccc0 <USBD_LL_StallEP>
 800b014:	4603      	mov	r3, r0
 800b016:	73fb      	strb	r3, [r7, #15]
      break;
 800b018:	bf00      	nop
  }

  return ret;
 800b01a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3710      	adds	r7, #16
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b086      	sub	sp, #24
 800b028:	af00      	add	r7, sp, #0
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	460b      	mov	r3, r1
 800b02e:	607a      	str	r2, [r7, #4]
 800b030:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b032:	2300      	movs	r3, #0
 800b034:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b036:	7afb      	ldrb	r3, [r7, #11]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d16e      	bne.n	800b11a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b042:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b04a:	2b03      	cmp	r3, #3
 800b04c:	f040 8098 	bne.w	800b180 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	689a      	ldr	r2, [r3, #8]
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	429a      	cmp	r2, r3
 800b05a:	d913      	bls.n	800b084 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	689a      	ldr	r2, [r3, #8]
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	68db      	ldr	r3, [r3, #12]
 800b064:	1ad2      	subs	r2, r2, r3
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	68da      	ldr	r2, [r3, #12]
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	4293      	cmp	r3, r2
 800b074:	bf28      	it	cs
 800b076:	4613      	movcs	r3, r2
 800b078:	461a      	mov	r2, r3
 800b07a:	6879      	ldr	r1, [r7, #4]
 800b07c:	68f8      	ldr	r0, [r7, #12]
 800b07e:	f001 f994 	bl	800c3aa <USBD_CtlContinueRx>
 800b082:	e07d      	b.n	800b180 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b08a:	f003 031f 	and.w	r3, r3, #31
 800b08e:	2b02      	cmp	r3, #2
 800b090:	d014      	beq.n	800b0bc <USBD_LL_DataOutStage+0x98>
 800b092:	2b02      	cmp	r3, #2
 800b094:	d81d      	bhi.n	800b0d2 <USBD_LL_DataOutStage+0xae>
 800b096:	2b00      	cmp	r3, #0
 800b098:	d002      	beq.n	800b0a0 <USBD_LL_DataOutStage+0x7c>
 800b09a:	2b01      	cmp	r3, #1
 800b09c:	d003      	beq.n	800b0a6 <USBD_LL_DataOutStage+0x82>
 800b09e:	e018      	b.n	800b0d2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	75bb      	strb	r3, [r7, #22]
            break;
 800b0a4:	e018      	b.n	800b0d8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f000 fa64 	bl	800b57e <USBD_CoreFindIF>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	75bb      	strb	r3, [r7, #22]
            break;
 800b0ba:	e00d      	b.n	800b0d8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	68f8      	ldr	r0, [r7, #12]
 800b0c8:	f000 fa66 	bl	800b598 <USBD_CoreFindEP>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	75bb      	strb	r3, [r7, #22]
            break;
 800b0d0:	e002      	b.n	800b0d8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	75bb      	strb	r3, [r7, #22]
            break;
 800b0d6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b0d8:	7dbb      	ldrb	r3, [r7, #22]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d119      	bne.n	800b112 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0e4:	b2db      	uxtb	r3, r3
 800b0e6:	2b03      	cmp	r3, #3
 800b0e8:	d113      	bne.n	800b112 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b0ea:	7dba      	ldrb	r2, [r7, #22]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	32ae      	adds	r2, #174	@ 0xae
 800b0f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0f4:	691b      	ldr	r3, [r3, #16]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d00b      	beq.n	800b112 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b0fa:	7dba      	ldrb	r2, [r7, #22]
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b102:	7dba      	ldrb	r2, [r7, #22]
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	32ae      	adds	r2, #174	@ 0xae
 800b108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b10c:	691b      	ldr	r3, [r3, #16]
 800b10e:	68f8      	ldr	r0, [r7, #12]
 800b110:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b112:	68f8      	ldr	r0, [r7, #12]
 800b114:	f001 f95a 	bl	800c3cc <USBD_CtlSendStatus>
 800b118:	e032      	b.n	800b180 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b11a:	7afb      	ldrb	r3, [r7, #11]
 800b11c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b120:	b2db      	uxtb	r3, r3
 800b122:	4619      	mov	r1, r3
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f000 fa37 	bl	800b598 <USBD_CoreFindEP>
 800b12a:	4603      	mov	r3, r0
 800b12c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b12e:	7dbb      	ldrb	r3, [r7, #22]
 800b130:	2bff      	cmp	r3, #255	@ 0xff
 800b132:	d025      	beq.n	800b180 <USBD_LL_DataOutStage+0x15c>
 800b134:	7dbb      	ldrb	r3, [r7, #22]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d122      	bne.n	800b180 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b140:	b2db      	uxtb	r3, r3
 800b142:	2b03      	cmp	r3, #3
 800b144:	d117      	bne.n	800b176 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b146:	7dba      	ldrb	r2, [r7, #22]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	32ae      	adds	r2, #174	@ 0xae
 800b14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b150:	699b      	ldr	r3, [r3, #24]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00f      	beq.n	800b176 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b156:	7dba      	ldrb	r2, [r7, #22]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b15e:	7dba      	ldrb	r2, [r7, #22]
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	32ae      	adds	r2, #174	@ 0xae
 800b164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b168:	699b      	ldr	r3, [r3, #24]
 800b16a:	7afa      	ldrb	r2, [r7, #11]
 800b16c:	4611      	mov	r1, r2
 800b16e:	68f8      	ldr	r0, [r7, #12]
 800b170:	4798      	blx	r3
 800b172:	4603      	mov	r3, r0
 800b174:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b176:	7dfb      	ldrb	r3, [r7, #23]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d001      	beq.n	800b180 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b17c:	7dfb      	ldrb	r3, [r7, #23]
 800b17e:	e000      	b.n	800b182 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b180:	2300      	movs	r3, #0
}
 800b182:	4618      	mov	r0, r3
 800b184:	3718      	adds	r7, #24
 800b186:	46bd      	mov	sp, r7
 800b188:	bd80      	pop	{r7, pc}

0800b18a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b18a:	b580      	push	{r7, lr}
 800b18c:	b086      	sub	sp, #24
 800b18e:	af00      	add	r7, sp, #0
 800b190:	60f8      	str	r0, [r7, #12]
 800b192:	460b      	mov	r3, r1
 800b194:	607a      	str	r2, [r7, #4]
 800b196:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b198:	7afb      	ldrb	r3, [r7, #11]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d16f      	bne.n	800b27e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	3314      	adds	r3, #20
 800b1a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d15a      	bne.n	800b264 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b1ae:	693b      	ldr	r3, [r7, #16]
 800b1b0:	689a      	ldr	r2, [r3, #8]
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	429a      	cmp	r2, r3
 800b1b8:	d914      	bls.n	800b1e4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	689a      	ldr	r2, [r3, #8]
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	68db      	ldr	r3, [r3, #12]
 800b1c2:	1ad2      	subs	r2, r2, r3
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	689b      	ldr	r3, [r3, #8]
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	6879      	ldr	r1, [r7, #4]
 800b1d0:	68f8      	ldr	r0, [r7, #12]
 800b1d2:	f001 f8bc 	bl	800c34e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	2200      	movs	r2, #0
 800b1da:	2100      	movs	r1, #0
 800b1dc:	68f8      	ldr	r0, [r7, #12]
 800b1de:	f001 fe19 	bl	800ce14 <USBD_LL_PrepareReceive>
 800b1e2:	e03f      	b.n	800b264 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	68da      	ldr	r2, [r3, #12]
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d11c      	bne.n	800b22a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	685a      	ldr	r2, [r3, #4]
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d316      	bcc.n	800b22a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	685a      	ldr	r2, [r3, #4]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b206:	429a      	cmp	r2, r3
 800b208:	d20f      	bcs.n	800b22a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b20a:	2200      	movs	r2, #0
 800b20c:	2100      	movs	r1, #0
 800b20e:	68f8      	ldr	r0, [r7, #12]
 800b210:	f001 f89d 	bl	800c34e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2200      	movs	r2, #0
 800b218:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b21c:	2300      	movs	r3, #0
 800b21e:	2200      	movs	r2, #0
 800b220:	2100      	movs	r1, #0
 800b222:	68f8      	ldr	r0, [r7, #12]
 800b224:	f001 fdf6 	bl	800ce14 <USBD_LL_PrepareReceive>
 800b228:	e01c      	b.n	800b264 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b230:	b2db      	uxtb	r3, r3
 800b232:	2b03      	cmp	r3, #3
 800b234:	d10f      	bne.n	800b256 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d009      	beq.n	800b256 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2200      	movs	r2, #0
 800b246:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	68f8      	ldr	r0, [r7, #12]
 800b254:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b256:	2180      	movs	r1, #128	@ 0x80
 800b258:	68f8      	ldr	r0, [r7, #12]
 800b25a:	f001 fd31 	bl	800ccc0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f001 f8c7 	bl	800c3f2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d03a      	beq.n	800b2e4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b26e:	68f8      	ldr	r0, [r7, #12]
 800b270:	f7ff fe42 	bl	800aef8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	2200      	movs	r2, #0
 800b278:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b27c:	e032      	b.n	800b2e4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b27e:	7afb      	ldrb	r3, [r7, #11]
 800b280:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b284:	b2db      	uxtb	r3, r3
 800b286:	4619      	mov	r1, r3
 800b288:	68f8      	ldr	r0, [r7, #12]
 800b28a:	f000 f985 	bl	800b598 <USBD_CoreFindEP>
 800b28e:	4603      	mov	r3, r0
 800b290:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b292:	7dfb      	ldrb	r3, [r7, #23]
 800b294:	2bff      	cmp	r3, #255	@ 0xff
 800b296:	d025      	beq.n	800b2e4 <USBD_LL_DataInStage+0x15a>
 800b298:	7dfb      	ldrb	r3, [r7, #23]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d122      	bne.n	800b2e4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	2b03      	cmp	r3, #3
 800b2a8:	d11c      	bne.n	800b2e4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b2aa:	7dfa      	ldrb	r2, [r7, #23]
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	32ae      	adds	r2, #174	@ 0xae
 800b2b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2b4:	695b      	ldr	r3, [r3, #20]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d014      	beq.n	800b2e4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b2ba:	7dfa      	ldrb	r2, [r7, #23]
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b2c2:	7dfa      	ldrb	r2, [r7, #23]
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	32ae      	adds	r2, #174	@ 0xae
 800b2c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2cc:	695b      	ldr	r3, [r3, #20]
 800b2ce:	7afa      	ldrb	r2, [r7, #11]
 800b2d0:	4611      	mov	r1, r2
 800b2d2:	68f8      	ldr	r0, [r7, #12]
 800b2d4:	4798      	blx	r3
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b2da:	7dbb      	ldrb	r3, [r7, #22]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d001      	beq.n	800b2e4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b2e0:	7dbb      	ldrb	r3, [r7, #22]
 800b2e2:	e000      	b.n	800b2e6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b2e4:	2300      	movs	r3, #0
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3718      	adds	r7, #24
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}

0800b2ee <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b084      	sub	sp, #16
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2200      	movs	r2, #0
 800b306:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2200      	movs	r2, #0
 800b30e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2200      	movs	r2, #0
 800b31c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b326:	2b00      	cmp	r3, #0
 800b328:	d014      	beq.n	800b354 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d00e      	beq.n	800b354 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	6852      	ldr	r2, [r2, #4]
 800b342:	b2d2      	uxtb	r2, r2
 800b344:	4611      	mov	r1, r2
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	4798      	blx	r3
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d001      	beq.n	800b354 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b350:	2303      	movs	r3, #3
 800b352:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b354:	2340      	movs	r3, #64	@ 0x40
 800b356:	2200      	movs	r2, #0
 800b358:	2100      	movs	r1, #0
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f001 fc6b 	bl	800cc36 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2201      	movs	r2, #1
 800b364:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2240      	movs	r2, #64	@ 0x40
 800b36c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b370:	2340      	movs	r3, #64	@ 0x40
 800b372:	2200      	movs	r2, #0
 800b374:	2180      	movs	r1, #128	@ 0x80
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f001 fc5d 	bl	800cc36 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2201      	movs	r2, #1
 800b380:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2240      	movs	r2, #64	@ 0x40
 800b386:	621a      	str	r2, [r3, #32]

  return ret;
 800b388:	7bfb      	ldrb	r3, [r7, #15]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3710      	adds	r7, #16
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b392:	b480      	push	{r7}
 800b394:	b083      	sub	sp, #12
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	460b      	mov	r3, r1
 800b39c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	78fa      	ldrb	r2, [r7, #3]
 800b3a2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b3a4:	2300      	movs	r3, #0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	370c      	adds	r7, #12
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b3b2:	b480      	push	{r7}
 800b3b4:	b083      	sub	sp, #12
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3c0:	b2db      	uxtb	r3, r3
 800b3c2:	2b04      	cmp	r3, #4
 800b3c4:	d006      	beq.n	800b3d4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3cc:	b2da      	uxtb	r2, r3
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2204      	movs	r2, #4
 800b3d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b3dc:	2300      	movs	r3, #0
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	370c      	adds	r7, #12
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr

0800b3ea <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b3ea:	b480      	push	{r7}
 800b3ec:	b083      	sub	sp, #12
 800b3ee:	af00      	add	r7, sp, #0
 800b3f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	2b04      	cmp	r3, #4
 800b3fc:	d106      	bne.n	800b40c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b404:	b2da      	uxtb	r2, r3
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	370c      	adds	r7, #12
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr

0800b41a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b082      	sub	sp, #8
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	2b03      	cmp	r3, #3
 800b42c:	d110      	bne.n	800b450 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b434:	2b00      	cmp	r3, #0
 800b436:	d00b      	beq.n	800b450 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b43e:	69db      	ldr	r3, [r3, #28]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d005      	beq.n	800b450 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b44a:	69db      	ldr	r3, [r3, #28]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b082      	sub	sp, #8
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
 800b462:	460b      	mov	r3, r1
 800b464:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	32ae      	adds	r2, #174	@ 0xae
 800b470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b478:	2303      	movs	r3, #3
 800b47a:	e01c      	b.n	800b4b6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b482:	b2db      	uxtb	r3, r3
 800b484:	2b03      	cmp	r3, #3
 800b486:	d115      	bne.n	800b4b4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	32ae      	adds	r2, #174	@ 0xae
 800b492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b496:	6a1b      	ldr	r3, [r3, #32]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00b      	beq.n	800b4b4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	32ae      	adds	r2, #174	@ 0xae
 800b4a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4aa:	6a1b      	ldr	r3, [r3, #32]
 800b4ac:	78fa      	ldrb	r2, [r7, #3]
 800b4ae:	4611      	mov	r1, r2
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b4b4:	2300      	movs	r3, #0
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}

0800b4be <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b4be:	b580      	push	{r7, lr}
 800b4c0:	b082      	sub	sp, #8
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	32ae      	adds	r2, #174	@ 0xae
 800b4d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d101      	bne.n	800b4e0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b4dc:	2303      	movs	r3, #3
 800b4de:	e01c      	b.n	800b51a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	2b03      	cmp	r3, #3
 800b4ea:	d115      	bne.n	800b518 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	32ae      	adds	r2, #174	@ 0xae
 800b4f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d00b      	beq.n	800b518 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	32ae      	adds	r2, #174	@ 0xae
 800b50a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b50e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b510:	78fa      	ldrb	r2, [r7, #3]
 800b512:	4611      	mov	r1, r2
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b518:	2300      	movs	r3, #0
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3708      	adds	r7, #8
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}

0800b522 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b522:	b480      	push	{r7}
 800b524:	b083      	sub	sp, #12
 800b526:	af00      	add	r7, sp, #0
 800b528:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b52a:	2300      	movs	r3, #0
}
 800b52c:	4618      	mov	r0, r3
 800b52e:	370c      	adds	r7, #12
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr

0800b538 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2201      	movs	r2, #1
 800b548:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b552:	2b00      	cmp	r3, #0
 800b554:	d00e      	beq.n	800b574 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	6852      	ldr	r2, [r2, #4]
 800b562:	b2d2      	uxtb	r2, r2
 800b564:	4611      	mov	r1, r2
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	4798      	blx	r3
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d001      	beq.n	800b574 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b570:	2303      	movs	r3, #3
 800b572:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b574:	7bfb      	ldrb	r3, [r7, #15]
}
 800b576:	4618      	mov	r0, r3
 800b578:	3710      	adds	r7, #16
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}

0800b57e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b57e:	b480      	push	{r7}
 800b580:	b083      	sub	sp, #12
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
 800b586:	460b      	mov	r3, r1
 800b588:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b58a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	370c      	adds	r7, #12
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr

0800b598 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b5a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	370c      	adds	r7, #12
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr

0800b5b2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b086      	sub	sp, #24
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	885b      	ldrh	r3, [r3, #2]
 800b5ce:	b29b      	uxth	r3, r3
 800b5d0:	68fa      	ldr	r2, [r7, #12]
 800b5d2:	7812      	ldrb	r2, [r2, #0]
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d91f      	bls.n	800b618 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b5de:	e013      	b.n	800b608 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b5e0:	f107 030a 	add.w	r3, r7, #10
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	6978      	ldr	r0, [r7, #20]
 800b5e8:	f000 f81b 	bl	800b622 <USBD_GetNextDesc>
 800b5ec:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	785b      	ldrb	r3, [r3, #1]
 800b5f2:	2b05      	cmp	r3, #5
 800b5f4:	d108      	bne.n	800b608 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	789b      	ldrb	r3, [r3, #2]
 800b5fe:	78fa      	ldrb	r2, [r7, #3]
 800b600:	429a      	cmp	r2, r3
 800b602:	d008      	beq.n	800b616 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b604:	2300      	movs	r3, #0
 800b606:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	885b      	ldrh	r3, [r3, #2]
 800b60c:	b29a      	uxth	r2, r3
 800b60e:	897b      	ldrh	r3, [r7, #10]
 800b610:	429a      	cmp	r2, r3
 800b612:	d8e5      	bhi.n	800b5e0 <USBD_GetEpDesc+0x2e>
 800b614:	e000      	b.n	800b618 <USBD_GetEpDesc+0x66>
          break;
 800b616:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b618:	693b      	ldr	r3, [r7, #16]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3718      	adds	r7, #24
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b622:	b480      	push	{r7}
 800b624:	b085      	sub	sp, #20
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
 800b62a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	881b      	ldrh	r3, [r3, #0]
 800b634:	68fa      	ldr	r2, [r7, #12]
 800b636:	7812      	ldrb	r2, [r2, #0]
 800b638:	4413      	add	r3, r2
 800b63a:	b29a      	uxth	r2, r3
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	781b      	ldrb	r3, [r3, #0]
 800b644:	461a      	mov	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	4413      	add	r3, r2
 800b64a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b64c:	68fb      	ldr	r3, [r7, #12]
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3714      	adds	r7, #20
 800b652:	46bd      	mov	sp, r7
 800b654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b658:	4770      	bx	lr

0800b65a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b65a:	b480      	push	{r7}
 800b65c:	b087      	sub	sp, #28
 800b65e:	af00      	add	r7, sp, #0
 800b660:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	3301      	adds	r3, #1
 800b670:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	781b      	ldrb	r3, [r3, #0]
 800b676:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b678:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b67c:	021b      	lsls	r3, r3, #8
 800b67e:	b21a      	sxth	r2, r3
 800b680:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b684:	4313      	orrs	r3, r2
 800b686:	b21b      	sxth	r3, r3
 800b688:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b68a:	89fb      	ldrh	r3, [r7, #14]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	371c      	adds	r7, #28
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b6ae:	2b40      	cmp	r3, #64	@ 0x40
 800b6b0:	d005      	beq.n	800b6be <USBD_StdDevReq+0x26>
 800b6b2:	2b40      	cmp	r3, #64	@ 0x40
 800b6b4:	d857      	bhi.n	800b766 <USBD_StdDevReq+0xce>
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00f      	beq.n	800b6da <USBD_StdDevReq+0x42>
 800b6ba:	2b20      	cmp	r3, #32
 800b6bc:	d153      	bne.n	800b766 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	32ae      	adds	r2, #174	@ 0xae
 800b6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	6839      	ldr	r1, [r7, #0]
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	4798      	blx	r3
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	73fb      	strb	r3, [r7, #15]
      break;
 800b6d8:	e04a      	b.n	800b770 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	785b      	ldrb	r3, [r3, #1]
 800b6de:	2b09      	cmp	r3, #9
 800b6e0:	d83b      	bhi.n	800b75a <USBD_StdDevReq+0xc2>
 800b6e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b6e8 <USBD_StdDevReq+0x50>)
 800b6e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6e8:	0800b73d 	.word	0x0800b73d
 800b6ec:	0800b751 	.word	0x0800b751
 800b6f0:	0800b75b 	.word	0x0800b75b
 800b6f4:	0800b747 	.word	0x0800b747
 800b6f8:	0800b75b 	.word	0x0800b75b
 800b6fc:	0800b71b 	.word	0x0800b71b
 800b700:	0800b711 	.word	0x0800b711
 800b704:	0800b75b 	.word	0x0800b75b
 800b708:	0800b733 	.word	0x0800b733
 800b70c:	0800b725 	.word	0x0800b725
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b710:	6839      	ldr	r1, [r7, #0]
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f000 fa3c 	bl	800bb90 <USBD_GetDescriptor>
          break;
 800b718:	e024      	b.n	800b764 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b71a:	6839      	ldr	r1, [r7, #0]
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f000 fba1 	bl	800be64 <USBD_SetAddress>
          break;
 800b722:	e01f      	b.n	800b764 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b724:	6839      	ldr	r1, [r7, #0]
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f000 fbe0 	bl	800beec <USBD_SetConfig>
 800b72c:	4603      	mov	r3, r0
 800b72e:	73fb      	strb	r3, [r7, #15]
          break;
 800b730:	e018      	b.n	800b764 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b732:	6839      	ldr	r1, [r7, #0]
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f000 fc83 	bl	800c040 <USBD_GetConfig>
          break;
 800b73a:	e013      	b.n	800b764 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b73c:	6839      	ldr	r1, [r7, #0]
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f000 fcb4 	bl	800c0ac <USBD_GetStatus>
          break;
 800b744:	e00e      	b.n	800b764 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b746:	6839      	ldr	r1, [r7, #0]
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 fce3 	bl	800c114 <USBD_SetFeature>
          break;
 800b74e:	e009      	b.n	800b764 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b750:	6839      	ldr	r1, [r7, #0]
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f000 fd07 	bl	800c166 <USBD_ClrFeature>
          break;
 800b758:	e004      	b.n	800b764 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b75a:	6839      	ldr	r1, [r7, #0]
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 fd5e 	bl	800c21e <USBD_CtlError>
          break;
 800b762:	bf00      	nop
      }
      break;
 800b764:	e004      	b.n	800b770 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b766:	6839      	ldr	r1, [r7, #0]
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f000 fd58 	bl	800c21e <USBD_CtlError>
      break;
 800b76e:	bf00      	nop
  }

  return ret;
 800b770:	7bfb      	ldrb	r3, [r7, #15]
}
 800b772:	4618      	mov	r0, r3
 800b774:	3710      	adds	r7, #16
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}
 800b77a:	bf00      	nop

0800b77c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b786:	2300      	movs	r3, #0
 800b788:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b792:	2b40      	cmp	r3, #64	@ 0x40
 800b794:	d005      	beq.n	800b7a2 <USBD_StdItfReq+0x26>
 800b796:	2b40      	cmp	r3, #64	@ 0x40
 800b798:	d852      	bhi.n	800b840 <USBD_StdItfReq+0xc4>
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d001      	beq.n	800b7a2 <USBD_StdItfReq+0x26>
 800b79e:	2b20      	cmp	r3, #32
 800b7a0:	d14e      	bne.n	800b840 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7a8:	b2db      	uxtb	r3, r3
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	2b02      	cmp	r3, #2
 800b7ae:	d840      	bhi.n	800b832 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	889b      	ldrh	r3, [r3, #4]
 800b7b4:	b2db      	uxtb	r3, r3
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d836      	bhi.n	800b828 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	889b      	ldrh	r3, [r3, #4]
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f7ff fedb 	bl	800b57e <USBD_CoreFindIF>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b7cc:	7bbb      	ldrb	r3, [r7, #14]
 800b7ce:	2bff      	cmp	r3, #255	@ 0xff
 800b7d0:	d01d      	beq.n	800b80e <USBD_StdItfReq+0x92>
 800b7d2:	7bbb      	ldrb	r3, [r7, #14]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d11a      	bne.n	800b80e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b7d8:	7bba      	ldrb	r2, [r7, #14]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	32ae      	adds	r2, #174	@ 0xae
 800b7de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d00f      	beq.n	800b808 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b7e8:	7bba      	ldrb	r2, [r7, #14]
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b7f0:	7bba      	ldrb	r2, [r7, #14]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	32ae      	adds	r2, #174	@ 0xae
 800b7f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7fa:	689b      	ldr	r3, [r3, #8]
 800b7fc:	6839      	ldr	r1, [r7, #0]
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	4798      	blx	r3
 800b802:	4603      	mov	r3, r0
 800b804:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b806:	e004      	b.n	800b812 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b808:	2303      	movs	r3, #3
 800b80a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b80c:	e001      	b.n	800b812 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b80e:	2303      	movs	r3, #3
 800b810:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	88db      	ldrh	r3, [r3, #6]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d110      	bne.n	800b83c <USBD_StdItfReq+0xc0>
 800b81a:	7bfb      	ldrb	r3, [r7, #15]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d10d      	bne.n	800b83c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f000 fdd3 	bl	800c3cc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b826:	e009      	b.n	800b83c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b828:	6839      	ldr	r1, [r7, #0]
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f000 fcf7 	bl	800c21e <USBD_CtlError>
          break;
 800b830:	e004      	b.n	800b83c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b832:	6839      	ldr	r1, [r7, #0]
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f000 fcf2 	bl	800c21e <USBD_CtlError>
          break;
 800b83a:	e000      	b.n	800b83e <USBD_StdItfReq+0xc2>
          break;
 800b83c:	bf00      	nop
      }
      break;
 800b83e:	e004      	b.n	800b84a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b840:	6839      	ldr	r1, [r7, #0]
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f000 fceb 	bl	800c21e <USBD_CtlError>
      break;
 800b848:	bf00      	nop
  }

  return ret;
 800b84a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3710      	adds	r7, #16
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b084      	sub	sp, #16
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
 800b85c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b85e:	2300      	movs	r3, #0
 800b860:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	889b      	ldrh	r3, [r3, #4]
 800b866:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b870:	2b40      	cmp	r3, #64	@ 0x40
 800b872:	d007      	beq.n	800b884 <USBD_StdEPReq+0x30>
 800b874:	2b40      	cmp	r3, #64	@ 0x40
 800b876:	f200 817f 	bhi.w	800bb78 <USBD_StdEPReq+0x324>
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d02a      	beq.n	800b8d4 <USBD_StdEPReq+0x80>
 800b87e:	2b20      	cmp	r3, #32
 800b880:	f040 817a 	bne.w	800bb78 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b884:	7bbb      	ldrb	r3, [r7, #14]
 800b886:	4619      	mov	r1, r3
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f7ff fe85 	bl	800b598 <USBD_CoreFindEP>
 800b88e:	4603      	mov	r3, r0
 800b890:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b892:	7b7b      	ldrb	r3, [r7, #13]
 800b894:	2bff      	cmp	r3, #255	@ 0xff
 800b896:	f000 8174 	beq.w	800bb82 <USBD_StdEPReq+0x32e>
 800b89a:	7b7b      	ldrb	r3, [r7, #13]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	f040 8170 	bne.w	800bb82 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b8a2:	7b7a      	ldrb	r2, [r7, #13]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b8aa:	7b7a      	ldrb	r2, [r7, #13]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	32ae      	adds	r2, #174	@ 0xae
 800b8b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8b4:	689b      	ldr	r3, [r3, #8]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	f000 8163 	beq.w	800bb82 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b8bc:	7b7a      	ldrb	r2, [r7, #13]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	32ae      	adds	r2, #174	@ 0xae
 800b8c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8c6:	689b      	ldr	r3, [r3, #8]
 800b8c8:	6839      	ldr	r1, [r7, #0]
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	4798      	blx	r3
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b8d2:	e156      	b.n	800bb82 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	785b      	ldrb	r3, [r3, #1]
 800b8d8:	2b03      	cmp	r3, #3
 800b8da:	d008      	beq.n	800b8ee <USBD_StdEPReq+0x9a>
 800b8dc:	2b03      	cmp	r3, #3
 800b8de:	f300 8145 	bgt.w	800bb6c <USBD_StdEPReq+0x318>
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f000 809b 	beq.w	800ba1e <USBD_StdEPReq+0x1ca>
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	d03c      	beq.n	800b966 <USBD_StdEPReq+0x112>
 800b8ec:	e13e      	b.n	800bb6c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8f4:	b2db      	uxtb	r3, r3
 800b8f6:	2b02      	cmp	r3, #2
 800b8f8:	d002      	beq.n	800b900 <USBD_StdEPReq+0xac>
 800b8fa:	2b03      	cmp	r3, #3
 800b8fc:	d016      	beq.n	800b92c <USBD_StdEPReq+0xd8>
 800b8fe:	e02c      	b.n	800b95a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b900:	7bbb      	ldrb	r3, [r7, #14]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d00d      	beq.n	800b922 <USBD_StdEPReq+0xce>
 800b906:	7bbb      	ldrb	r3, [r7, #14]
 800b908:	2b80      	cmp	r3, #128	@ 0x80
 800b90a:	d00a      	beq.n	800b922 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b90c:	7bbb      	ldrb	r3, [r7, #14]
 800b90e:	4619      	mov	r1, r3
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f001 f9d5 	bl	800ccc0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b916:	2180      	movs	r1, #128	@ 0x80
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f001 f9d1 	bl	800ccc0 <USBD_LL_StallEP>
 800b91e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b920:	e020      	b.n	800b964 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b922:	6839      	ldr	r1, [r7, #0]
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f000 fc7a 	bl	800c21e <USBD_CtlError>
              break;
 800b92a:	e01b      	b.n	800b964 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	885b      	ldrh	r3, [r3, #2]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d10e      	bne.n	800b952 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b934:	7bbb      	ldrb	r3, [r7, #14]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d00b      	beq.n	800b952 <USBD_StdEPReq+0xfe>
 800b93a:	7bbb      	ldrb	r3, [r7, #14]
 800b93c:	2b80      	cmp	r3, #128	@ 0x80
 800b93e:	d008      	beq.n	800b952 <USBD_StdEPReq+0xfe>
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	88db      	ldrh	r3, [r3, #6]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d104      	bne.n	800b952 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b948:	7bbb      	ldrb	r3, [r7, #14]
 800b94a:	4619      	mov	r1, r3
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f001 f9b7 	bl	800ccc0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 fd3a 	bl	800c3cc <USBD_CtlSendStatus>

              break;
 800b958:	e004      	b.n	800b964 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b95a:	6839      	ldr	r1, [r7, #0]
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f000 fc5e 	bl	800c21e <USBD_CtlError>
              break;
 800b962:	bf00      	nop
          }
          break;
 800b964:	e107      	b.n	800bb76 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b96c:	b2db      	uxtb	r3, r3
 800b96e:	2b02      	cmp	r3, #2
 800b970:	d002      	beq.n	800b978 <USBD_StdEPReq+0x124>
 800b972:	2b03      	cmp	r3, #3
 800b974:	d016      	beq.n	800b9a4 <USBD_StdEPReq+0x150>
 800b976:	e04b      	b.n	800ba10 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b978:	7bbb      	ldrb	r3, [r7, #14]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d00d      	beq.n	800b99a <USBD_StdEPReq+0x146>
 800b97e:	7bbb      	ldrb	r3, [r7, #14]
 800b980:	2b80      	cmp	r3, #128	@ 0x80
 800b982:	d00a      	beq.n	800b99a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b984:	7bbb      	ldrb	r3, [r7, #14]
 800b986:	4619      	mov	r1, r3
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f001 f999 	bl	800ccc0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b98e:	2180      	movs	r1, #128	@ 0x80
 800b990:	6878      	ldr	r0, [r7, #4]
 800b992:	f001 f995 	bl	800ccc0 <USBD_LL_StallEP>
 800b996:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b998:	e040      	b.n	800ba1c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b99a:	6839      	ldr	r1, [r7, #0]
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 fc3e 	bl	800c21e <USBD_CtlError>
              break;
 800b9a2:	e03b      	b.n	800ba1c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	885b      	ldrh	r3, [r3, #2]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d136      	bne.n	800ba1a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b9ac:	7bbb      	ldrb	r3, [r7, #14]
 800b9ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d004      	beq.n	800b9c0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b9b6:	7bbb      	ldrb	r3, [r7, #14]
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f001 f99f 	bl	800ccfe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 fd03 	bl	800c3cc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b9c6:	7bbb      	ldrb	r3, [r7, #14]
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f7ff fde4 	bl	800b598 <USBD_CoreFindEP>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b9d4:	7b7b      	ldrb	r3, [r7, #13]
 800b9d6:	2bff      	cmp	r3, #255	@ 0xff
 800b9d8:	d01f      	beq.n	800ba1a <USBD_StdEPReq+0x1c6>
 800b9da:	7b7b      	ldrb	r3, [r7, #13]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d11c      	bne.n	800ba1a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b9e0:	7b7a      	ldrb	r2, [r7, #13]
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b9e8:	7b7a      	ldrb	r2, [r7, #13]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	32ae      	adds	r2, #174	@ 0xae
 800b9ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9f2:	689b      	ldr	r3, [r3, #8]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d010      	beq.n	800ba1a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b9f8:	7b7a      	ldrb	r2, [r7, #13]
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	32ae      	adds	r2, #174	@ 0xae
 800b9fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba02:	689b      	ldr	r3, [r3, #8]
 800ba04:	6839      	ldr	r1, [r7, #0]
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	4798      	blx	r3
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ba0e:	e004      	b.n	800ba1a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ba10:	6839      	ldr	r1, [r7, #0]
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f000 fc03 	bl	800c21e <USBD_CtlError>
              break;
 800ba18:	e000      	b.n	800ba1c <USBD_StdEPReq+0x1c8>
              break;
 800ba1a:	bf00      	nop
          }
          break;
 800ba1c:	e0ab      	b.n	800bb76 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d002      	beq.n	800ba30 <USBD_StdEPReq+0x1dc>
 800ba2a:	2b03      	cmp	r3, #3
 800ba2c:	d032      	beq.n	800ba94 <USBD_StdEPReq+0x240>
 800ba2e:	e097      	b.n	800bb60 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ba30:	7bbb      	ldrb	r3, [r7, #14]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d007      	beq.n	800ba46 <USBD_StdEPReq+0x1f2>
 800ba36:	7bbb      	ldrb	r3, [r7, #14]
 800ba38:	2b80      	cmp	r3, #128	@ 0x80
 800ba3a:	d004      	beq.n	800ba46 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ba3c:	6839      	ldr	r1, [r7, #0]
 800ba3e:	6878      	ldr	r0, [r7, #4]
 800ba40:	f000 fbed 	bl	800c21e <USBD_CtlError>
                break;
 800ba44:	e091      	b.n	800bb6a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	da0b      	bge.n	800ba66 <USBD_StdEPReq+0x212>
 800ba4e:	7bbb      	ldrb	r3, [r7, #14]
 800ba50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba54:	4613      	mov	r3, r2
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	4413      	add	r3, r2
 800ba5a:	009b      	lsls	r3, r3, #2
 800ba5c:	3310      	adds	r3, #16
 800ba5e:	687a      	ldr	r2, [r7, #4]
 800ba60:	4413      	add	r3, r2
 800ba62:	3304      	adds	r3, #4
 800ba64:	e00b      	b.n	800ba7e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ba66:	7bbb      	ldrb	r3, [r7, #14]
 800ba68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	4413      	add	r3, r2
 800ba72:	009b      	lsls	r3, r3, #2
 800ba74:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	4413      	add	r3, r2
 800ba7c:	3304      	adds	r3, #4
 800ba7e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	2200      	movs	r2, #0
 800ba84:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	2202      	movs	r2, #2
 800ba8a:	4619      	mov	r1, r3
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f000 fc43 	bl	800c318 <USBD_CtlSendData>
              break;
 800ba92:	e06a      	b.n	800bb6a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ba94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	da11      	bge.n	800bac0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ba9c:	7bbb      	ldrb	r3, [r7, #14]
 800ba9e:	f003 020f 	and.w	r2, r3, #15
 800baa2:	6879      	ldr	r1, [r7, #4]
 800baa4:	4613      	mov	r3, r2
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	4413      	add	r3, r2
 800baaa:	009b      	lsls	r3, r3, #2
 800baac:	440b      	add	r3, r1
 800baae:	3324      	adds	r3, #36	@ 0x24
 800bab0:	881b      	ldrh	r3, [r3, #0]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d117      	bne.n	800bae6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bab6:	6839      	ldr	r1, [r7, #0]
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	f000 fbb0 	bl	800c21e <USBD_CtlError>
                  break;
 800babe:	e054      	b.n	800bb6a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bac0:	7bbb      	ldrb	r3, [r7, #14]
 800bac2:	f003 020f 	and.w	r2, r3, #15
 800bac6:	6879      	ldr	r1, [r7, #4]
 800bac8:	4613      	mov	r3, r2
 800baca:	009b      	lsls	r3, r3, #2
 800bacc:	4413      	add	r3, r2
 800bace:	009b      	lsls	r3, r3, #2
 800bad0:	440b      	add	r3, r1
 800bad2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bad6:	881b      	ldrh	r3, [r3, #0]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d104      	bne.n	800bae6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800badc:	6839      	ldr	r1, [r7, #0]
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 fb9d 	bl	800c21e <USBD_CtlError>
                  break;
 800bae4:	e041      	b.n	800bb6a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bae6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800baea:	2b00      	cmp	r3, #0
 800baec:	da0b      	bge.n	800bb06 <USBD_StdEPReq+0x2b2>
 800baee:	7bbb      	ldrb	r3, [r7, #14]
 800baf0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800baf4:	4613      	mov	r3, r2
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	4413      	add	r3, r2
 800bafa:	009b      	lsls	r3, r3, #2
 800bafc:	3310      	adds	r3, #16
 800bafe:	687a      	ldr	r2, [r7, #4]
 800bb00:	4413      	add	r3, r2
 800bb02:	3304      	adds	r3, #4
 800bb04:	e00b      	b.n	800bb1e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bb06:	7bbb      	ldrb	r3, [r7, #14]
 800bb08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bb0c:	4613      	mov	r3, r2
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	4413      	add	r3, r2
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bb18:	687a      	ldr	r2, [r7, #4]
 800bb1a:	4413      	add	r3, r2
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bb20:	7bbb      	ldrb	r3, [r7, #14]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d002      	beq.n	800bb2c <USBD_StdEPReq+0x2d8>
 800bb26:	7bbb      	ldrb	r3, [r7, #14]
 800bb28:	2b80      	cmp	r3, #128	@ 0x80
 800bb2a:	d103      	bne.n	800bb34 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800bb2c:	68bb      	ldr	r3, [r7, #8]
 800bb2e:	2200      	movs	r2, #0
 800bb30:	601a      	str	r2, [r3, #0]
 800bb32:	e00e      	b.n	800bb52 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bb34:	7bbb      	ldrb	r3, [r7, #14]
 800bb36:	4619      	mov	r1, r3
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f001 f8ff 	bl	800cd3c <USBD_LL_IsStallEP>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d003      	beq.n	800bb4c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	2201      	movs	r2, #1
 800bb48:	601a      	str	r2, [r3, #0]
 800bb4a:	e002      	b.n	800bb52 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	2202      	movs	r2, #2
 800bb56:	4619      	mov	r1, r3
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	f000 fbdd 	bl	800c318 <USBD_CtlSendData>
              break;
 800bb5e:	e004      	b.n	800bb6a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800bb60:	6839      	ldr	r1, [r7, #0]
 800bb62:	6878      	ldr	r0, [r7, #4]
 800bb64:	f000 fb5b 	bl	800c21e <USBD_CtlError>
              break;
 800bb68:	bf00      	nop
          }
          break;
 800bb6a:	e004      	b.n	800bb76 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800bb6c:	6839      	ldr	r1, [r7, #0]
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 fb55 	bl	800c21e <USBD_CtlError>
          break;
 800bb74:	bf00      	nop
      }
      break;
 800bb76:	e005      	b.n	800bb84 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800bb78:	6839      	ldr	r1, [r7, #0]
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 fb4f 	bl	800c21e <USBD_CtlError>
      break;
 800bb80:	e000      	b.n	800bb84 <USBD_StdEPReq+0x330>
      break;
 800bb82:	bf00      	nop
  }

  return ret;
 800bb84:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3710      	adds	r7, #16
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
	...

0800bb90 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bba2:	2300      	movs	r3, #0
 800bba4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	885b      	ldrh	r3, [r3, #2]
 800bbaa:	0a1b      	lsrs	r3, r3, #8
 800bbac:	b29b      	uxth	r3, r3
 800bbae:	3b01      	subs	r3, #1
 800bbb0:	2b06      	cmp	r3, #6
 800bbb2:	f200 8128 	bhi.w	800be06 <USBD_GetDescriptor+0x276>
 800bbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbbc <USBD_GetDescriptor+0x2c>)
 800bbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbbc:	0800bbd9 	.word	0x0800bbd9
 800bbc0:	0800bbf1 	.word	0x0800bbf1
 800bbc4:	0800bc31 	.word	0x0800bc31
 800bbc8:	0800be07 	.word	0x0800be07
 800bbcc:	0800be07 	.word	0x0800be07
 800bbd0:	0800bda7 	.word	0x0800bda7
 800bbd4:	0800bdd3 	.word	0x0800bdd3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	687a      	ldr	r2, [r7, #4]
 800bbe2:	7c12      	ldrb	r2, [r2, #16]
 800bbe4:	f107 0108 	add.w	r1, r7, #8
 800bbe8:	4610      	mov	r0, r2
 800bbea:	4798      	blx	r3
 800bbec:	60f8      	str	r0, [r7, #12]
      break;
 800bbee:	e112      	b.n	800be16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	7c1b      	ldrb	r3, [r3, #16]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d10d      	bne.n	800bc14 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bbfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc00:	f107 0208 	add.w	r2, r7, #8
 800bc04:	4610      	mov	r0, r2
 800bc06:	4798      	blx	r3
 800bc08:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	3301      	adds	r3, #1
 800bc0e:	2202      	movs	r2, #2
 800bc10:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bc12:	e100      	b.n	800be16 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc1c:	f107 0208 	add.w	r2, r7, #8
 800bc20:	4610      	mov	r0, r2
 800bc22:	4798      	blx	r3
 800bc24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	3301      	adds	r3, #1
 800bc2a:	2202      	movs	r2, #2
 800bc2c:	701a      	strb	r2, [r3, #0]
      break;
 800bc2e:	e0f2      	b.n	800be16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	885b      	ldrh	r3, [r3, #2]
 800bc34:	b2db      	uxtb	r3, r3
 800bc36:	2b05      	cmp	r3, #5
 800bc38:	f200 80ac 	bhi.w	800bd94 <USBD_GetDescriptor+0x204>
 800bc3c:	a201      	add	r2, pc, #4	@ (adr r2, 800bc44 <USBD_GetDescriptor+0xb4>)
 800bc3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc42:	bf00      	nop
 800bc44:	0800bc5d 	.word	0x0800bc5d
 800bc48:	0800bc91 	.word	0x0800bc91
 800bc4c:	0800bcc5 	.word	0x0800bcc5
 800bc50:	0800bcf9 	.word	0x0800bcf9
 800bc54:	0800bd2d 	.word	0x0800bd2d
 800bc58:	0800bd61 	.word	0x0800bd61
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d00b      	beq.n	800bc80 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bc6e:	685b      	ldr	r3, [r3, #4]
 800bc70:	687a      	ldr	r2, [r7, #4]
 800bc72:	7c12      	ldrb	r2, [r2, #16]
 800bc74:	f107 0108 	add.w	r1, r7, #8
 800bc78:	4610      	mov	r0, r2
 800bc7a:	4798      	blx	r3
 800bc7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc7e:	e091      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc80:	6839      	ldr	r1, [r7, #0]
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f000 facb 	bl	800c21e <USBD_CtlError>
            err++;
 800bc88:	7afb      	ldrb	r3, [r7, #11]
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	72fb      	strb	r3, [r7, #11]
          break;
 800bc8e:	e089      	b.n	800bda4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bc96:	689b      	ldr	r3, [r3, #8]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d00b      	beq.n	800bcb4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bca2:	689b      	ldr	r3, [r3, #8]
 800bca4:	687a      	ldr	r2, [r7, #4]
 800bca6:	7c12      	ldrb	r2, [r2, #16]
 800bca8:	f107 0108 	add.w	r1, r7, #8
 800bcac:	4610      	mov	r0, r2
 800bcae:	4798      	blx	r3
 800bcb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bcb2:	e077      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bcb4:	6839      	ldr	r1, [r7, #0]
 800bcb6:	6878      	ldr	r0, [r7, #4]
 800bcb8:	f000 fab1 	bl	800c21e <USBD_CtlError>
            err++;
 800bcbc:	7afb      	ldrb	r3, [r7, #11]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	72fb      	strb	r3, [r7, #11]
          break;
 800bcc2:	e06f      	b.n	800bda4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d00b      	beq.n	800bce8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bcd6:	68db      	ldr	r3, [r3, #12]
 800bcd8:	687a      	ldr	r2, [r7, #4]
 800bcda:	7c12      	ldrb	r2, [r2, #16]
 800bcdc:	f107 0108 	add.w	r1, r7, #8
 800bce0:	4610      	mov	r0, r2
 800bce2:	4798      	blx	r3
 800bce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bce6:	e05d      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bce8:	6839      	ldr	r1, [r7, #0]
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 fa97 	bl	800c21e <USBD_CtlError>
            err++;
 800bcf0:	7afb      	ldrb	r3, [r7, #11]
 800bcf2:	3301      	adds	r3, #1
 800bcf4:	72fb      	strb	r3, [r7, #11]
          break;
 800bcf6:	e055      	b.n	800bda4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bcfe:	691b      	ldr	r3, [r3, #16]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d00b      	beq.n	800bd1c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bd0a:	691b      	ldr	r3, [r3, #16]
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	7c12      	ldrb	r2, [r2, #16]
 800bd10:	f107 0108 	add.w	r1, r7, #8
 800bd14:	4610      	mov	r0, r2
 800bd16:	4798      	blx	r3
 800bd18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd1a:	e043      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd1c:	6839      	ldr	r1, [r7, #0]
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 fa7d 	bl	800c21e <USBD_CtlError>
            err++;
 800bd24:	7afb      	ldrb	r3, [r7, #11]
 800bd26:	3301      	adds	r3, #1
 800bd28:	72fb      	strb	r3, [r7, #11]
          break;
 800bd2a:	e03b      	b.n	800bda4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bd32:	695b      	ldr	r3, [r3, #20]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d00b      	beq.n	800bd50 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bd3e:	695b      	ldr	r3, [r3, #20]
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	7c12      	ldrb	r2, [r2, #16]
 800bd44:	f107 0108 	add.w	r1, r7, #8
 800bd48:	4610      	mov	r0, r2
 800bd4a:	4798      	blx	r3
 800bd4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd4e:	e029      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd50:	6839      	ldr	r1, [r7, #0]
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f000 fa63 	bl	800c21e <USBD_CtlError>
            err++;
 800bd58:	7afb      	ldrb	r3, [r7, #11]
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	72fb      	strb	r3, [r7, #11]
          break;
 800bd5e:	e021      	b.n	800bda4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bd66:	699b      	ldr	r3, [r3, #24]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d00b      	beq.n	800bd84 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bd72:	699b      	ldr	r3, [r3, #24]
 800bd74:	687a      	ldr	r2, [r7, #4]
 800bd76:	7c12      	ldrb	r2, [r2, #16]
 800bd78:	f107 0108 	add.w	r1, r7, #8
 800bd7c:	4610      	mov	r0, r2
 800bd7e:	4798      	blx	r3
 800bd80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd82:	e00f      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd84:	6839      	ldr	r1, [r7, #0]
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f000 fa49 	bl	800c21e <USBD_CtlError>
            err++;
 800bd8c:	7afb      	ldrb	r3, [r7, #11]
 800bd8e:	3301      	adds	r3, #1
 800bd90:	72fb      	strb	r3, [r7, #11]
          break;
 800bd92:	e007      	b.n	800bda4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bd94:	6839      	ldr	r1, [r7, #0]
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 fa41 	bl	800c21e <USBD_CtlError>
          err++;
 800bd9c:	7afb      	ldrb	r3, [r7, #11]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bda2:	bf00      	nop
      }
      break;
 800bda4:	e037      	b.n	800be16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	7c1b      	ldrb	r3, [r3, #16]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d109      	bne.n	800bdc2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdb6:	f107 0208 	add.w	r2, r7, #8
 800bdba:	4610      	mov	r0, r2
 800bdbc:	4798      	blx	r3
 800bdbe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bdc0:	e029      	b.n	800be16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bdc2:	6839      	ldr	r1, [r7, #0]
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f000 fa2a 	bl	800c21e <USBD_CtlError>
        err++;
 800bdca:	7afb      	ldrb	r3, [r7, #11]
 800bdcc:	3301      	adds	r3, #1
 800bdce:	72fb      	strb	r3, [r7, #11]
      break;
 800bdd0:	e021      	b.n	800be16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	7c1b      	ldrb	r3, [r3, #16]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d10d      	bne.n	800bdf6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bde0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bde2:	f107 0208 	add.w	r2, r7, #8
 800bde6:	4610      	mov	r0, r2
 800bde8:	4798      	blx	r3
 800bdea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	3301      	adds	r3, #1
 800bdf0:	2207      	movs	r2, #7
 800bdf2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bdf4:	e00f      	b.n	800be16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bdf6:	6839      	ldr	r1, [r7, #0]
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	f000 fa10 	bl	800c21e <USBD_CtlError>
        err++;
 800bdfe:	7afb      	ldrb	r3, [r7, #11]
 800be00:	3301      	adds	r3, #1
 800be02:	72fb      	strb	r3, [r7, #11]
      break;
 800be04:	e007      	b.n	800be16 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800be06:	6839      	ldr	r1, [r7, #0]
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f000 fa08 	bl	800c21e <USBD_CtlError>
      err++;
 800be0e:	7afb      	ldrb	r3, [r7, #11]
 800be10:	3301      	adds	r3, #1
 800be12:	72fb      	strb	r3, [r7, #11]
      break;
 800be14:	bf00      	nop
  }

  if (err != 0U)
 800be16:	7afb      	ldrb	r3, [r7, #11]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d11e      	bne.n	800be5a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	88db      	ldrh	r3, [r3, #6]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d016      	beq.n	800be52 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800be24:	893b      	ldrh	r3, [r7, #8]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d00e      	beq.n	800be48 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	88da      	ldrh	r2, [r3, #6]
 800be2e:	893b      	ldrh	r3, [r7, #8]
 800be30:	4293      	cmp	r3, r2
 800be32:	bf28      	it	cs
 800be34:	4613      	movcs	r3, r2
 800be36:	b29b      	uxth	r3, r3
 800be38:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800be3a:	893b      	ldrh	r3, [r7, #8]
 800be3c:	461a      	mov	r2, r3
 800be3e:	68f9      	ldr	r1, [r7, #12]
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 fa69 	bl	800c318 <USBD_CtlSendData>
 800be46:	e009      	b.n	800be5c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800be48:	6839      	ldr	r1, [r7, #0]
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f000 f9e7 	bl	800c21e <USBD_CtlError>
 800be50:	e004      	b.n	800be5c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f000 faba 	bl	800c3cc <USBD_CtlSendStatus>
 800be58:	e000      	b.n	800be5c <USBD_GetDescriptor+0x2cc>
    return;
 800be5a:	bf00      	nop
  }
}
 800be5c:	3710      	adds	r7, #16
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
 800be62:	bf00      	nop

0800be64 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	889b      	ldrh	r3, [r3, #4]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d131      	bne.n	800beda <USBD_SetAddress+0x76>
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	88db      	ldrh	r3, [r3, #6]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d12d      	bne.n	800beda <USBD_SetAddress+0x76>
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	885b      	ldrh	r3, [r3, #2]
 800be82:	2b7f      	cmp	r3, #127	@ 0x7f
 800be84:	d829      	bhi.n	800beda <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	885b      	ldrh	r3, [r3, #2]
 800be8a:	b2db      	uxtb	r3, r3
 800be8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be98:	b2db      	uxtb	r3, r3
 800be9a:	2b03      	cmp	r3, #3
 800be9c:	d104      	bne.n	800bea8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800be9e:	6839      	ldr	r1, [r7, #0]
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f000 f9bc 	bl	800c21e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bea6:	e01d      	b.n	800bee4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	7bfa      	ldrb	r2, [r7, #15]
 800beac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800beb0:	7bfb      	ldrb	r3, [r7, #15]
 800beb2:	4619      	mov	r1, r3
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f000 ff6d 	bl	800cd94 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 fa86 	bl	800c3cc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bec0:	7bfb      	ldrb	r3, [r7, #15]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d004      	beq.n	800bed0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2202      	movs	r2, #2
 800beca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bece:	e009      	b.n	800bee4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2201      	movs	r2, #1
 800bed4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bed8:	e004      	b.n	800bee4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800beda:	6839      	ldr	r1, [r7, #0]
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 f99e 	bl	800c21e <USBD_CtlError>
  }
}
 800bee2:	bf00      	nop
 800bee4:	bf00      	nop
 800bee6:	3710      	adds	r7, #16
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}

0800beec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b084      	sub	sp, #16
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bef6:	2300      	movs	r3, #0
 800bef8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	885b      	ldrh	r3, [r3, #2]
 800befe:	b2da      	uxtb	r2, r3
 800bf00:	4b4e      	ldr	r3, [pc, #312]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bf04:	4b4d      	ldr	r3, [pc, #308]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d905      	bls.n	800bf18 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bf0c:	6839      	ldr	r1, [r7, #0]
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f000 f985 	bl	800c21e <USBD_CtlError>
    return USBD_FAIL;
 800bf14:	2303      	movs	r3, #3
 800bf16:	e08c      	b.n	800c032 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf1e:	b2db      	uxtb	r3, r3
 800bf20:	2b02      	cmp	r3, #2
 800bf22:	d002      	beq.n	800bf2a <USBD_SetConfig+0x3e>
 800bf24:	2b03      	cmp	r3, #3
 800bf26:	d029      	beq.n	800bf7c <USBD_SetConfig+0x90>
 800bf28:	e075      	b.n	800c016 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bf2a:	4b44      	ldr	r3, [pc, #272]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf2c:	781b      	ldrb	r3, [r3, #0]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d020      	beq.n	800bf74 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bf32:	4b42      	ldr	r3, [pc, #264]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf34:	781b      	ldrb	r3, [r3, #0]
 800bf36:	461a      	mov	r2, r3
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf3c:	4b3f      	ldr	r3, [pc, #252]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	4619      	mov	r1, r3
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f7fe ffe3 	bl	800af0e <USBD_SetClassConfig>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bf4c:	7bfb      	ldrb	r3, [r7, #15]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d008      	beq.n	800bf64 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bf52:	6839      	ldr	r1, [r7, #0]
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f000 f962 	bl	800c21e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2202      	movs	r2, #2
 800bf5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bf62:	e065      	b.n	800c030 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f000 fa31 	bl	800c3cc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2203      	movs	r2, #3
 800bf6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bf72:	e05d      	b.n	800c030 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f000 fa29 	bl	800c3cc <USBD_CtlSendStatus>
      break;
 800bf7a:	e059      	b.n	800c030 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bf7c:	4b2f      	ldr	r3, [pc, #188]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf7e:	781b      	ldrb	r3, [r3, #0]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d112      	bne.n	800bfaa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2202      	movs	r2, #2
 800bf88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bf8c:	4b2b      	ldr	r3, [pc, #172]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf8e:	781b      	ldrb	r3, [r3, #0]
 800bf90:	461a      	mov	r2, r3
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bf96:	4b29      	ldr	r3, [pc, #164]	@ (800c03c <USBD_SetConfig+0x150>)
 800bf98:	781b      	ldrb	r3, [r3, #0]
 800bf9a:	4619      	mov	r1, r3
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f7fe ffd2 	bl	800af46 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f000 fa12 	bl	800c3cc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bfa8:	e042      	b.n	800c030 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bfaa:	4b24      	ldr	r3, [pc, #144]	@ (800c03c <USBD_SetConfig+0x150>)
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	461a      	mov	r2, r3
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	685b      	ldr	r3, [r3, #4]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d02a      	beq.n	800c00e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	4619      	mov	r1, r3
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	f7fe ffc0 	bl	800af46 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bfc6:	4b1d      	ldr	r3, [pc, #116]	@ (800c03c <USBD_SetConfig+0x150>)
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bfd0:	4b1a      	ldr	r3, [pc, #104]	@ (800c03c <USBD_SetConfig+0x150>)
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	4619      	mov	r1, r3
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f7fe ff99 	bl	800af0e <USBD_SetClassConfig>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bfe0:	7bfb      	ldrb	r3, [r7, #15]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d00f      	beq.n	800c006 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bfe6:	6839      	ldr	r1, [r7, #0]
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f000 f918 	bl	800c21e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	b2db      	uxtb	r3, r3
 800bff4:	4619      	mov	r1, r3
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f7fe ffa5 	bl	800af46 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2202      	movs	r2, #2
 800c000:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c004:	e014      	b.n	800c030 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 f9e0 	bl	800c3cc <USBD_CtlSendStatus>
      break;
 800c00c:	e010      	b.n	800c030 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 f9dc 	bl	800c3cc <USBD_CtlSendStatus>
      break;
 800c014:	e00c      	b.n	800c030 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c016:	6839      	ldr	r1, [r7, #0]
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f000 f900 	bl	800c21e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c01e:	4b07      	ldr	r3, [pc, #28]	@ (800c03c <USBD_SetConfig+0x150>)
 800c020:	781b      	ldrb	r3, [r3, #0]
 800c022:	4619      	mov	r1, r3
 800c024:	6878      	ldr	r0, [r7, #4]
 800c026:	f7fe ff8e 	bl	800af46 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c02a:	2303      	movs	r3, #3
 800c02c:	73fb      	strb	r3, [r7, #15]
      break;
 800c02e:	bf00      	nop
  }

  return ret;
 800c030:	7bfb      	ldrb	r3, [r7, #15]
}
 800c032:	4618      	mov	r0, r3
 800c034:	3710      	adds	r7, #16
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	20004ca8 	.word	0x20004ca8

0800c040 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	88db      	ldrh	r3, [r3, #6]
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d004      	beq.n	800c05c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c052:	6839      	ldr	r1, [r7, #0]
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f000 f8e2 	bl	800c21e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c05a:	e023      	b.n	800c0a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c062:	b2db      	uxtb	r3, r3
 800c064:	2b02      	cmp	r3, #2
 800c066:	dc02      	bgt.n	800c06e <USBD_GetConfig+0x2e>
 800c068:	2b00      	cmp	r3, #0
 800c06a:	dc03      	bgt.n	800c074 <USBD_GetConfig+0x34>
 800c06c:	e015      	b.n	800c09a <USBD_GetConfig+0x5a>
 800c06e:	2b03      	cmp	r3, #3
 800c070:	d00b      	beq.n	800c08a <USBD_GetConfig+0x4a>
 800c072:	e012      	b.n	800c09a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	3308      	adds	r3, #8
 800c07e:	2201      	movs	r2, #1
 800c080:	4619      	mov	r1, r3
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f000 f948 	bl	800c318 <USBD_CtlSendData>
        break;
 800c088:	e00c      	b.n	800c0a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	3304      	adds	r3, #4
 800c08e:	2201      	movs	r2, #1
 800c090:	4619      	mov	r1, r3
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f000 f940 	bl	800c318 <USBD_CtlSendData>
        break;
 800c098:	e004      	b.n	800c0a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c09a:	6839      	ldr	r1, [r7, #0]
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f000 f8be 	bl	800c21e <USBD_CtlError>
        break;
 800c0a2:	bf00      	nop
}
 800c0a4:	bf00      	nop
 800c0a6:	3708      	adds	r7, #8
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b082      	sub	sp, #8
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
 800c0b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0bc:	b2db      	uxtb	r3, r3
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	2b02      	cmp	r3, #2
 800c0c2:	d81e      	bhi.n	800c102 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	88db      	ldrh	r3, [r3, #6]
 800c0c8:	2b02      	cmp	r3, #2
 800c0ca:	d004      	beq.n	800c0d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c0cc:	6839      	ldr	r1, [r7, #0]
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f000 f8a5 	bl	800c21e <USBD_CtlError>
        break;
 800c0d4:	e01a      	b.n	800c10c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2201      	movs	r2, #1
 800c0da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d005      	beq.n	800c0f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	68db      	ldr	r3, [r3, #12]
 800c0ea:	f043 0202 	orr.w	r2, r3, #2
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	330c      	adds	r3, #12
 800c0f6:	2202      	movs	r2, #2
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f000 f90c 	bl	800c318 <USBD_CtlSendData>
      break;
 800c100:	e004      	b.n	800c10c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c102:	6839      	ldr	r1, [r7, #0]
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 f88a 	bl	800c21e <USBD_CtlError>
      break;
 800c10a:	bf00      	nop
  }
}
 800c10c:	bf00      	nop
 800c10e:	3708      	adds	r7, #8
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
 800c11c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	885b      	ldrh	r3, [r3, #2]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d107      	bne.n	800c136 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2201      	movs	r2, #1
 800c12a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f000 f94c 	bl	800c3cc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c134:	e013      	b.n	800c15e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	885b      	ldrh	r3, [r3, #2]
 800c13a:	2b02      	cmp	r3, #2
 800c13c:	d10b      	bne.n	800c156 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	889b      	ldrh	r3, [r3, #4]
 800c142:	0a1b      	lsrs	r3, r3, #8
 800c144:	b29b      	uxth	r3, r3
 800c146:	b2da      	uxtb	r2, r3
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f000 f93c 	bl	800c3cc <USBD_CtlSendStatus>
}
 800c154:	e003      	b.n	800c15e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c156:	6839      	ldr	r1, [r7, #0]
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f000 f860 	bl	800c21e <USBD_CtlError>
}
 800c15e:	bf00      	nop
 800c160:	3708      	adds	r7, #8
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}

0800c166 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c166:	b580      	push	{r7, lr}
 800c168:	b082      	sub	sp, #8
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	6078      	str	r0, [r7, #4]
 800c16e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c176:	b2db      	uxtb	r3, r3
 800c178:	3b01      	subs	r3, #1
 800c17a:	2b02      	cmp	r3, #2
 800c17c:	d80b      	bhi.n	800c196 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	885b      	ldrh	r3, [r3, #2]
 800c182:	2b01      	cmp	r3, #1
 800c184:	d10c      	bne.n	800c1a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2200      	movs	r2, #0
 800c18a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f000 f91c 	bl	800c3cc <USBD_CtlSendStatus>
      }
      break;
 800c194:	e004      	b.n	800c1a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c196:	6839      	ldr	r1, [r7, #0]
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f000 f840 	bl	800c21e <USBD_CtlError>
      break;
 800c19e:	e000      	b.n	800c1a2 <USBD_ClrFeature+0x3c>
      break;
 800c1a0:	bf00      	nop
  }
}
 800c1a2:	bf00      	nop
 800c1a4:	3708      	adds	r7, #8
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}

0800c1aa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c1aa:	b580      	push	{r7, lr}
 800c1ac:	b084      	sub	sp, #16
 800c1ae:	af00      	add	r7, sp, #0
 800c1b0:	6078      	str	r0, [r7, #4]
 800c1b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	781a      	ldrb	r2, [r3, #0]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	781a      	ldrb	r2, [r3, #0]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c1d4:	68f8      	ldr	r0, [r7, #12]
 800c1d6:	f7ff fa40 	bl	800b65a <SWAPBYTE>
 800c1da:	4603      	mov	r3, r0
 800c1dc:	461a      	mov	r2, r3
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c1ee:	68f8      	ldr	r0, [r7, #12]
 800c1f0:	f7ff fa33 	bl	800b65a <SWAPBYTE>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	3301      	adds	r3, #1
 800c200:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	3301      	adds	r3, #1
 800c206:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c208:	68f8      	ldr	r0, [r7, #12]
 800c20a:	f7ff fa26 	bl	800b65a <SWAPBYTE>
 800c20e:	4603      	mov	r3, r0
 800c210:	461a      	mov	r2, r3
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	80da      	strh	r2, [r3, #6]
}
 800c216:	bf00      	nop
 800c218:	3710      	adds	r7, #16
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}

0800c21e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c21e:	b580      	push	{r7, lr}
 800c220:	b082      	sub	sp, #8
 800c222:	af00      	add	r7, sp, #0
 800c224:	6078      	str	r0, [r7, #4]
 800c226:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c228:	2180      	movs	r1, #128	@ 0x80
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fd48 	bl	800ccc0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c230:	2100      	movs	r1, #0
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f000 fd44 	bl	800ccc0 <USBD_LL_StallEP>
}
 800c238:	bf00      	nop
 800c23a:	3708      	adds	r7, #8
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b086      	sub	sp, #24
 800c244:	af00      	add	r7, sp, #0
 800c246:	60f8      	str	r0, [r7, #12]
 800c248:	60b9      	str	r1, [r7, #8]
 800c24a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c24c:	2300      	movs	r3, #0
 800c24e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d042      	beq.n	800c2dc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c25a:	6938      	ldr	r0, [r7, #16]
 800c25c:	f000 f842 	bl	800c2e4 <USBD_GetLen>
 800c260:	4603      	mov	r3, r0
 800c262:	3301      	adds	r3, #1
 800c264:	005b      	lsls	r3, r3, #1
 800c266:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c26a:	d808      	bhi.n	800c27e <USBD_GetString+0x3e>
 800c26c:	6938      	ldr	r0, [r7, #16]
 800c26e:	f000 f839 	bl	800c2e4 <USBD_GetLen>
 800c272:	4603      	mov	r3, r0
 800c274:	3301      	adds	r3, #1
 800c276:	b29b      	uxth	r3, r3
 800c278:	005b      	lsls	r3, r3, #1
 800c27a:	b29a      	uxth	r2, r3
 800c27c:	e001      	b.n	800c282 <USBD_GetString+0x42>
 800c27e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c286:	7dfb      	ldrb	r3, [r7, #23]
 800c288:	68ba      	ldr	r2, [r7, #8]
 800c28a:	4413      	add	r3, r2
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	7812      	ldrb	r2, [r2, #0]
 800c290:	701a      	strb	r2, [r3, #0]
  idx++;
 800c292:	7dfb      	ldrb	r3, [r7, #23]
 800c294:	3301      	adds	r3, #1
 800c296:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c298:	7dfb      	ldrb	r3, [r7, #23]
 800c29a:	68ba      	ldr	r2, [r7, #8]
 800c29c:	4413      	add	r3, r2
 800c29e:	2203      	movs	r2, #3
 800c2a0:	701a      	strb	r2, [r3, #0]
  idx++;
 800c2a2:	7dfb      	ldrb	r3, [r7, #23]
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c2a8:	e013      	b.n	800c2d2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c2aa:	7dfb      	ldrb	r3, [r7, #23]
 800c2ac:	68ba      	ldr	r2, [r7, #8]
 800c2ae:	4413      	add	r3, r2
 800c2b0:	693a      	ldr	r2, [r7, #16]
 800c2b2:	7812      	ldrb	r2, [r2, #0]
 800c2b4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	3301      	adds	r3, #1
 800c2ba:	613b      	str	r3, [r7, #16]
    idx++;
 800c2bc:	7dfb      	ldrb	r3, [r7, #23]
 800c2be:	3301      	adds	r3, #1
 800c2c0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c2c2:	7dfb      	ldrb	r3, [r7, #23]
 800c2c4:	68ba      	ldr	r2, [r7, #8]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	701a      	strb	r2, [r3, #0]
    idx++;
 800c2cc:	7dfb      	ldrb	r3, [r7, #23]
 800c2ce:	3301      	adds	r3, #1
 800c2d0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d1e7      	bne.n	800c2aa <USBD_GetString+0x6a>
 800c2da:	e000      	b.n	800c2de <USBD_GetString+0x9e>
    return;
 800c2dc:	bf00      	nop
  }
}
 800c2de:	3718      	adds	r7, #24
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}

0800c2e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b085      	sub	sp, #20
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c2f4:	e005      	b.n	800c302 <USBD_GetLen+0x1e>
  {
    len++;
 800c2f6:	7bfb      	ldrb	r3, [r7, #15]
 800c2f8:	3301      	adds	r3, #1
 800c2fa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c2fc:	68bb      	ldr	r3, [r7, #8]
 800c2fe:	3301      	adds	r3, #1
 800c300:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1f5      	bne.n	800c2f6 <USBD_GetLen+0x12>
  }

  return len;
 800c30a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3714      	adds	r7, #20
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr

0800c318 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	60f8      	str	r0, [r7, #12]
 800c320:	60b9      	str	r1, [r7, #8]
 800c322:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	2202      	movs	r2, #2
 800c328:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	687a      	ldr	r2, [r7, #4]
 800c330:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	68ba      	ldr	r2, [r7, #8]
 800c33c:	2100      	movs	r1, #0
 800c33e:	68f8      	ldr	r0, [r7, #12]
 800c340:	f000 fd47 	bl	800cdd2 <USBD_LL_Transmit>

  return USBD_OK;
 800c344:	2300      	movs	r3, #0
}
 800c346:	4618      	mov	r0, r3
 800c348:	3710      	adds	r7, #16
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b084      	sub	sp, #16
 800c352:	af00      	add	r7, sp, #0
 800c354:	60f8      	str	r0, [r7, #12]
 800c356:	60b9      	str	r1, [r7, #8]
 800c358:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	68ba      	ldr	r2, [r7, #8]
 800c35e:	2100      	movs	r1, #0
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f000 fd36 	bl	800cdd2 <USBD_LL_Transmit>

  return USBD_OK;
 800c366:	2300      	movs	r3, #0
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3710      	adds	r7, #16
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b084      	sub	sp, #16
 800c374:	af00      	add	r7, sp, #0
 800c376:	60f8      	str	r0, [r7, #12]
 800c378:	60b9      	str	r1, [r7, #8]
 800c37a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2203      	movs	r2, #3
 800c380:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	687a      	ldr	r2, [r7, #4]
 800c388:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	687a      	ldr	r2, [r7, #4]
 800c390:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	68ba      	ldr	r2, [r7, #8]
 800c398:	2100      	movs	r1, #0
 800c39a:	68f8      	ldr	r0, [r7, #12]
 800c39c:	f000 fd3a 	bl	800ce14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c3a0:	2300      	movs	r3, #0
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	3710      	adds	r7, #16
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	bd80      	pop	{r7, pc}

0800c3aa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c3aa:	b580      	push	{r7, lr}
 800c3ac:	b084      	sub	sp, #16
 800c3ae:	af00      	add	r7, sp, #0
 800c3b0:	60f8      	str	r0, [r7, #12]
 800c3b2:	60b9      	str	r1, [r7, #8]
 800c3b4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	68ba      	ldr	r2, [r7, #8]
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	68f8      	ldr	r0, [r7, #12]
 800c3be:	f000 fd29 	bl	800ce14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c3c2:	2300      	movs	r3, #0
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	3710      	adds	r7, #16
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2204      	movs	r2, #4
 800c3d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c3dc:	2300      	movs	r3, #0
 800c3de:	2200      	movs	r2, #0
 800c3e0:	2100      	movs	r1, #0
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f000 fcf5 	bl	800cdd2 <USBD_LL_Transmit>

  return USBD_OK;
 800c3e8:	2300      	movs	r3, #0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3708      	adds	r7, #8
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b082      	sub	sp, #8
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2205      	movs	r2, #5
 800c3fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c402:	2300      	movs	r3, #0
 800c404:	2200      	movs	r2, #0
 800c406:	2100      	movs	r1, #0
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f000 fd03 	bl	800ce14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c40e:	2300      	movs	r3, #0
}
 800c410:	4618      	mov	r0, r3
 800c412:	3708      	adds	r7, #8
 800c414:	46bd      	mov	sp, r7
 800c416:	bd80      	pop	{r7, pc}

0800c418 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c418:	b480      	push	{r7}
 800c41a:	b087      	sub	sp, #28
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	60f8      	str	r0, [r7, #12]
 800c420:	60b9      	str	r1, [r7, #8]
 800c422:	4613      	mov	r3, r2
 800c424:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c426:	2301      	movs	r3, #1
 800c428:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c42a:	2300      	movs	r3, #0
 800c42c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c42e:	4b1f      	ldr	r3, [pc, #124]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c430:	7a5b      	ldrb	r3, [r3, #9]
 800c432:	b2db      	uxtb	r3, r3
 800c434:	2b00      	cmp	r3, #0
 800c436:	d131      	bne.n	800c49c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c438:	4b1c      	ldr	r3, [pc, #112]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c43a:	7a5b      	ldrb	r3, [r3, #9]
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	461a      	mov	r2, r3
 800c440:	4b1a      	ldr	r3, [pc, #104]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c442:	2100      	movs	r1, #0
 800c444:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c446:	4b19      	ldr	r3, [pc, #100]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c448:	7a5b      	ldrb	r3, [r3, #9]
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	4a17      	ldr	r2, [pc, #92]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c44e:	009b      	lsls	r3, r3, #2
 800c450:	4413      	add	r3, r2
 800c452:	68fa      	ldr	r2, [r7, #12]
 800c454:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c456:	4b15      	ldr	r3, [pc, #84]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c458:	7a5b      	ldrb	r3, [r3, #9]
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	461a      	mov	r2, r3
 800c45e:	4b13      	ldr	r3, [pc, #76]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c460:	4413      	add	r3, r2
 800c462:	79fa      	ldrb	r2, [r7, #7]
 800c464:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c466:	4b11      	ldr	r3, [pc, #68]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c468:	7a5b      	ldrb	r3, [r3, #9]
 800c46a:	b2db      	uxtb	r3, r3
 800c46c:	1c5a      	adds	r2, r3, #1
 800c46e:	b2d1      	uxtb	r1, r2
 800c470:	4a0e      	ldr	r2, [pc, #56]	@ (800c4ac <FATFS_LinkDriverEx+0x94>)
 800c472:	7251      	strb	r1, [r2, #9]
 800c474:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c476:	7dbb      	ldrb	r3, [r7, #22]
 800c478:	3330      	adds	r3, #48	@ 0x30
 800c47a:	b2da      	uxtb	r2, r3
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	3301      	adds	r3, #1
 800c484:	223a      	movs	r2, #58	@ 0x3a
 800c486:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	3302      	adds	r3, #2
 800c48c:	222f      	movs	r2, #47	@ 0x2f
 800c48e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	3303      	adds	r3, #3
 800c494:	2200      	movs	r2, #0
 800c496:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c498:	2300      	movs	r3, #0
 800c49a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c49c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	371c      	adds	r7, #28
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a8:	4770      	bx	lr
 800c4aa:	bf00      	nop
 800c4ac:	20004cac 	.word	0x20004cac

0800c4b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b082      	sub	sp, #8
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	6839      	ldr	r1, [r7, #0]
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f7ff ffaa 	bl	800c418 <FATFS_LinkDriverEx>
 800c4c4:	4603      	mov	r3, r0
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3708      	adds	r7, #8
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}
	...

0800c4d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	4912      	ldr	r1, [pc, #72]	@ (800c520 <MX_USB_DEVICE_Init+0x50>)
 800c4d8:	4812      	ldr	r0, [pc, #72]	@ (800c524 <MX_USB_DEVICE_Init+0x54>)
 800c4da:	f7fe fc9b 	bl	800ae14 <USBD_Init>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d001      	beq.n	800c4e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c4e4:	f7f5 f920 	bl	8001728 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c4e8:	490f      	ldr	r1, [pc, #60]	@ (800c528 <MX_USB_DEVICE_Init+0x58>)
 800c4ea:	480e      	ldr	r0, [pc, #56]	@ (800c524 <MX_USB_DEVICE_Init+0x54>)
 800c4ec:	f7fe fcc2 	bl	800ae74 <USBD_RegisterClass>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d001      	beq.n	800c4fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c4f6:	f7f5 f917 	bl	8001728 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c4fa:	490c      	ldr	r1, [pc, #48]	@ (800c52c <MX_USB_DEVICE_Init+0x5c>)
 800c4fc:	4809      	ldr	r0, [pc, #36]	@ (800c524 <MX_USB_DEVICE_Init+0x54>)
 800c4fe:	f7fe fbb9 	bl	800ac74 <USBD_CDC_RegisterInterface>
 800c502:	4603      	mov	r3, r0
 800c504:	2b00      	cmp	r3, #0
 800c506:	d001      	beq.n	800c50c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c508:	f7f5 f90e 	bl	8001728 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c50c:	4805      	ldr	r0, [pc, #20]	@ (800c524 <MX_USB_DEVICE_Init+0x54>)
 800c50e:	f7fe fce7 	bl	800aee0 <USBD_Start>
 800c512:	4603      	mov	r3, r0
 800c514:	2b00      	cmp	r3, #0
 800c516:	d001      	beq.n	800c51c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c518:	f7f5 f906 	bl	8001728 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c51c:	bf00      	nop
 800c51e:	bd80      	pop	{r7, pc}
 800c520:	200000ec 	.word	0x200000ec
 800c524:	20004cb8 	.word	0x20004cb8
 800c528:	20000058 	.word	0x20000058
 800c52c:	200000d8 	.word	0x200000d8

0800c530 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c534:	2200      	movs	r2, #0
 800c536:	4905      	ldr	r1, [pc, #20]	@ (800c54c <CDC_Init_FS+0x1c>)
 800c538:	4805      	ldr	r0, [pc, #20]	@ (800c550 <CDC_Init_FS+0x20>)
 800c53a:	f7fe fbb5 	bl	800aca8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c53e:	4905      	ldr	r1, [pc, #20]	@ (800c554 <CDC_Init_FS+0x24>)
 800c540:	4803      	ldr	r0, [pc, #12]	@ (800c550 <CDC_Init_FS+0x20>)
 800c542:	f7fe fbd3 	bl	800acec <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c546:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c548:	4618      	mov	r0, r3
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	20005794 	.word	0x20005794
 800c550:	20004cb8 	.word	0x20004cb8
 800c554:	20004f94 	.word	0x20004f94

0800c558 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c558:	b480      	push	{r7}
 800c55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c55c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c55e:	4618      	mov	r0, r3
 800c560:	46bd      	mov	sp, r7
 800c562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c566:	4770      	bx	lr

0800c568 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c568:	b480      	push	{r7}
 800c56a:	b083      	sub	sp, #12
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	4603      	mov	r3, r0
 800c570:	6039      	str	r1, [r7, #0]
 800c572:	71fb      	strb	r3, [r7, #7]
 800c574:	4613      	mov	r3, r2
 800c576:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c578:	79fb      	ldrb	r3, [r7, #7]
 800c57a:	2b23      	cmp	r3, #35	@ 0x23
 800c57c:	d84a      	bhi.n	800c614 <CDC_Control_FS+0xac>
 800c57e:	a201      	add	r2, pc, #4	@ (adr r2, 800c584 <CDC_Control_FS+0x1c>)
 800c580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c584:	0800c615 	.word	0x0800c615
 800c588:	0800c615 	.word	0x0800c615
 800c58c:	0800c615 	.word	0x0800c615
 800c590:	0800c615 	.word	0x0800c615
 800c594:	0800c615 	.word	0x0800c615
 800c598:	0800c615 	.word	0x0800c615
 800c59c:	0800c615 	.word	0x0800c615
 800c5a0:	0800c615 	.word	0x0800c615
 800c5a4:	0800c615 	.word	0x0800c615
 800c5a8:	0800c615 	.word	0x0800c615
 800c5ac:	0800c615 	.word	0x0800c615
 800c5b0:	0800c615 	.word	0x0800c615
 800c5b4:	0800c615 	.word	0x0800c615
 800c5b8:	0800c615 	.word	0x0800c615
 800c5bc:	0800c615 	.word	0x0800c615
 800c5c0:	0800c615 	.word	0x0800c615
 800c5c4:	0800c615 	.word	0x0800c615
 800c5c8:	0800c615 	.word	0x0800c615
 800c5cc:	0800c615 	.word	0x0800c615
 800c5d0:	0800c615 	.word	0x0800c615
 800c5d4:	0800c615 	.word	0x0800c615
 800c5d8:	0800c615 	.word	0x0800c615
 800c5dc:	0800c615 	.word	0x0800c615
 800c5e0:	0800c615 	.word	0x0800c615
 800c5e4:	0800c615 	.word	0x0800c615
 800c5e8:	0800c615 	.word	0x0800c615
 800c5ec:	0800c615 	.word	0x0800c615
 800c5f0:	0800c615 	.word	0x0800c615
 800c5f4:	0800c615 	.word	0x0800c615
 800c5f8:	0800c615 	.word	0x0800c615
 800c5fc:	0800c615 	.word	0x0800c615
 800c600:	0800c615 	.word	0x0800c615
 800c604:	0800c615 	.word	0x0800c615
 800c608:	0800c615 	.word	0x0800c615
 800c60c:	0800c615 	.word	0x0800c615
 800c610:	0800c615 	.word	0x0800c615
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c614:	bf00      	nop
  }

  return (USBD_OK);
 800c616:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c618:	4618      	mov	r0, r3
 800c61a:	370c      	adds	r7, #12
 800c61c:	46bd      	mov	sp, r7
 800c61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c622:	4770      	bx	lr

0800c624 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b082      	sub	sp, #8
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c62e:	6879      	ldr	r1, [r7, #4]
 800c630:	4805      	ldr	r0, [pc, #20]	@ (800c648 <CDC_Receive_FS+0x24>)
 800c632:	f7fe fb5b 	bl	800acec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c636:	4804      	ldr	r0, [pc, #16]	@ (800c648 <CDC_Receive_FS+0x24>)
 800c638:	f7fe fbb6 	bl	800ada8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c63c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3708      	adds	r7, #8
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	20004cb8 	.word	0x20004cb8

0800c64c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b084      	sub	sp, #16
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	460b      	mov	r3, r1
 800c656:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c658:	2300      	movs	r3, #0
 800c65a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c65c:	4b0d      	ldr	r3, [pc, #52]	@ (800c694 <CDC_Transmit_FS+0x48>)
 800c65e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c662:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d001      	beq.n	800c672 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c66e:	2301      	movs	r3, #1
 800c670:	e00b      	b.n	800c68a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c672:	887b      	ldrh	r3, [r7, #2]
 800c674:	461a      	mov	r2, r3
 800c676:	6879      	ldr	r1, [r7, #4]
 800c678:	4806      	ldr	r0, [pc, #24]	@ (800c694 <CDC_Transmit_FS+0x48>)
 800c67a:	f7fe fb15 	bl	800aca8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c67e:	4805      	ldr	r0, [pc, #20]	@ (800c694 <CDC_Transmit_FS+0x48>)
 800c680:	f7fe fb52 	bl	800ad28 <USBD_CDC_TransmitPacket>
 800c684:	4603      	mov	r3, r0
 800c686:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c688:	7bfb      	ldrb	r3, [r7, #15]
}
 800c68a:	4618      	mov	r0, r3
 800c68c:	3710      	adds	r7, #16
 800c68e:	46bd      	mov	sp, r7
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	20004cb8 	.word	0x20004cb8

0800c698 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c698:	b480      	push	{r7}
 800c69a:	b087      	sub	sp, #28
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	60b9      	str	r1, [r7, #8]
 800c6a2:	4613      	mov	r3, r2
 800c6a4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c6aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	371c      	adds	r7, #28
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b8:	4770      	bx	lr
	...

0800c6bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b083      	sub	sp, #12
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	6039      	str	r1, [r7, #0]
 800c6c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	2212      	movs	r2, #18
 800c6cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c6ce:	4b03      	ldr	r3, [pc, #12]	@ (800c6dc <USBD_FS_DeviceDescriptor+0x20>)
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	370c      	adds	r7, #12
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6da:	4770      	bx	lr
 800c6dc:	20000108 	.word	0x20000108

0800c6e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c6e0:	b480      	push	{r7}
 800c6e2:	b083      	sub	sp, #12
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	6039      	str	r1, [r7, #0]
 800c6ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	2204      	movs	r2, #4
 800c6f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c6f2:	4b03      	ldr	r3, [pc, #12]	@ (800c700 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	370c      	adds	r7, #12
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr
 800c700:	2000011c 	.word	0x2000011c

0800c704 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b082      	sub	sp, #8
 800c708:	af00      	add	r7, sp, #0
 800c70a:	4603      	mov	r3, r0
 800c70c:	6039      	str	r1, [r7, #0]
 800c70e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c710:	79fb      	ldrb	r3, [r7, #7]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d105      	bne.n	800c722 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c716:	683a      	ldr	r2, [r7, #0]
 800c718:	4907      	ldr	r1, [pc, #28]	@ (800c738 <USBD_FS_ProductStrDescriptor+0x34>)
 800c71a:	4808      	ldr	r0, [pc, #32]	@ (800c73c <USBD_FS_ProductStrDescriptor+0x38>)
 800c71c:	f7ff fd90 	bl	800c240 <USBD_GetString>
 800c720:	e004      	b.n	800c72c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c722:	683a      	ldr	r2, [r7, #0]
 800c724:	4904      	ldr	r1, [pc, #16]	@ (800c738 <USBD_FS_ProductStrDescriptor+0x34>)
 800c726:	4805      	ldr	r0, [pc, #20]	@ (800c73c <USBD_FS_ProductStrDescriptor+0x38>)
 800c728:	f7ff fd8a 	bl	800c240 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c72c:	4b02      	ldr	r3, [pc, #8]	@ (800c738 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3708      	adds	r7, #8
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}
 800c736:	bf00      	nop
 800c738:	20005f94 	.word	0x20005f94
 800c73c:	08015548 	.word	0x08015548

0800c740 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	4603      	mov	r3, r0
 800c748:	6039      	str	r1, [r7, #0]
 800c74a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c74c:	683a      	ldr	r2, [r7, #0]
 800c74e:	4904      	ldr	r1, [pc, #16]	@ (800c760 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c750:	4804      	ldr	r0, [pc, #16]	@ (800c764 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c752:	f7ff fd75 	bl	800c240 <USBD_GetString>
  return USBD_StrDesc;
 800c756:	4b02      	ldr	r3, [pc, #8]	@ (800c760 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c758:	4618      	mov	r0, r3
 800c75a:	3708      	adds	r7, #8
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}
 800c760:	20005f94 	.word	0x20005f94
 800c764:	08015560 	.word	0x08015560

0800c768 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	4603      	mov	r3, r0
 800c770:	6039      	str	r1, [r7, #0]
 800c772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	221a      	movs	r2, #26
 800c778:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c77a:	f000 f843 	bl	800c804 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c77e:	4b02      	ldr	r3, [pc, #8]	@ (800c788 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c780:	4618      	mov	r0, r3
 800c782:	3708      	adds	r7, #8
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	20000120 	.word	0x20000120

0800c78c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
 800c792:	4603      	mov	r3, r0
 800c794:	6039      	str	r1, [r7, #0]
 800c796:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c798:	79fb      	ldrb	r3, [r7, #7]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d105      	bne.n	800c7aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c79e:	683a      	ldr	r2, [r7, #0]
 800c7a0:	4907      	ldr	r1, [pc, #28]	@ (800c7c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c7a2:	4808      	ldr	r0, [pc, #32]	@ (800c7c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c7a4:	f7ff fd4c 	bl	800c240 <USBD_GetString>
 800c7a8:	e004      	b.n	800c7b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c7aa:	683a      	ldr	r2, [r7, #0]
 800c7ac:	4904      	ldr	r1, [pc, #16]	@ (800c7c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c7ae:	4805      	ldr	r0, [pc, #20]	@ (800c7c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c7b0:	f7ff fd46 	bl	800c240 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c7b4:	4b02      	ldr	r3, [pc, #8]	@ (800c7c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3708      	adds	r7, #8
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
 800c7be:	bf00      	nop
 800c7c0:	20005f94 	.word	0x20005f94
 800c7c4:	08015574 	.word	0x08015574

0800c7c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b082      	sub	sp, #8
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	6039      	str	r1, [r7, #0]
 800c7d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c7d4:	79fb      	ldrb	r3, [r7, #7]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d105      	bne.n	800c7e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c7da:	683a      	ldr	r2, [r7, #0]
 800c7dc:	4907      	ldr	r1, [pc, #28]	@ (800c7fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c7de:	4808      	ldr	r0, [pc, #32]	@ (800c800 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c7e0:	f7ff fd2e 	bl	800c240 <USBD_GetString>
 800c7e4:	e004      	b.n	800c7f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c7e6:	683a      	ldr	r2, [r7, #0]
 800c7e8:	4904      	ldr	r1, [pc, #16]	@ (800c7fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c7ea:	4805      	ldr	r0, [pc, #20]	@ (800c800 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c7ec:	f7ff fd28 	bl	800c240 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c7f0:	4b02      	ldr	r3, [pc, #8]	@ (800c7fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	3708      	adds	r7, #8
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}
 800c7fa:	bf00      	nop
 800c7fc:	20005f94 	.word	0x20005f94
 800c800:	08015580 	.word	0x08015580

0800c804 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c80a:	4b0f      	ldr	r3, [pc, #60]	@ (800c848 <Get_SerialNum+0x44>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c810:	4b0e      	ldr	r3, [pc, #56]	@ (800c84c <Get_SerialNum+0x48>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c816:	4b0e      	ldr	r3, [pc, #56]	@ (800c850 <Get_SerialNum+0x4c>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c81c:	68fa      	ldr	r2, [r7, #12]
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	4413      	add	r3, r2
 800c822:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d009      	beq.n	800c83e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c82a:	2208      	movs	r2, #8
 800c82c:	4909      	ldr	r1, [pc, #36]	@ (800c854 <Get_SerialNum+0x50>)
 800c82e:	68f8      	ldr	r0, [r7, #12]
 800c830:	f000 f814 	bl	800c85c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c834:	2204      	movs	r2, #4
 800c836:	4908      	ldr	r1, [pc, #32]	@ (800c858 <Get_SerialNum+0x54>)
 800c838:	68b8      	ldr	r0, [r7, #8]
 800c83a:	f000 f80f 	bl	800c85c <IntToUnicode>
  }
}
 800c83e:	bf00      	nop
 800c840:	3710      	adds	r7, #16
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}
 800c846:	bf00      	nop
 800c848:	1fff7a10 	.word	0x1fff7a10
 800c84c:	1fff7a14 	.word	0x1fff7a14
 800c850:	1fff7a18 	.word	0x1fff7a18
 800c854:	20000122 	.word	0x20000122
 800c858:	20000132 	.word	0x20000132

0800c85c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c85c:	b480      	push	{r7}
 800c85e:	b087      	sub	sp, #28
 800c860:	af00      	add	r7, sp, #0
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	4613      	mov	r3, r2
 800c868:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c86a:	2300      	movs	r3, #0
 800c86c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c86e:	2300      	movs	r3, #0
 800c870:	75fb      	strb	r3, [r7, #23]
 800c872:	e027      	b.n	800c8c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	0f1b      	lsrs	r3, r3, #28
 800c878:	2b09      	cmp	r3, #9
 800c87a:	d80b      	bhi.n	800c894 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	0f1b      	lsrs	r3, r3, #28
 800c880:	b2da      	uxtb	r2, r3
 800c882:	7dfb      	ldrb	r3, [r7, #23]
 800c884:	005b      	lsls	r3, r3, #1
 800c886:	4619      	mov	r1, r3
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	440b      	add	r3, r1
 800c88c:	3230      	adds	r2, #48	@ 0x30
 800c88e:	b2d2      	uxtb	r2, r2
 800c890:	701a      	strb	r2, [r3, #0]
 800c892:	e00a      	b.n	800c8aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	0f1b      	lsrs	r3, r3, #28
 800c898:	b2da      	uxtb	r2, r3
 800c89a:	7dfb      	ldrb	r3, [r7, #23]
 800c89c:	005b      	lsls	r3, r3, #1
 800c89e:	4619      	mov	r1, r3
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	440b      	add	r3, r1
 800c8a4:	3237      	adds	r2, #55	@ 0x37
 800c8a6:	b2d2      	uxtb	r2, r2
 800c8a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	011b      	lsls	r3, r3, #4
 800c8ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c8b0:	7dfb      	ldrb	r3, [r7, #23]
 800c8b2:	005b      	lsls	r3, r3, #1
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	68ba      	ldr	r2, [r7, #8]
 800c8b8:	4413      	add	r3, r2
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c8be:	7dfb      	ldrb	r3, [r7, #23]
 800c8c0:	3301      	adds	r3, #1
 800c8c2:	75fb      	strb	r3, [r7, #23]
 800c8c4:	7dfa      	ldrb	r2, [r7, #23]
 800c8c6:	79fb      	ldrb	r3, [r7, #7]
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d3d3      	bcc.n	800c874 <IntToUnicode+0x18>
  }
}
 800c8cc:	bf00      	nop
 800c8ce:	bf00      	nop
 800c8d0:	371c      	adds	r7, #28
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d8:	4770      	bx	lr
	...

0800c8dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b08a      	sub	sp, #40	@ 0x28
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c8e4:	f107 0314 	add.w	r3, r7, #20
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	601a      	str	r2, [r3, #0]
 800c8ec:	605a      	str	r2, [r3, #4]
 800c8ee:	609a      	str	r2, [r3, #8]
 800c8f0:	60da      	str	r2, [r3, #12]
 800c8f2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c8fc:	d13a      	bne.n	800c974 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c8fe:	2300      	movs	r3, #0
 800c900:	613b      	str	r3, [r7, #16]
 800c902:	4b1e      	ldr	r3, [pc, #120]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c906:	4a1d      	ldr	r2, [pc, #116]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c908:	f043 0301 	orr.w	r3, r3, #1
 800c90c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c90e:	4b1b      	ldr	r3, [pc, #108]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c912:	f003 0301 	and.w	r3, r3, #1
 800c916:	613b      	str	r3, [r7, #16]
 800c918:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c91a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c91e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c920:	2302      	movs	r3, #2
 800c922:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c924:	2300      	movs	r3, #0
 800c926:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c928:	2303      	movs	r3, #3
 800c92a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c92c:	230a      	movs	r3, #10
 800c92e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c930:	f107 0314 	add.w	r3, r7, #20
 800c934:	4619      	mov	r1, r3
 800c936:	4812      	ldr	r0, [pc, #72]	@ (800c980 <HAL_PCD_MspInit+0xa4>)
 800c938:	f7f6 fb1a 	bl	8002f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c93c:	4b0f      	ldr	r3, [pc, #60]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c93e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c940:	4a0e      	ldr	r2, [pc, #56]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c946:	6353      	str	r3, [r2, #52]	@ 0x34
 800c948:	2300      	movs	r3, #0
 800c94a:	60fb      	str	r3, [r7, #12]
 800c94c:	4b0b      	ldr	r3, [pc, #44]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c94e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c950:	4a0a      	ldr	r2, [pc, #40]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c952:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c956:	6453      	str	r3, [r2, #68]	@ 0x44
 800c958:	4b08      	ldr	r3, [pc, #32]	@ (800c97c <HAL_PCD_MspInit+0xa0>)
 800c95a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c95c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c960:	60fb      	str	r3, [r7, #12]
 800c962:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c964:	2200      	movs	r2, #0
 800c966:	2100      	movs	r1, #0
 800c968:	2043      	movs	r0, #67	@ 0x43
 800c96a:	f7f5 fe60 	bl	800262e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c96e:	2043      	movs	r0, #67	@ 0x43
 800c970:	f7f5 fe79 	bl	8002666 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c974:	bf00      	nop
 800c976:	3728      	adds	r7, #40	@ 0x28
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}
 800c97c:	40023800 	.word	0x40023800
 800c980:	40020000 	.word	0x40020000

0800c984 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b082      	sub	sp, #8
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c998:	4619      	mov	r1, r3
 800c99a:	4610      	mov	r0, r2
 800c99c:	f7fe faed 	bl	800af7a <USBD_LL_SetupStage>
}
 800c9a0:	bf00      	nop
 800c9a2:	3708      	adds	r7, #8
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b082      	sub	sp, #8
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c9ba:	78fa      	ldrb	r2, [r7, #3]
 800c9bc:	6879      	ldr	r1, [r7, #4]
 800c9be:	4613      	mov	r3, r2
 800c9c0:	00db      	lsls	r3, r3, #3
 800c9c2:	4413      	add	r3, r2
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	440b      	add	r3, r1
 800c9c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	78fb      	ldrb	r3, [r7, #3]
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	f7fe fb27 	bl	800b024 <USBD_LL_DataOutStage>
}
 800c9d6:	bf00      	nop
 800c9d8:	3708      	adds	r7, #8
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9de:	b580      	push	{r7, lr}
 800c9e0:	b082      	sub	sp, #8
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	6078      	str	r0, [r7, #4]
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c9f0:	78fa      	ldrb	r2, [r7, #3]
 800c9f2:	6879      	ldr	r1, [r7, #4]
 800c9f4:	4613      	mov	r3, r2
 800c9f6:	00db      	lsls	r3, r3, #3
 800c9f8:	4413      	add	r3, r2
 800c9fa:	009b      	lsls	r3, r3, #2
 800c9fc:	440b      	add	r3, r1
 800c9fe:	3320      	adds	r3, #32
 800ca00:	681a      	ldr	r2, [r3, #0]
 800ca02:	78fb      	ldrb	r3, [r7, #3]
 800ca04:	4619      	mov	r1, r3
 800ca06:	f7fe fbc0 	bl	800b18a <USBD_LL_DataInStage>
}
 800ca0a:	bf00      	nop
 800ca0c:	3708      	adds	r7, #8
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}

0800ca12 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca12:	b580      	push	{r7, lr}
 800ca14:	b082      	sub	sp, #8
 800ca16:	af00      	add	r7, sp, #0
 800ca18:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7fe fcfa 	bl	800b41a <USBD_LL_SOF>
}
 800ca26:	bf00      	nop
 800ca28:	3708      	adds	r7, #8
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}

0800ca2e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca2e:	b580      	push	{r7, lr}
 800ca30:	b084      	sub	sp, #16
 800ca32:	af00      	add	r7, sp, #0
 800ca34:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ca36:	2301      	movs	r3, #1
 800ca38:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	79db      	ldrb	r3, [r3, #7]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d102      	bne.n	800ca48 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ca42:	2300      	movs	r3, #0
 800ca44:	73fb      	strb	r3, [r7, #15]
 800ca46:	e008      	b.n	800ca5a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	79db      	ldrb	r3, [r3, #7]
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	d102      	bne.n	800ca56 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ca50:	2301      	movs	r3, #1
 800ca52:	73fb      	strb	r3, [r7, #15]
 800ca54:	e001      	b.n	800ca5a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ca56:	f7f4 fe67 	bl	8001728 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ca60:	7bfa      	ldrb	r2, [r7, #15]
 800ca62:	4611      	mov	r1, r2
 800ca64:	4618      	mov	r0, r3
 800ca66:	f7fe fc94 	bl	800b392 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ca70:	4618      	mov	r0, r3
 800ca72:	f7fe fc3c 	bl	800b2ee <USBD_LL_Reset>
}
 800ca76:	bf00      	nop
 800ca78:	3710      	adds	r7, #16
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
	...

0800ca80 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f7fe fc8f 	bl	800b3b2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	687a      	ldr	r2, [r7, #4]
 800caa0:	6812      	ldr	r2, [r2, #0]
 800caa2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800caa6:	f043 0301 	orr.w	r3, r3, #1
 800caaa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	7adb      	ldrb	r3, [r3, #11]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d005      	beq.n	800cac0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cab4:	4b04      	ldr	r3, [pc, #16]	@ (800cac8 <HAL_PCD_SuspendCallback+0x48>)
 800cab6:	691b      	ldr	r3, [r3, #16]
 800cab8:	4a03      	ldr	r2, [pc, #12]	@ (800cac8 <HAL_PCD_SuspendCallback+0x48>)
 800caba:	f043 0306 	orr.w	r3, r3, #6
 800cabe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cac0:	bf00      	nop
 800cac2:	3708      	adds	r7, #8
 800cac4:	46bd      	mov	sp, r7
 800cac6:	bd80      	pop	{r7, pc}
 800cac8:	e000ed00 	.word	0xe000ed00

0800cacc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b082      	sub	sp, #8
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cada:	4618      	mov	r0, r3
 800cadc:	f7fe fc85 	bl	800b3ea <USBD_LL_Resume>
}
 800cae0:	bf00      	nop
 800cae2:	3708      	adds	r7, #8
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b082      	sub	sp, #8
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	460b      	mov	r3, r1
 800caf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cafa:	78fa      	ldrb	r2, [r7, #3]
 800cafc:	4611      	mov	r1, r2
 800cafe:	4618      	mov	r0, r3
 800cb00:	f7fe fcdd 	bl	800b4be <USBD_LL_IsoOUTIncomplete>
}
 800cb04:	bf00      	nop
 800cb06:	3708      	adds	r7, #8
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd80      	pop	{r7, pc}

0800cb0c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b082      	sub	sp, #8
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	460b      	mov	r3, r1
 800cb16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb1e:	78fa      	ldrb	r2, [r7, #3]
 800cb20:	4611      	mov	r1, r2
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7fe fc99 	bl	800b45a <USBD_LL_IsoINIncomplete>
}
 800cb28:	bf00      	nop
 800cb2a:	3708      	adds	r7, #8
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}

0800cb30 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7fe fcef 	bl	800b522 <USBD_LL_DevConnected>
}
 800cb44:	bf00      	nop
 800cb46:	3708      	adds	r7, #8
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b082      	sub	sp, #8
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f7fe fcec 	bl	800b538 <USBD_LL_DevDisconnected>
}
 800cb60:	bf00      	nop
 800cb62:	3708      	adds	r7, #8
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}

0800cb68 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	781b      	ldrb	r3, [r3, #0]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d13c      	bne.n	800cbf2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cb78:	4a20      	ldr	r2, [pc, #128]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	4a1e      	ldr	r2, [pc, #120]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cb84:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cb88:	4b1c      	ldr	r3, [pc, #112]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cb8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800cb8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800cb90:	4b1a      	ldr	r3, [pc, #104]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cb92:	2204      	movs	r2, #4
 800cb94:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800cb96:	4b19      	ldr	r3, [pc, #100]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cb98:	2202      	movs	r2, #2
 800cb9a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cb9c:	4b17      	ldr	r3, [pc, #92]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cb9e:	2200      	movs	r2, #0
 800cba0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cba2:	4b16      	ldr	r3, [pc, #88]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cba4:	2202      	movs	r2, #2
 800cba6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cba8:	4b14      	ldr	r3, [pc, #80]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbaa:	2200      	movs	r2, #0
 800cbac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800cbae:	4b13      	ldr	r3, [pc, #76]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800cbb4:	4b11      	ldr	r3, [pc, #68]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800cbba:	4b10      	ldr	r3, [pc, #64]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800cbc0:	4b0e      	ldr	r3, [pc, #56]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cbc6:	480d      	ldr	r0, [pc, #52]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbc8:	f7f8 f8c1 	bl	8004d4e <HAL_PCD_Init>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d001      	beq.n	800cbd6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800cbd2:	f7f4 fda9 	bl	8001728 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800cbd6:	2180      	movs	r1, #128	@ 0x80
 800cbd8:	4808      	ldr	r0, [pc, #32]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbda:	f7f9 faee 	bl	80061ba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cbde:	2240      	movs	r2, #64	@ 0x40
 800cbe0:	2100      	movs	r1, #0
 800cbe2:	4806      	ldr	r0, [pc, #24]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbe4:	f7f9 faa2 	bl	800612c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cbe8:	2280      	movs	r2, #128	@ 0x80
 800cbea:	2101      	movs	r1, #1
 800cbec:	4803      	ldr	r0, [pc, #12]	@ (800cbfc <USBD_LL_Init+0x94>)
 800cbee:	f7f9 fa9d 	bl	800612c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cbf2:	2300      	movs	r3, #0
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3708      	adds	r7, #8
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}
 800cbfc:	20006194 	.word	0x20006194

0800cc00 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b084      	sub	sp, #16
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc08:	2300      	movs	r3, #0
 800cc0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7f8 f9a8 	bl	8004f6c <HAL_PCD_Start>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc20:	7bfb      	ldrb	r3, [r7, #15]
 800cc22:	4618      	mov	r0, r3
 800cc24:	f000 f942 	bl	800ceac <USBD_Get_USB_Status>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc2c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc2e:	4618      	mov	r0, r3
 800cc30:	3710      	adds	r7, #16
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}

0800cc36 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cc36:	b580      	push	{r7, lr}
 800cc38:	b084      	sub	sp, #16
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	6078      	str	r0, [r7, #4]
 800cc3e:	4608      	mov	r0, r1
 800cc40:	4611      	mov	r1, r2
 800cc42:	461a      	mov	r2, r3
 800cc44:	4603      	mov	r3, r0
 800cc46:	70fb      	strb	r3, [r7, #3]
 800cc48:	460b      	mov	r3, r1
 800cc4a:	70bb      	strb	r3, [r7, #2]
 800cc4c:	4613      	mov	r3, r2
 800cc4e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc50:	2300      	movs	r3, #0
 800cc52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc54:	2300      	movs	r3, #0
 800cc56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cc5e:	78bb      	ldrb	r3, [r7, #2]
 800cc60:	883a      	ldrh	r2, [r7, #0]
 800cc62:	78f9      	ldrb	r1, [r7, #3]
 800cc64:	f7f8 fe7c 	bl	8005960 <HAL_PCD_EP_Open>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc6c:	7bfb      	ldrb	r3, [r7, #15]
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f000 f91c 	bl	800ceac <USBD_Get_USB_Status>
 800cc74:	4603      	mov	r3, r0
 800cc76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc78:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3710      	adds	r7, #16
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}

0800cc82 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cc82:	b580      	push	{r7, lr}
 800cc84:	b084      	sub	sp, #16
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	6078      	str	r0, [r7, #4]
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc92:	2300      	movs	r3, #0
 800cc94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cc9c:	78fa      	ldrb	r2, [r7, #3]
 800cc9e:	4611      	mov	r1, r2
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7f8 fec7 	bl	8005a34 <HAL_PCD_EP_Close>
 800cca6:	4603      	mov	r3, r0
 800cca8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ccaa:	7bfb      	ldrb	r3, [r7, #15]
 800ccac:	4618      	mov	r0, r3
 800ccae:	f000 f8fd 	bl	800ceac <USBD_Get_USB_Status>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ccb6:	7bbb      	ldrb	r3, [r7, #14]
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3710      	adds	r7, #16
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd80      	pop	{r7, pc}

0800ccc0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b084      	sub	sp, #16
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	460b      	mov	r3, r1
 800ccca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cccc:	2300      	movs	r3, #0
 800ccce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ccda:	78fa      	ldrb	r2, [r7, #3]
 800ccdc:	4611      	mov	r1, r2
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7f8 ff7f 	bl	8005be2 <HAL_PCD_EP_SetStall>
 800cce4:	4603      	mov	r3, r0
 800cce6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cce8:	7bfb      	ldrb	r3, [r7, #15]
 800ccea:	4618      	mov	r0, r3
 800ccec:	f000 f8de 	bl	800ceac <USBD_Get_USB_Status>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ccf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3710      	adds	r7, #16
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}

0800ccfe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ccfe:	b580      	push	{r7, lr}
 800cd00:	b084      	sub	sp, #16
 800cd02:	af00      	add	r7, sp, #0
 800cd04:	6078      	str	r0, [r7, #4]
 800cd06:	460b      	mov	r3, r1
 800cd08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cd18:	78fa      	ldrb	r2, [r7, #3]
 800cd1a:	4611      	mov	r1, r2
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f7f8 ffc3 	bl	8005ca8 <HAL_PCD_EP_ClrStall>
 800cd22:	4603      	mov	r3, r0
 800cd24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd26:	7bfb      	ldrb	r3, [r7, #15]
 800cd28:	4618      	mov	r0, r3
 800cd2a:	f000 f8bf 	bl	800ceac <USBD_Get_USB_Status>
 800cd2e:	4603      	mov	r3, r0
 800cd30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd32:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b085      	sub	sp, #20
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	460b      	mov	r3, r1
 800cd46:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cd4e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cd50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	da0b      	bge.n	800cd70 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cd58:	78fb      	ldrb	r3, [r7, #3]
 800cd5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cd5e:	68f9      	ldr	r1, [r7, #12]
 800cd60:	4613      	mov	r3, r2
 800cd62:	00db      	lsls	r3, r3, #3
 800cd64:	4413      	add	r3, r2
 800cd66:	009b      	lsls	r3, r3, #2
 800cd68:	440b      	add	r3, r1
 800cd6a:	3316      	adds	r3, #22
 800cd6c:	781b      	ldrb	r3, [r3, #0]
 800cd6e:	e00b      	b.n	800cd88 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cd70:	78fb      	ldrb	r3, [r7, #3]
 800cd72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cd76:	68f9      	ldr	r1, [r7, #12]
 800cd78:	4613      	mov	r3, r2
 800cd7a:	00db      	lsls	r3, r3, #3
 800cd7c:	4413      	add	r3, r2
 800cd7e:	009b      	lsls	r3, r3, #2
 800cd80:	440b      	add	r3, r1
 800cd82:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800cd86:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cd88:	4618      	mov	r0, r3
 800cd8a:	3714      	adds	r7, #20
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd92:	4770      	bx	lr

0800cd94 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b084      	sub	sp, #16
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
 800cd9c:	460b      	mov	r3, r1
 800cd9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cda0:	2300      	movs	r3, #0
 800cda2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cda4:	2300      	movs	r3, #0
 800cda6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cdae:	78fa      	ldrb	r2, [r7, #3]
 800cdb0:	4611      	mov	r1, r2
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f7f8 fdb0 	bl	8005918 <HAL_PCD_SetAddress>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdbc:	7bfb      	ldrb	r3, [r7, #15]
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f000 f874 	bl	800ceac <USBD_Get_USB_Status>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	3710      	adds	r7, #16
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}

0800cdd2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cdd2:	b580      	push	{r7, lr}
 800cdd4:	b086      	sub	sp, #24
 800cdd6:	af00      	add	r7, sp, #0
 800cdd8:	60f8      	str	r0, [r7, #12]
 800cdda:	607a      	str	r2, [r7, #4]
 800cddc:	603b      	str	r3, [r7, #0]
 800cdde:	460b      	mov	r3, r1
 800cde0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cde2:	2300      	movs	r3, #0
 800cde4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cde6:	2300      	movs	r3, #0
 800cde8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cdf0:	7af9      	ldrb	r1, [r7, #11]
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	f7f8 feba 	bl	8005b6e <HAL_PCD_EP_Transmit>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdfe:	7dfb      	ldrb	r3, [r7, #23]
 800ce00:	4618      	mov	r0, r3
 800ce02:	f000 f853 	bl	800ceac <USBD_Get_USB_Status>
 800ce06:	4603      	mov	r3, r0
 800ce08:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ce0a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3718      	adds	r7, #24
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b086      	sub	sp, #24
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	60f8      	str	r0, [r7, #12]
 800ce1c:	607a      	str	r2, [r7, #4]
 800ce1e:	603b      	str	r3, [r7, #0]
 800ce20:	460b      	mov	r3, r1
 800ce22:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce24:	2300      	movs	r3, #0
 800ce26:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ce32:	7af9      	ldrb	r1, [r7, #11]
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	f7f8 fe46 	bl	8005ac8 <HAL_PCD_EP_Receive>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce40:	7dfb      	ldrb	r3, [r7, #23]
 800ce42:	4618      	mov	r0, r3
 800ce44:	f000 f832 	bl	800ceac <USBD_Get_USB_Status>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ce4c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3718      	adds	r7, #24
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}

0800ce56 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce56:	b580      	push	{r7, lr}
 800ce58:	b082      	sub	sp, #8
 800ce5a:	af00      	add	r7, sp, #0
 800ce5c:	6078      	str	r0, [r7, #4]
 800ce5e:	460b      	mov	r3, r1
 800ce60:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce68:	78fa      	ldrb	r2, [r7, #3]
 800ce6a:	4611      	mov	r1, r2
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f7f8 fe66 	bl	8005b3e <HAL_PCD_EP_GetRxCount>
 800ce72:	4603      	mov	r3, r0
}
 800ce74:	4618      	mov	r0, r3
 800ce76:	3708      	adds	r7, #8
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	bd80      	pop	{r7, pc}

0800ce7c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b083      	sub	sp, #12
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ce84:	4b03      	ldr	r3, [pc, #12]	@ (800ce94 <USBD_static_malloc+0x18>)
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	370c      	adds	r7, #12
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
 800ce92:	bf00      	nop
 800ce94:	20006678 	.word	0x20006678

0800ce98 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]

}
 800cea0:	bf00      	nop
 800cea2:	370c      	adds	r7, #12
 800cea4:	46bd      	mov	sp, r7
 800cea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceaa:	4770      	bx	lr

0800ceac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ceba:	79fb      	ldrb	r3, [r7, #7]
 800cebc:	2b03      	cmp	r3, #3
 800cebe:	d817      	bhi.n	800cef0 <USBD_Get_USB_Status+0x44>
 800cec0:	a201      	add	r2, pc, #4	@ (adr r2, 800cec8 <USBD_Get_USB_Status+0x1c>)
 800cec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec6:	bf00      	nop
 800cec8:	0800ced9 	.word	0x0800ced9
 800cecc:	0800cedf 	.word	0x0800cedf
 800ced0:	0800cee5 	.word	0x0800cee5
 800ced4:	0800ceeb 	.word	0x0800ceeb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ced8:	2300      	movs	r3, #0
 800ceda:	73fb      	strb	r3, [r7, #15]
    break;
 800cedc:	e00b      	b.n	800cef6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cede:	2303      	movs	r3, #3
 800cee0:	73fb      	strb	r3, [r7, #15]
    break;
 800cee2:	e008      	b.n	800cef6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cee4:	2301      	movs	r3, #1
 800cee6:	73fb      	strb	r3, [r7, #15]
    break;
 800cee8:	e005      	b.n	800cef6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ceea:	2303      	movs	r3, #3
 800ceec:	73fb      	strb	r3, [r7, #15]
    break;
 800ceee:	e002      	b.n	800cef6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cef0:	2303      	movs	r3, #3
 800cef2:	73fb      	strb	r3, [r7, #15]
    break;
 800cef4:	bf00      	nop
  }
  return usb_status;
 800cef6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	3714      	adds	r7, #20
 800cefc:	46bd      	mov	sp, r7
 800cefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf02:	4770      	bx	lr

0800cf04 <DataHist_parameters>:
 800cf04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf08:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800cf0a:	9f06      	ldr	r7, [sp, #24]
 800cf0c:	7020      	strb	r0, [r4, #0]
 800cf0e:	6808      	ldr	r0, [r1, #0]
 800cf10:	6060      	str	r0, [r4, #4]
 800cf12:	6848      	ldr	r0, [r1, #4]
 800cf14:	60a0      	str	r0, [r4, #8]
 800cf16:	6888      	ldr	r0, [r1, #8]
 800cf18:	60e0      	str	r0, [r4, #12]
 800cf1a:	68c8      	ldr	r0, [r1, #12]
 800cf1c:	6120      	str	r0, [r4, #16]
 800cf1e:	6908      	ldr	r0, [r1, #16]
 800cf20:	6160      	str	r0, [r4, #20]
 800cf22:	6948      	ldr	r0, [r1, #20]
 800cf24:	61a0      	str	r0, [r4, #24]
 800cf26:	6988      	ldr	r0, [r1, #24]
 800cf28:	61e0      	str	r0, [r4, #28]
 800cf2a:	69c8      	ldr	r0, [r1, #28]
 800cf2c:	6220      	str	r0, [r4, #32]
 800cf2e:	6a09      	ldr	r1, [r1, #32]
 800cf30:	6261      	str	r1, [r4, #36]	@ 0x24
 800cf32:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800cf36:	8811      	ldrh	r1, [r2, #0]
 800cf38:	edd2 7a01 	vldr	s15, [r2, #4]
 800cf3c:	8521      	strh	r1, [r4, #40]	@ 0x28
 800cf3e:	3280      	adds	r2, #128	@ 0x80
 800cf40:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800cf44:	f04f 0e00 	mov.w	lr, #0
 800cf48:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800cf4c:	4640      	mov	r0, r8
 800cf4e:	f851 cb04 	ldr.w	ip, [r1], #4
 800cf52:	f840 cb04 	str.w	ip, [r0], #4
 800cf56:	4291      	cmp	r1, r2
 800cf58:	d1f9      	bne.n	800cf4e <DataHist_parameters+0x4a>
 800cf5a:	f10e 0e1e 	add.w	lr, lr, #30
 800cf5e:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800cf62:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800cf66:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800cf6a:	d1ed      	bne.n	800cf48 <DataHist_parameters+0x44>
 800cf6c:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800cf70:	881a      	ldrh	r2, [r3, #0]
 800cf72:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800cf76:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800cf7a:	3380      	adds	r3, #128	@ 0x80
 800cf7c:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800cf80:	f04f 0c00 	mov.w	ip, #0
 800cf84:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800cf88:	4671      	mov	r1, lr
 800cf8a:	f852 0b04 	ldr.w	r0, [r2], #4
 800cf8e:	f841 0b04 	str.w	r0, [r1], #4
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d1f9      	bne.n	800cf8a <DataHist_parameters+0x86>
 800cf96:	f10c 0c1e 	add.w	ip, ip, #30
 800cf9a:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800cf9e:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800cfa2:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800cfa6:	d1ed      	bne.n	800cf84 <DataHist_parameters+0x80>
 800cfa8:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800cfac:	883b      	ldrh	r3, [r7, #0]
 800cfae:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800cfb2:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800cfb6:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800cfba:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800cfbe:	2700      	movs	r7, #0
 800cfc0:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cfc4:	4662      	mov	r2, ip
 800cfc6:	f853 1b04 	ldr.w	r1, [r3], #4
 800cfca:	f842 1b04 	str.w	r1, [r2], #4
 800cfce:	4298      	cmp	r0, r3
 800cfd0:	d1f9      	bne.n	800cfc6 <DataHist_parameters+0xc2>
 800cfd2:	371e      	adds	r7, #30
 800cfd4:	2f5a      	cmp	r7, #90	@ 0x5a
 800cfd6:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800cfda:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cfde:	d1ef      	bne.n	800cfc0 <DataHist_parameters+0xbc>
 800cfe0:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800cfe4:	8833      	ldrh	r3, [r6, #0]
 800cfe6:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800cfea:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800cfee:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800cff2:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800cff6:	2600      	movs	r6, #0
 800cff8:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cffc:	463a      	mov	r2, r7
 800cffe:	f853 1b04 	ldr.w	r1, [r3], #4
 800d002:	f842 1b04 	str.w	r1, [r2], #4
 800d006:	4298      	cmp	r0, r3
 800d008:	d1f9      	bne.n	800cffe <DataHist_parameters+0xfa>
 800d00a:	361e      	adds	r6, #30
 800d00c:	2e5a      	cmp	r6, #90	@ 0x5a
 800d00e:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800d012:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800d016:	d1ef      	bne.n	800cff8 <DataHist_parameters+0xf4>
 800d018:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800d01c:	69aa      	ldr	r2, [r5, #24]
 800d01e:	f8c3 c004 	str.w	ip, [r3, #4]
 800d022:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800d026:	7829      	ldrb	r1, [r5, #0]
 800d028:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800d02c:	619a      	str	r2, [r3, #24]
 800d02e:	686a      	ldr	r2, [r5, #4]
 800d030:	605a      	str	r2, [r3, #4]
 800d032:	68aa      	ldr	r2, [r5, #8]
 800d034:	609a      	str	r2, [r3, #8]
 800d036:	68ea      	ldr	r2, [r5, #12]
 800d038:	60da      	str	r2, [r3, #12]
 800d03a:	692a      	ldr	r2, [r5, #16]
 800d03c:	611a      	str	r2, [r3, #16]
 800d03e:	696a      	ldr	r2, [r5, #20]
 800d040:	615a      	str	r2, [r3, #20]
 800d042:	69ea      	ldr	r2, [r5, #28]
 800d044:	61da      	str	r2, [r3, #28]
 800d046:	6a2a      	ldr	r2, [r5, #32]
 800d048:	621a      	str	r2, [r3, #32]
 800d04a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800d04c:	625a      	str	r2, [r3, #36]	@ 0x24
 800d04e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800d050:	629a      	str	r2, [r3, #40]	@ 0x28
 800d052:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800d054:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d056:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d05a:	bf00      	nop

0800d05c <rotVect>:
 800d05c:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800d060:	ed92 7a01 	vldr	s14, [r2, #4]
 800d064:	ed92 6a00 	vldr	s12, [r2]
 800d068:	ee07 3a90 	vmov	s15, r3
 800d06c:	f991 3000 	ldrsb.w	r3, [r1]
 800d070:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d074:	ee06 3a90 	vmov	s13, r3
 800d078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d07c:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800d080:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d084:	ee07 3a10 	vmov	s14, r3
 800d088:	eee6 7a86 	vfma.f32	s15, s13, s12
 800d08c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d090:	edd2 6a02 	vldr	s13, [r2, #8]
 800d094:	eee7 7a26 	vfma.f32	s15, s14, s13
 800d098:	edc0 7a00 	vstr	s15, [r0]
 800d09c:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800d0a0:	ed92 7a01 	vldr	s14, [r2, #4]
 800d0a4:	ed92 6a00 	vldr	s12, [r2]
 800d0a8:	ee07 3a90 	vmov	s15, r3
 800d0ac:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800d0b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0b4:	ee06 3a90 	vmov	s13, r3
 800d0b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0bc:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800d0c0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d0c4:	ee07 3a10 	vmov	s14, r3
 800d0c8:	eee6 7a86 	vfma.f32	s15, s13, s12
 800d0cc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d0d0:	edd2 6a02 	vldr	s13, [r2, #8]
 800d0d4:	eee7 7a26 	vfma.f32	s15, s14, s13
 800d0d8:	edc0 7a01 	vstr	s15, [r0, #4]
 800d0dc:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800d0e0:	ed92 7a01 	vldr	s14, [r2, #4]
 800d0e4:	ed92 6a00 	vldr	s12, [r2]
 800d0e8:	ee07 3a90 	vmov	s15, r3
 800d0ec:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800d0f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0f4:	ee06 3a90 	vmov	s13, r3
 800d0f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0fc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d100:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800d104:	eee6 7a86 	vfma.f32	s15, s13, s12
 800d108:	ee07 3a10 	vmov	s14, r3
 800d10c:	edd2 6a02 	vldr	s13, [r2, #8]
 800d110:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d114:	eee7 7a26 	vfma.f32	s15, s14, s13
 800d118:	edc0 7a02 	vstr	s15, [r0, #8]
 800d11c:	4770      	bx	lr
 800d11e:	bf00      	nop

0800d120 <findAxis>:
 800d120:	f990 3000 	ldrsb.w	r3, [r0]
 800d124:	2b01      	cmp	r3, #1
 800d126:	d027      	beq.n	800d178 <findAxis+0x58>
 800d128:	3301      	adds	r3, #1
 800d12a:	d00e      	beq.n	800d14a <findAxis+0x2a>
 800d12c:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800d130:	2b01      	cmp	r3, #1
 800d132:	d053      	beq.n	800d1dc <findAxis+0xbc>
 800d134:	3301      	adds	r3, #1
 800d136:	d048      	beq.n	800d1ca <findAxis+0xaa>
 800d138:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800d13c:	2b01      	cmp	r3, #1
 800d13e:	d053      	beq.n	800d1e8 <findAxis+0xc8>
 800d140:	3301      	adds	r3, #1
 800d142:	d104      	bne.n	800d14e <findAxis+0x2e>
 800d144:	2364      	movs	r3, #100	@ 0x64
 800d146:	700b      	strb	r3, [r1, #0]
 800d148:	e001      	b.n	800d14e <findAxis+0x2e>
 800d14a:	2377      	movs	r3, #119	@ 0x77
 800d14c:	700b      	strb	r3, [r1, #0]
 800d14e:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800d152:	2b01      	cmp	r3, #1
 800d154:	d016      	beq.n	800d184 <findAxis+0x64>
 800d156:	3301      	adds	r3, #1
 800d158:	d02e      	beq.n	800d1b8 <findAxis+0x98>
 800d15a:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d039      	beq.n	800d1d6 <findAxis+0xb6>
 800d162:	3301      	adds	r3, #1
 800d164:	d034      	beq.n	800d1d0 <findAxis+0xb0>
 800d166:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d03f      	beq.n	800d1ee <findAxis+0xce>
 800d16e:	3301      	adds	r3, #1
 800d170:	d10a      	bne.n	800d188 <findAxis+0x68>
 800d172:	2364      	movs	r3, #100	@ 0x64
 800d174:	704b      	strb	r3, [r1, #1]
 800d176:	e007      	b.n	800d188 <findAxis+0x68>
 800d178:	2365      	movs	r3, #101	@ 0x65
 800d17a:	700b      	strb	r3, [r1, #0]
 800d17c:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d1e8      	bne.n	800d156 <findAxis+0x36>
 800d184:	2365      	movs	r3, #101	@ 0x65
 800d186:	704b      	strb	r3, [r1, #1]
 800d188:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d010      	beq.n	800d1b2 <findAxis+0x92>
 800d190:	3301      	adds	r3, #1
 800d192:	d014      	beq.n	800d1be <findAxis+0x9e>
 800d194:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d022      	beq.n	800d1e2 <findAxis+0xc2>
 800d19c:	3301      	adds	r3, #1
 800d19e:	d011      	beq.n	800d1c4 <findAxis+0xa4>
 800d1a0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	d025      	beq.n	800d1f4 <findAxis+0xd4>
 800d1a8:	3301      	adds	r3, #1
 800d1aa:	bf04      	itt	eq
 800d1ac:	2364      	moveq	r3, #100	@ 0x64
 800d1ae:	708b      	strbeq	r3, [r1, #2]
 800d1b0:	4770      	bx	lr
 800d1b2:	2365      	movs	r3, #101	@ 0x65
 800d1b4:	708b      	strb	r3, [r1, #2]
 800d1b6:	4770      	bx	lr
 800d1b8:	2377      	movs	r3, #119	@ 0x77
 800d1ba:	704b      	strb	r3, [r1, #1]
 800d1bc:	e7e4      	b.n	800d188 <findAxis+0x68>
 800d1be:	2377      	movs	r3, #119	@ 0x77
 800d1c0:	708b      	strb	r3, [r1, #2]
 800d1c2:	4770      	bx	lr
 800d1c4:	2373      	movs	r3, #115	@ 0x73
 800d1c6:	708b      	strb	r3, [r1, #2]
 800d1c8:	4770      	bx	lr
 800d1ca:	2373      	movs	r3, #115	@ 0x73
 800d1cc:	700b      	strb	r3, [r1, #0]
 800d1ce:	e7be      	b.n	800d14e <findAxis+0x2e>
 800d1d0:	2373      	movs	r3, #115	@ 0x73
 800d1d2:	704b      	strb	r3, [r1, #1]
 800d1d4:	e7d8      	b.n	800d188 <findAxis+0x68>
 800d1d6:	236e      	movs	r3, #110	@ 0x6e
 800d1d8:	704b      	strb	r3, [r1, #1]
 800d1da:	e7d5      	b.n	800d188 <findAxis+0x68>
 800d1dc:	236e      	movs	r3, #110	@ 0x6e
 800d1de:	700b      	strb	r3, [r1, #0]
 800d1e0:	e7b5      	b.n	800d14e <findAxis+0x2e>
 800d1e2:	236e      	movs	r3, #110	@ 0x6e
 800d1e4:	708b      	strb	r3, [r1, #2]
 800d1e6:	4770      	bx	lr
 800d1e8:	2375      	movs	r3, #117	@ 0x75
 800d1ea:	700b      	strb	r3, [r1, #0]
 800d1ec:	e7af      	b.n	800d14e <findAxis+0x2e>
 800d1ee:	2375      	movs	r3, #117	@ 0x75
 800d1f0:	704b      	strb	r3, [r1, #1]
 800d1f2:	e7c9      	b.n	800d188 <findAxis+0x68>
 800d1f4:	2375      	movs	r3, #117	@ 0x75
 800d1f6:	708b      	strb	r3, [r1, #2]
 800d1f8:	4770      	bx	lr
 800d1fa:	bf00      	nop
 800d1fc:	0000      	movs	r0, r0
	...

0800d200 <findDirection>:
 800d200:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800d204:	ed2d 8b06 	vpush	{d8-d10}
 800d208:	eef0 9ae0 	vabs.f32	s19, s1
 800d20c:	eeb0 9a40 	vmov.f32	s18, s0
 800d210:	4604      	mov	r4, r0
 800d212:	ee19 0a90 	vmov	r0, s19
 800d216:	eeb0 8a41 	vmov.f32	s16, s2
 800d21a:	eef0 8a60 	vmov.f32	s17, s1
 800d21e:	eeb0 aac9 	vabs.f32	s20, s18
 800d222:	f7f3 f935 	bl	8000490 <__aeabi_f2d>
 800d226:	eeb4 aae9 	vcmpe.f32	s20, s19
 800d22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d22e:	4606      	mov	r6, r0
 800d230:	460f      	mov	r7, r1
 800d232:	eef0 aac8 	vabs.f32	s21, s16
 800d236:	dd32      	ble.n	800d29e <findDirection+0x9e>
 800d238:	eeb4 aaea 	vcmpe.f32	s20, s21
 800d23c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d240:	dd2d      	ble.n	800d29e <findDirection+0x9e>
 800d242:	a36b      	add	r3, pc, #428	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d248:	f7f3 f97a 	bl	8000540 <__aeabi_dmul>
 800d24c:	4680      	mov	r8, r0
 800d24e:	ee1a 0a10 	vmov	r0, s20
 800d252:	4689      	mov	r9, r1
 800d254:	f7f3 f91c 	bl	8000490 <__aeabi_f2d>
 800d258:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800d25c:	4606      	mov	r6, r0
 800d25e:	460f      	mov	r7, r1
 800d260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d264:	4640      	mov	r0, r8
 800d266:	4649      	mov	r1, r9
 800d268:	4632      	mov	r2, r6
 800d26a:	463b      	mov	r3, r7
 800d26c:	dd76      	ble.n	800d35c <findDirection+0x15c>
 800d26e:	f7f3 fbd9 	bl	8000a24 <__aeabi_dcmplt>
 800d272:	b178      	cbz	r0, 800d294 <findDirection+0x94>
 800d274:	ee1a 0a90 	vmov	r0, s21
 800d278:	f7f3 f90a 	bl	8000490 <__aeabi_f2d>
 800d27c:	a35c      	add	r3, pc, #368	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d282:	f7f3 f95d 	bl	8000540 <__aeabi_dmul>
 800d286:	4632      	mov	r2, r6
 800d288:	463b      	mov	r3, r7
 800d28a:	f7f3 fbcb 	bl	8000a24 <__aeabi_dcmplt>
 800d28e:	2800      	cmp	r0, #0
 800d290:	bf18      	it	ne
 800d292:	2404      	movne	r4, #4
 800d294:	ecbd 8b06 	vpop	{d8-d10}
 800d298:	4620      	mov	r0, r4
 800d29a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d29e:	eef4 9aea 	vcmpe.f32	s19, s21
 800d2a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2a6:	dd28      	ble.n	800d2fa <findDirection+0xfa>
 800d2a8:	ee1a 0a10 	vmov	r0, s20
 800d2ac:	f7f3 f8f0 	bl	8000490 <__aeabi_f2d>
 800d2b0:	a34f      	add	r3, pc, #316	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b6:	f7f3 f943 	bl	8000540 <__aeabi_dmul>
 800d2ba:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800d2be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2c2:	4632      	mov	r2, r6
 800d2c4:	463b      	mov	r3, r7
 800d2c6:	dd5e      	ble.n	800d386 <findDirection+0x186>
 800d2c8:	f7f3 fbac 	bl	8000a24 <__aeabi_dcmplt>
 800d2cc:	2800      	cmp	r0, #0
 800d2ce:	d0e1      	beq.n	800d294 <findDirection+0x94>
 800d2d0:	ee1a 0a90 	vmov	r0, s21
 800d2d4:	f7f3 f8dc 	bl	8000490 <__aeabi_f2d>
 800d2d8:	a345      	add	r3, pc, #276	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2de:	f7f3 f92f 	bl	8000540 <__aeabi_dmul>
 800d2e2:	4632      	mov	r2, r6
 800d2e4:	463b      	mov	r3, r7
 800d2e6:	f7f3 fb9d 	bl	8000a24 <__aeabi_dcmplt>
 800d2ea:	ecbd 8b06 	vpop	{d8-d10}
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	bf18      	it	ne
 800d2f2:	2401      	movne	r4, #1
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d2fa:	ee1a 0a90 	vmov	r0, s21
 800d2fe:	f7f3 f8c7 	bl	8000490 <__aeabi_f2d>
 800d302:	4602      	mov	r2, r0
 800d304:	460b      	mov	r3, r1
 800d306:	4630      	mov	r0, r6
 800d308:	4639      	mov	r1, r7
 800d30a:	4616      	mov	r6, r2
 800d30c:	461f      	mov	r7, r3
 800d30e:	a338      	add	r3, pc, #224	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d314:	f7f3 f914 	bl	8000540 <__aeabi_dmul>
 800d318:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d320:	4602      	mov	r2, r0
 800d322:	460b      	mov	r3, r1
 800d324:	4630      	mov	r0, r6
 800d326:	4639      	mov	r1, r7
 800d328:	dd46      	ble.n	800d3b8 <findDirection+0x1b8>
 800d32a:	f7f3 fb99 	bl	8000a60 <__aeabi_dcmpgt>
 800d32e:	2800      	cmp	r0, #0
 800d330:	d0b0      	beq.n	800d294 <findDirection+0x94>
 800d332:	ee1a 0a10 	vmov	r0, s20
 800d336:	f7f3 f8ab 	bl	8000490 <__aeabi_f2d>
 800d33a:	a32d      	add	r3, pc, #180	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d340:	f7f3 f8fe 	bl	8000540 <__aeabi_dmul>
 800d344:	4632      	mov	r2, r6
 800d346:	463b      	mov	r3, r7
 800d348:	f7f3 fb6c 	bl	8000a24 <__aeabi_dcmplt>
 800d34c:	ecbd 8b06 	vpop	{d8-d10}
 800d350:	2800      	cmp	r0, #0
 800d352:	bf18      	it	ne
 800d354:	2400      	movne	r4, #0
 800d356:	4620      	mov	r0, r4
 800d358:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d35c:	f7f3 fb62 	bl	8000a24 <__aeabi_dcmplt>
 800d360:	2800      	cmp	r0, #0
 800d362:	d097      	beq.n	800d294 <findDirection+0x94>
 800d364:	ee1a 0a90 	vmov	r0, s21
 800d368:	f7f3 f892 	bl	8000490 <__aeabi_f2d>
 800d36c:	a320      	add	r3, pc, #128	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d372:	f7f3 f8e5 	bl	8000540 <__aeabi_dmul>
 800d376:	4632      	mov	r2, r6
 800d378:	463b      	mov	r3, r7
 800d37a:	f7f3 fb53 	bl	8000a24 <__aeabi_dcmplt>
 800d37e:	2800      	cmp	r0, #0
 800d380:	bf18      	it	ne
 800d382:	2405      	movne	r4, #5
 800d384:	e786      	b.n	800d294 <findDirection+0x94>
 800d386:	f7f3 fb4d 	bl	8000a24 <__aeabi_dcmplt>
 800d38a:	2800      	cmp	r0, #0
 800d38c:	d082      	beq.n	800d294 <findDirection+0x94>
 800d38e:	ee1a 0a90 	vmov	r0, s21
 800d392:	f7f3 f87d 	bl	8000490 <__aeabi_f2d>
 800d396:	a316      	add	r3, pc, #88	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d39c:	f7f3 f8d0 	bl	8000540 <__aeabi_dmul>
 800d3a0:	4632      	mov	r2, r6
 800d3a2:	463b      	mov	r3, r7
 800d3a4:	f7f3 fb3e 	bl	8000a24 <__aeabi_dcmplt>
 800d3a8:	ecbd 8b06 	vpop	{d8-d10}
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	bf18      	it	ne
 800d3b0:	2403      	movne	r4, #3
 800d3b2:	4620      	mov	r0, r4
 800d3b4:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d3b8:	f7f3 fb52 	bl	8000a60 <__aeabi_dcmpgt>
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	f43f af69 	beq.w	800d294 <findDirection+0x94>
 800d3c2:	ee1a 0a10 	vmov	r0, s20
 800d3c6:	f7f3 f863 	bl	8000490 <__aeabi_f2d>
 800d3ca:	a309      	add	r3, pc, #36	@ (adr r3, 800d3f0 <findDirection+0x1f0>)
 800d3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d0:	f7f3 f8b6 	bl	8000540 <__aeabi_dmul>
 800d3d4:	4632      	mov	r2, r6
 800d3d6:	463b      	mov	r3, r7
 800d3d8:	f7f3 fb24 	bl	8000a24 <__aeabi_dcmplt>
 800d3dc:	ecbd 8b06 	vpop	{d8-d10}
 800d3e0:	2800      	cmp	r0, #0
 800d3e2:	bf18      	it	ne
 800d3e4:	2402      	movne	r4, #2
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d3ec:	f3af 8000 	nop.w
 800d3f0:	e0000000 	.word	0xe0000000
 800d3f4:	3ff6b851 	.word	0x3ff6b851

0800d3f8 <updateOrientation>:
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	6003      	str	r3, [r0, #0]
 800d3fc:	6043      	str	r3, [r0, #4]
 800d3fe:	7203      	strb	r3, [r0, #8]
 800d400:	780b      	ldrb	r3, [r1, #0]
 800d402:	f891 c001 	ldrb.w	ip, [r1, #1]
 800d406:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800d40a:	2a17      	cmp	r2, #23
 800d40c:	bf98      	it	ls
 800d40e:	3320      	addls	r3, #32
 800d410:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800d414:	bf98      	it	ls
 800d416:	b2db      	uxtbls	r3, r3
 800d418:	2a17      	cmp	r2, #23
 800d41a:	788a      	ldrb	r2, [r1, #2]
 800d41c:	bf98      	it	ls
 800d41e:	f10c 0c20 	addls.w	ip, ip, #32
 800d422:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800d426:	bf98      	it	ls
 800d428:	fa5f fc8c 	uxtbls.w	ip, ip
 800d42c:	2917      	cmp	r1, #23
 800d42e:	bf98      	it	ls
 800d430:	3220      	addls	r2, #32
 800d432:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800d436:	bf98      	it	ls
 800d438:	b2d2      	uxtbls	r2, r2
 800d43a:	2b13      	cmp	r3, #19
 800d43c:	d80d      	bhi.n	800d45a <updateOrientation+0x62>
 800d43e:	e8df f003 	tbb	[pc, r3]
 800d442:	3734      	.short	0x3734
 800d444:	0c0c0c0c 	.word	0x0c0c0c0c
 800d448:	0c0c0c0c 	.word	0x0c0c0c0c
 800d44c:	0c0c0c0a 	.word	0x0c0c0c0a
 800d450:	3d0c3a0c 	.word	0x3d0c3a0c
 800d454:	310c      	.short	0x310c
 800d456:	2301      	movs	r3, #1
 800d458:	70c3      	strb	r3, [r0, #3]
 800d45a:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800d45e:	f1bc 0f13 	cmp.w	ip, #19
 800d462:	d80d      	bhi.n	800d480 <updateOrientation+0x88>
 800d464:	e8df f00c 	tbb	[pc, ip]
 800d468:	0c0c392d 	.word	0x0c0c392d
 800d46c:	0c0c0c0c 	.word	0x0c0c0c0c
 800d470:	0c0a0c0c 	.word	0x0c0a0c0c
 800d474:	3c0c0c0c 	.word	0x3c0c0c0c
 800d478:	420c3f0c 	.word	0x420c3f0c
 800d47c:	2301      	movs	r3, #1
 800d47e:	7103      	strb	r3, [r0, #4]
 800d480:	3a64      	subs	r2, #100	@ 0x64
 800d482:	2a13      	cmp	r2, #19
 800d484:	d80d      	bhi.n	800d4a2 <updateOrientation+0xaa>
 800d486:	e8df f002 	tbb	[pc, r2]
 800d48a:	340a      	.short	0x340a
 800d48c:	0c0c0c0c 	.word	0x0c0c0c0c
 800d490:	0c0c0c0c 	.word	0x0c0c0c0c
 800d494:	0c0c0c37 	.word	0x0c0c0c37
 800d498:	250c220c 	.word	0x250c220c
 800d49c:	1f0c      	.short	0x1f0c
 800d49e:	23ff      	movs	r3, #255	@ 0xff
 800d4a0:	7203      	strb	r3, [r0, #8]
 800d4a2:	4770      	bx	lr
 800d4a4:	23ff      	movs	r3, #255	@ 0xff
 800d4a6:	7003      	strb	r3, [r0, #0]
 800d4a8:	e7d7      	b.n	800d45a <updateOrientation+0x62>
 800d4aa:	23ff      	movs	r3, #255	@ 0xff
 800d4ac:	7183      	strb	r3, [r0, #6]
 800d4ae:	e7d4      	b.n	800d45a <updateOrientation+0x62>
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	7003      	strb	r3, [r0, #0]
 800d4b4:	e7d1      	b.n	800d45a <updateOrientation+0x62>
 800d4b6:	23ff      	movs	r3, #255	@ 0xff
 800d4b8:	70c3      	strb	r3, [r0, #3]
 800d4ba:	e7ce      	b.n	800d45a <updateOrientation+0x62>
 800d4bc:	2301      	movs	r3, #1
 800d4be:	7183      	strb	r3, [r0, #6]
 800d4c0:	e7cb      	b.n	800d45a <updateOrientation+0x62>
 800d4c2:	23ff      	movs	r3, #255	@ 0xff
 800d4c4:	71c3      	strb	r3, [r0, #7]
 800d4c6:	e7db      	b.n	800d480 <updateOrientation+0x88>
 800d4c8:	23ff      	movs	r3, #255	@ 0xff
 800d4ca:	7083      	strb	r3, [r0, #2]
 800d4cc:	4770      	bx	lr
 800d4ce:	23ff      	movs	r3, #255	@ 0xff
 800d4d0:	7143      	strb	r3, [r0, #5]
 800d4d2:	4770      	bx	lr
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	7203      	strb	r3, [r0, #8]
 800d4d8:	4770      	bx	lr
 800d4da:	2301      	movs	r3, #1
 800d4dc:	7043      	strb	r3, [r0, #1]
 800d4de:	e7cf      	b.n	800d480 <updateOrientation+0x88>
 800d4e0:	23ff      	movs	r3, #255	@ 0xff
 800d4e2:	7103      	strb	r3, [r0, #4]
 800d4e4:	e7cc      	b.n	800d480 <updateOrientation+0x88>
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	71c3      	strb	r3, [r0, #7]
 800d4ea:	e7c9      	b.n	800d480 <updateOrientation+0x88>
 800d4ec:	23ff      	movs	r3, #255	@ 0xff
 800d4ee:	7043      	strb	r3, [r0, #1]
 800d4f0:	e7c6      	b.n	800d480 <updateOrientation+0x88>
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	7083      	strb	r3, [r0, #2]
 800d4f6:	4770      	bx	lr
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	7143      	strb	r3, [r0, #5]
 800d4fc:	4770      	bx	lr
 800d4fe:	bf00      	nop

0800d500 <qmult>:
 800d500:	ed91 2a03 	vldr	s4, [r1, #12]
 800d504:	ed90 3a01 	vldr	s6, [r0, #4]
 800d508:	edd0 5a02 	vldr	s11, [r0, #8]
 800d50c:	edd1 4a01 	vldr	s9, [r1, #4]
 800d510:	ed90 4a00 	vldr	s8, [r0]
 800d514:	ed91 5a02 	vldr	s10, [r1, #8]
 800d518:	edd1 3a00 	vldr	s7, [r1]
 800d51c:	edd0 2a03 	vldr	s5, [r0, #12]
 800d520:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800d524:	ee62 6a03 	vmul.f32	s13, s4, s6
 800d528:	ee22 7a25 	vmul.f32	s14, s4, s11
 800d52c:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800d530:	eea4 6a02 	vfma.f32	s12, s8, s4
 800d534:	eee4 6a05 	vfma.f32	s13, s8, s10
 800d538:	eea3 7a23 	vfma.f32	s14, s6, s7
 800d53c:	eee4 7a63 	vfms.f32	s15, s8, s7
 800d540:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800d544:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800d548:	eea5 7a22 	vfma.f32	s14, s10, s5
 800d54c:	eee2 7a22 	vfma.f32	s15, s4, s5
 800d550:	eea3 6a45 	vfms.f32	s12, s6, s10
 800d554:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800d558:	eea4 7a64 	vfms.f32	s14, s8, s9
 800d55c:	eee5 7a65 	vfms.f32	s15, s10, s11
 800d560:	ed82 6a00 	vstr	s12, [r2]
 800d564:	edc2 6a01 	vstr	s13, [r2, #4]
 800d568:	ed82 7a02 	vstr	s14, [r2, #8]
 800d56c:	edc2 7a03 	vstr	s15, [r2, #12]
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop

0800d574 <dataDerivative5>:
 800d574:	ed90 7a02 	vldr	s14, [r0, #8]
 800d578:	edd0 7a05 	vldr	s15, [r0, #20]
 800d57c:	ed90 5a04 	vldr	s10, [r0, #16]
 800d580:	edd0 3a00 	vldr	s7, [r0]
 800d584:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800d588:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800d58c:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800d590:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800d594:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800d598:	ed90 7a01 	vldr	s14, [r0, #4]
 800d59c:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800d5a0:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800d5a4:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d5a8:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800d5ac:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800d5fc <dataDerivative5+0x88>
 800d5b0:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800d5b4:	eee4 7a25 	vfma.f32	s15, s8, s11
 800d5b8:	eeb0 6a66 	vmov.f32	s12, s13
 800d5bc:	ee77 6a05 	vadd.f32	s13, s14, s10
 800d5c0:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800d5c4:	ee20 7a24 	vmul.f32	s14, s0, s9
 800d5c8:	eee5 6a25 	vfma.f32	s13, s10, s11
 800d5cc:	edd0 4a03 	vldr	s9, [r0, #12]
 800d5d0:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800d5d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5d8:	ee36 6a64 	vsub.f32	s12, s12, s9
 800d5dc:	ee66 6a87 	vmul.f32	s13, s13, s14
 800d5e0:	eea5 6a25 	vfma.f32	s12, s10, s11
 800d5e4:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800d5e8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d5ec:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800d5f0:	eea7 0a07 	vfma.f32	s0, s14, s14
 800d5f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d5f8:	4770      	bx	lr
 800d5fa:	bf00      	nop
 800d5fc:	3dcccccd 	.word	0x3dcccccd

0800d600 <b_dcm2q>:
 800d600:	ed90 5a08 	vldr	s10, [r0, #32]
 800d604:	edd0 7a00 	vldr	s15, [r0]
 800d608:	edd0 6a04 	vldr	s13, [r0, #16]
 800d60c:	ee37 7a85 	vadd.f32	s14, s15, s10
 800d610:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800d614:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d618:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d61c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d624:	bfc5      	ittet	gt
 800d626:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800d62a:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800d62e:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800d73c <b_dcm2q+0x13c>
 800d632:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800d636:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d63a:	ee35 6a47 	vsub.f32	s12, s10, s14
 800d63e:	ee35 7a07 	vadd.f32	s14, s10, s14
 800d642:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800d646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d64a:	bfc5      	ittet	gt
 800d64c:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800d650:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800d654:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800d73c <b_dcm2q+0x13c>
 800d658:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800d65c:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d660:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800d664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d668:	dd5b      	ble.n	800d722 <b_dcm2q+0x122>
 800d66a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d66e:	ee37 7a24 	vadd.f32	s14, s14, s9
 800d672:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d676:	eef1 4ac7 	vsqrt.f32	s9, s14
 800d67a:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d67e:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d682:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d686:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d68a:	edd0 6a07 	vldr	s13, [r0, #28]
 800d68e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d696:	bf85      	ittet	hi
 800d698:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800d69c:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800d6a0:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800d73c <b_dcm2q+0x13c>
 800d6a4:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800d6a8:	edd0 7a05 	vldr	s15, [r0, #20]
 800d6ac:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d6b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b8:	d43c      	bmi.n	800d734 <b_dcm2q+0x134>
 800d6ba:	bfd8      	it	le
 800d6bc:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800d6c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d6c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d6c8:	ed81 7a00 	vstr	s14, [r1]
 800d6cc:	edd0 7a06 	vldr	s15, [r0, #24]
 800d6d0:	ed90 7a02 	vldr	s14, [r0, #8]
 800d6d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e0:	d425      	bmi.n	800d72e <b_dcm2q+0x12e>
 800d6e2:	bfd8      	it	le
 800d6e4:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800d6e8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d6ec:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800d6f0:	edc1 5a01 	vstr	s11, [r1, #4]
 800d6f4:	edd0 7a01 	vldr	s15, [r0, #4]
 800d6f8:	ed90 7a03 	vldr	s14, [r0, #12]
 800d6fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d700:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d708:	d40e      	bmi.n	800d728 <b_dcm2q+0x128>
 800d70a:	bfd8      	it	le
 800d70c:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800d710:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d714:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d718:	edc1 4a03 	vstr	s9, [r1, #12]
 800d71c:	ed81 6a02 	vstr	s12, [r1, #8]
 800d720:	4770      	bx	lr
 800d722:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800d73c <b_dcm2q+0x13c>
 800d726:	e7aa      	b.n	800d67e <b_dcm2q+0x7e>
 800d728:	eeb1 6a46 	vneg.f32	s12, s12
 800d72c:	e7f0      	b.n	800d710 <b_dcm2q+0x110>
 800d72e:	eef1 5a65 	vneg.f32	s11, s11
 800d732:	e7d9      	b.n	800d6e8 <b_dcm2q+0xe8>
 800d734:	eeb1 7a47 	vneg.f32	s14, s14
 800d738:	e7c2      	b.n	800d6c0 <b_dcm2q+0xc0>
 800d73a:	bf00      	nop
 800d73c:	00000000 	.word	0x00000000

0800d740 <getRotationMatrix>:
 800d740:	b538      	push	{r3, r4, r5, lr}
 800d742:	4613      	mov	r3, r2
 800d744:	4605      	mov	r5, r0
 800d746:	460c      	mov	r4, r1
 800d748:	4618      	mov	r0, r3
 800d74a:	2224      	movs	r2, #36	@ 0x24
 800d74c:	2100      	movs	r1, #0
 800d74e:	f006 f939 	bl	80139c4 <memset>
 800d752:	edd5 5a00 	vldr	s11, [r5]
 800d756:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800d87c <getRotationMatrix+0x13c>
 800d75a:	edc0 5a02 	vstr	s11, [r0, #8]
 800d75e:	edd5 4a01 	vldr	s9, [r5, #4]
 800d762:	edc0 4a05 	vstr	s9, [r0, #20]
 800d766:	ed95 5a02 	vldr	s10, [r5, #8]
 800d76a:	ed80 5a08 	vstr	s10, [r0, #32]
 800d76e:	ed94 4a02 	vldr	s8, [r4, #8]
 800d772:	edd4 3a01 	vldr	s7, [r4, #4]
 800d776:	ed94 6a00 	vldr	s12, [r4]
 800d77a:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800d77e:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800d782:	eee3 6a85 	vfma.f32	s13, s7, s10
 800d786:	4603      	mov	r3, r0
 800d788:	eee6 7a24 	vfma.f32	s15, s12, s9
 800d78c:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800d790:	eeb0 6ae6 	vabs.f32	s12, s13
 800d794:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800d798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d79c:	eea4 7a25 	vfma.f32	s14, s8, s11
 800d7a0:	bfdc      	itt	le
 800d7a2:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800d7a6:	eeb0 6a43 	vmovle.f32	s12, s6
 800d7aa:	eef0 3ac7 	vabs.f32	s7, s14
 800d7ae:	eef4 3ac6 	vcmpe.f32	s7, s12
 800d7b2:	bfd4      	ite	le
 800d7b4:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800d7b8:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800d7bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c0:	ed80 7a03 	vstr	s14, [r0, #12]
 800d7c4:	edc0 7a06 	vstr	s15, [r0, #24]
 800d7c8:	dc3f      	bgt.n	800d84a <getRotationMatrix+0x10a>
 800d7ca:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800d7ce:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800d7d2:	eeb0 3a44 	vmov.f32	s6, s8
 800d7d6:	eeb0 4ae7 	vabs.f32	s8, s15
 800d7da:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e2:	d543      	bpl.n	800d86c <getRotationMatrix+0x12c>
 800d7e4:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800d7e8:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d7ec:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d7f0:	eeb0 6a44 	vmov.f32	s12, s8
 800d7f4:	eee3 3a22 	vfma.f32	s7, s6, s5
 800d7f8:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800d7fc:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d800:	ee24 4a06 	vmul.f32	s8, s8, s12
 800d804:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800d808:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d80c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d810:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d814:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800d818:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800d81c:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800d820:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800d824:	eef0 4a44 	vmov.f32	s9, s8
 800d828:	eee6 4a85 	vfma.f32	s9, s13, s10
 800d82c:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d830:	edc3 6a00 	vstr	s13, [r3]
 800d834:	ed83 7a03 	vstr	s14, [r3, #12]
 800d838:	edc3 7a06 	vstr	s15, [r3, #24]
 800d83c:	edc3 3a01 	vstr	s7, [r3, #4]
 800d840:	edc3 4a04 	vstr	s9, [r3, #16]
 800d844:	ed83 6a07 	vstr	s12, [r3, #28]
 800d848:	bd38      	pop	{r3, r4, r5, pc}
 800d84a:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800d84e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800d852:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d856:	eeb0 6a63 	vmov.f32	s12, s7
 800d85a:	eea2 3a84 	vfma.f32	s6, s5, s8
 800d85e:	eeb0 4ae7 	vabs.f32	s8, s15
 800d862:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d86a:	d4bb      	bmi.n	800d7e4 <getRotationMatrix+0xa4>
 800d86c:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800d870:	eef0 3a43 	vmov.f32	s7, s6
 800d874:	eee4 3a04 	vfma.f32	s7, s8, s8
 800d878:	e7be      	b.n	800d7f8 <getRotationMatrix+0xb8>
 800d87a:	bf00      	nop
 800d87c:	00000000 	.word	0x00000000

0800d880 <kf_update>:
 800d880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d884:	ed2d 8b10 	vpush	{d8-d15}
 800d888:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800d88c:	461e      	mov	r6, r3
 800d88e:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800d892:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800d93c <kf_update+0xbc>
 800d896:	ed94 2a00 	vldr	s4, [r4]
 800d89a:	edd4 2a01 	vldr	s5, [r4, #4]
 800d89e:	ed94 3a02 	vldr	s6, [r4, #8]
 800d8a2:	edd4 3a03 	vldr	s7, [r4, #12]
 800d8a6:	ed94 4a04 	vldr	s8, [r4, #16]
 800d8aa:	edd4 4a05 	vldr	s9, [r4, #20]
 800d8ae:	ed94 5a06 	vldr	s10, [r4, #24]
 800d8b2:	edd4 5a07 	vldr	s11, [r4, #28]
 800d8b6:	ed94 6a08 	vldr	s12, [r4, #32]
 800d8ba:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800d8be:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800d8c2:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800d8c6:	9201      	str	r2, [sp, #4]
 800d8c8:	ab0b      	add	r3, sp, #44	@ 0x2c
 800d8ca:	ee22 2a02 	vmul.f32	s4, s4, s4
 800d8ce:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d8d2:	ee23 3a03 	vmul.f32	s6, s6, s6
 800d8d6:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800d8da:	ee24 4a04 	vmul.f32	s8, s8, s8
 800d8de:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800d8e2:	ee25 5a05 	vmul.f32	s10, s10, s10
 800d8e6:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800d8ea:	ee26 6a06 	vmul.f32	s12, s12, s12
 800d8ee:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800d8f2:	ee27 7a07 	vmul.f32	s14, s14, s14
 800d8f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d8fa:	3901      	subs	r1, #1
 800d8fc:	9303      	str	r3, [sp, #12]
 800d8fe:	2300      	movs	r3, #0
 800d900:	4604      	mov	r4, r0
 800d902:	9104      	str	r1, [sp, #16]
 800d904:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800d908:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800d90c:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800d910:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800d914:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800d918:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800d91c:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800d920:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800d924:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800d928:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800d92c:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800d930:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800d934:	9302      	str	r3, [sp, #8]
 800d936:	4637      	mov	r7, r6
 800d938:	e010      	b.n	800d95c <kf_update+0xdc>
 800d93a:	bf00      	nop
 800d93c:	00000000 	.word	0x00000000
 800d940:	9a01      	ldr	r2, [sp, #4]
 800d942:	9b02      	ldr	r3, [sp, #8]
 800d944:	3204      	adds	r2, #4
 800d946:	9201      	str	r2, [sp, #4]
 800d948:	9a03      	ldr	r2, [sp, #12]
 800d94a:	3301      	adds	r3, #1
 800d94c:	3204      	adds	r2, #4
 800d94e:	2b0c      	cmp	r3, #12
 800d950:	9302      	str	r3, [sp, #8]
 800d952:	9203      	str	r2, [sp, #12]
 800d954:	f107 0704 	add.w	r7, r7, #4
 800d958:	f000 85de 	beq.w	800e518 <kf_update+0xc98>
 800d95c:	9a04      	ldr	r2, [sp, #16]
 800d95e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800d962:	9204      	str	r2, [sp, #16]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d0eb      	beq.n	800d940 <kf_update+0xc0>
 800d968:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800d96c:	ad17      	add	r5, sp, #92	@ 0x5c
 800d96e:	edd7 da00 	vldr	s27, [r7]
 800d972:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800d976:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800d97a:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800d97e:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800d982:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800d986:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800d98a:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800d98e:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800d992:	9307      	str	r3, [sp, #28]
 800d994:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800d998:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800d99c:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800d9a0:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800d9a4:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800d9a8:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800d9ac:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800d9b0:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800d9b4:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800d9b8:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800d9bc:	462a      	mov	r2, r5
 800d9be:	ecb3 7a01 	vldmia	r3!, {s14}
 800d9c2:	ecf2 7a01 	vldmia	r2!, {s15}
 800d9c6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d9ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ce:	d006      	beq.n	800d9de <kf_update+0x15e>
 800d9d0:	eef5 da40 	vcmp.f32	s27, #0.0
 800d9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9d8:	bf18      	it	ne
 800d9da:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800d9de:	ed93 7a08 	vldr	s14, [r3, #32]
 800d9e2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d9e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ea:	d006      	beq.n	800d9fa <kf_update+0x17a>
 800d9ec:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9f4:	bf18      	it	ne
 800d9f6:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d9fa:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800d9fe:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da06:	d006      	beq.n	800da16 <kf_update+0x196>
 800da08:	eef5 ea40 	vcmp.f32	s29, #0.0
 800da0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da10:	bf18      	it	ne
 800da12:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800da16:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800da1a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da22:	d006      	beq.n	800da32 <kf_update+0x1b2>
 800da24:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800da28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da2c:	bf18      	it	ne
 800da2e:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800da32:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800da36:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da3e:	d006      	beq.n	800da4e <kf_update+0x1ce>
 800da40:	eef5 fa40 	vcmp.f32	s31, #0.0
 800da44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da48:	bf18      	it	ne
 800da4a:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800da4e:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800da52:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da5a:	d006      	beq.n	800da6a <kf_update+0x1ea>
 800da5c:	eef5 6a40 	vcmp.f32	s13, #0.0
 800da60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da64:	bf18      	it	ne
 800da66:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800da6a:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800da6e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da76:	d006      	beq.n	800da86 <kf_update+0x206>
 800da78:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800da7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da80:	bf18      	it	ne
 800da82:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800da86:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800da8a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da92:	d006      	beq.n	800daa2 <kf_update+0x222>
 800da94:	eef5 5a40 	vcmp.f32	s11, #0.0
 800da98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da9c:	bf18      	it	ne
 800da9e:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800daa2:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800daa6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800daaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daae:	d006      	beq.n	800dabe <kf_update+0x23e>
 800dab0:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dab8:	bf18      	it	ne
 800daba:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800dabe:	4299      	cmp	r1, r3
 800dac0:	ed42 7a01 	vstr	s15, [r2, #-4]
 800dac4:	f47f af7b 	bne.w	800d9be <kf_update+0x13e>
 800dac8:	eef5 da40 	vcmp.f32	s27, #0.0
 800dacc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dad0:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800dad4:	f000 84f8 	beq.w	800e4c8 <kf_update+0xc48>
 800dad8:	eef5 ba40 	vcmp.f32	s23, #0.0
 800dadc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dae0:	f000 8520 	beq.w	800e524 <kf_update+0xca4>
 800dae4:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800dae8:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800daec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daf0:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800daf4:	d006      	beq.n	800db04 <kf_update+0x284>
 800daf6:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dafa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dafe:	bf18      	it	ne
 800db00:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800db04:	eef5 ea40 	vcmp.f32	s29, #0.0
 800db08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db0c:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800db10:	d006      	beq.n	800db20 <kf_update+0x2a0>
 800db12:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800db16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db1a:	bf18      	it	ne
 800db1c:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800db20:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800db24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db28:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800db2c:	d006      	beq.n	800db3c <kf_update+0x2bc>
 800db2e:	eeb5 da40 	vcmp.f32	s26, #0.0
 800db32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db36:	bf18      	it	ne
 800db38:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800db3c:	eef5 fa40 	vcmp.f32	s31, #0.0
 800db40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db44:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800db48:	d006      	beq.n	800db58 <kf_update+0x2d8>
 800db4a:	eef5 ca40 	vcmp.f32	s25, #0.0
 800db4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db52:	bf18      	it	ne
 800db54:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800db58:	eef5 6a40 	vcmp.f32	s13, #0.0
 800db5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db60:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800db64:	d006      	beq.n	800db74 <kf_update+0x2f4>
 800db66:	eef5 aa40 	vcmp.f32	s21, #0.0
 800db6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db6e:	bf18      	it	ne
 800db70:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800db74:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800db78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db7c:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800db80:	d006      	beq.n	800db90 <kf_update+0x310>
 800db82:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800db86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8a:	bf18      	it	ne
 800db8c:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800db90:	eef5 5a40 	vcmp.f32	s11, #0.0
 800db94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db98:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800db9c:	d006      	beq.n	800dbac <kf_update+0x32c>
 800db9e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800dba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba6:	bf18      	it	ne
 800dba8:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800dbac:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dbb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb4:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800dbb8:	d006      	beq.n	800dbc8 <kf_update+0x348>
 800dbba:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc2:	bf18      	it	ne
 800dbc4:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800dbc8:	9b03      	ldr	r3, [sp, #12]
 800dbca:	ed93 4a00 	vldr	s8, [r3]
 800dbce:	9b02      	ldr	r3, [sp, #8]
 800dbd0:	ee77 7a84 	vadd.f32	s15, s15, s8
 800dbd4:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800dbd8:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800dbdc:	2b05      	cmp	r3, #5
 800dbde:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800dbe2:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800dbe6:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800dbea:	ee29 da0d 	vmul.f32	s26, s18, s26
 800dbee:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800dbf2:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800dbf6:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800dbfa:	ee69 9a29 	vmul.f32	s19, s18, s19
 800dbfe:	ee29 9a07 	vmul.f32	s18, s18, s14
 800dc02:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800dc06:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800dc0a:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800dc0e:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800dc12:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800dc16:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800dc1a:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800dc1e:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800dc22:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800dc26:	f340 844b 	ble.w	800e4c0 <kf_update+0xc40>
 800dc2a:	eef5 da40 	vcmp.f32	s27, #0.0
 800dc2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc32:	f000 847b 	beq.w	800e52c <kf_update+0xcac>
 800dc36:	edd4 7a01 	vldr	s15, [r4, #4]
 800dc3a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dc3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc42:	f040 84d6 	bne.w	800e5f2 <kf_update+0xd72>
 800dc46:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800dc4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc4e:	d008      	beq.n	800dc62 <kf_update+0x3e2>
 800dc50:	ed94 7a02 	vldr	s14, [r4, #8]
 800dc54:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc5c:	bf18      	it	ne
 800dc5e:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800dc62:	eef5 ea40 	vcmp.f32	s29, #0.0
 800dc66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc6a:	d008      	beq.n	800dc7e <kf_update+0x3fe>
 800dc6c:	ed94 7a03 	vldr	s14, [r4, #12]
 800dc70:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc78:	bf18      	it	ne
 800dc7a:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800dc7e:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800dc82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc86:	d008      	beq.n	800dc9a <kf_update+0x41a>
 800dc88:	ed94 7a04 	vldr	s14, [r4, #16]
 800dc8c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc94:	bf18      	it	ne
 800dc96:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800dc9a:	eef5 fa40 	vcmp.f32	s31, #0.0
 800dc9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca2:	d008      	beq.n	800dcb6 <kf_update+0x436>
 800dca4:	ed94 7a05 	vldr	s14, [r4, #20]
 800dca8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dcac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb0:	bf18      	it	ne
 800dcb2:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800dcb6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dcba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcbe:	d008      	beq.n	800dcd2 <kf_update+0x452>
 800dcc0:	ed94 7a06 	vldr	s14, [r4, #24]
 800dcc4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dcc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dccc:	bf18      	it	ne
 800dcce:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800dcd2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dcd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcda:	d008      	beq.n	800dcee <kf_update+0x46e>
 800dcdc:	ed94 7a07 	vldr	s14, [r4, #28]
 800dce0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce8:	bf18      	it	ne
 800dcea:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800dcee:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcf6:	d008      	beq.n	800dd0a <kf_update+0x48a>
 800dcf8:	ed94 7a08 	vldr	s14, [r4, #32]
 800dcfc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dd00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd04:	bf18      	it	ne
 800dd06:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800dd0a:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dd0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd12:	d008      	beq.n	800dd26 <kf_update+0x4a6>
 800dd14:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800dd18:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dd1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd20:	bf18      	it	ne
 800dd22:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800dd26:	9b01      	ldr	r3, [sp, #4]
 800dd28:	edd3 8a00 	vldr	s17, [r3]
 800dd2c:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800dd30:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800dd34:	2100      	movs	r1, #0
 800dd36:	a868      	add	r0, sp, #416	@ 0x1a0
 800dd38:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800dd3c:	edcd 5a08 	vstr	s11, [sp, #32]
 800dd40:	ed8d 6a06 	vstr	s12, [sp, #24]
 800dd44:	edcd 6a05 	vstr	s13, [sp, #20]
 800dd48:	f005 fe3c 	bl	80139c4 <memset>
 800dd4c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dd4e:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800dd52:	eddd 5a08 	vldr	s11, [sp, #32]
 800dd56:	ed9d 6a06 	vldr	s12, [sp, #24]
 800dd5a:	eddd 6a05 	vldr	s13, [sp, #20]
 800dd5e:	a971      	add	r1, sp, #452	@ 0x1c4
 800dd60:	461a      	mov	r2, r3
 800dd62:	ecf5 7a01 	vldmia	r5!, {s15}
 800dd66:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd6e:	d062      	beq.n	800de36 <kf_update+0x5b6>
 800dd70:	eef5 da40 	vcmp.f32	s27, #0.0
 800dd74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd78:	d005      	beq.n	800dd86 <kf_update+0x506>
 800dd7a:	ed92 7a00 	vldr	s14, [r2]
 800dd7e:	eea7 7aad 	vfma.f32	s14, s15, s27
 800dd82:	ed82 7a00 	vstr	s14, [r2]
 800dd86:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800dd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8e:	d005      	beq.n	800dd9c <kf_update+0x51c>
 800dd90:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800dd94:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800dd98:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800dd9c:	eef5 ea40 	vcmp.f32	s29, #0.0
 800dda0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dda4:	d005      	beq.n	800ddb2 <kf_update+0x532>
 800dda6:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800ddaa:	eea7 7aae 	vfma.f32	s14, s15, s29
 800ddae:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800ddb2:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800ddb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddba:	d005      	beq.n	800ddc8 <kf_update+0x548>
 800ddbc:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800ddc0:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800ddc4:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800ddc8:	eef5 fa40 	vcmp.f32	s31, #0.0
 800ddcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd0:	d005      	beq.n	800ddde <kf_update+0x55e>
 800ddd2:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800ddd6:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800ddda:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800ddde:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dde2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dde6:	d005      	beq.n	800ddf4 <kf_update+0x574>
 800dde8:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800ddec:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ddf0:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800ddf4:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800ddf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddfc:	d005      	beq.n	800de0a <kf_update+0x58a>
 800ddfe:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800de02:	eea7 7a86 	vfma.f32	s14, s15, s12
 800de06:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800de0a:	eef5 5a40 	vcmp.f32	s11, #0.0
 800de0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de12:	d005      	beq.n	800de20 <kf_update+0x5a0>
 800de14:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800de18:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800de1c:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800de20:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800de24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de28:	d005      	beq.n	800de36 <kf_update+0x5b6>
 800de2a:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800de2e:	eea7 7a85 	vfma.f32	s14, s15, s10
 800de32:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800de36:	3204      	adds	r2, #4
 800de38:	428a      	cmp	r2, r1
 800de3a:	d192      	bne.n	800dd62 <kf_update+0x4e2>
 800de3c:	adb9      	add	r5, sp, #740	@ 0x2e4
 800de3e:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800de42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800de46:	a968      	add	r1, sp, #416	@ 0x1a0
 800de48:	462a      	mov	r2, r5
 800de4a:	f04f 0b06 	mov.w	fp, #6
 800de4e:	f04f 0a03 	mov.w	sl, #3
 800de52:	f04f 0902 	mov.w	r9, #2
 800de56:	f04f 0804 	mov.w	r8, #4
 800de5a:	f04f 0e05 	mov.w	lr, #5
 800de5e:	f04f 0c07 	mov.w	ip, #7
 800de62:	2608      	movs	r6, #8
 800de64:	2000      	movs	r0, #0
 800de66:	ed82 8a00 	vstr	s16, [r2]
 800de6a:	2800      	cmp	r0, #0
 800de6c:	f000 8198 	beq.w	800e1a0 <kf_update+0x920>
 800de70:	edd1 7a00 	vldr	s15, [r1]
 800de74:	ed82 8a01 	vstr	s16, [r2, #4]
 800de78:	eef1 7a67 	vneg.f32	s15, s15
 800de7c:	2801      	cmp	r0, #1
 800de7e:	edc1 7a00 	vstr	s15, [r1]
 800de82:	f000 8255 	beq.w	800e330 <kf_update+0xab0>
 800de86:	edd1 7a01 	vldr	s15, [r1, #4]
 800de8a:	ed82 8a02 	vstr	s16, [r2, #8]
 800de8e:	eef1 7a67 	vneg.f32	s15, s15
 800de92:	2802      	cmp	r0, #2
 800de94:	edc1 7a01 	vstr	s15, [r1, #4]
 800de98:	f000 81f2 	beq.w	800e280 <kf_update+0xa00>
 800de9c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de9e:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800dea2:	edd5 7a00 	vldr	s15, [r5]
 800dea6:	ed82 8a03 	vstr	s16, [r2, #12]
 800deaa:	eef1 7a67 	vneg.f32	s15, s15
 800deae:	2803      	cmp	r0, #3
 800deb0:	edc5 7a00 	vstr	s15, [r5]
 800deb4:	f040 8280 	bne.w	800e3b8 <kf_update+0xb38>
 800deb8:	edd1 7a03 	vldr	s15, [r1, #12]
 800debc:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800dec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dec4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dec6:	edc1 7a03 	vstr	s15, [r1, #12]
 800deca:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800dece:	ed82 8a05 	vstr	s16, [r2, #20]
 800ded2:	eef1 7a67 	vneg.f32	s15, s15
 800ded6:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800deda:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800dede:	edd5 7a00 	vldr	s15, [r5]
 800dee2:	ed82 8a06 	vstr	s16, [r2, #24]
 800dee6:	eef1 7a67 	vneg.f32	s15, s15
 800deea:	edc5 7a00 	vstr	s15, [r5]
 800deee:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800def2:	edd5 7a00 	vldr	s15, [r5]
 800def6:	ed82 8a07 	vstr	s16, [r2, #28]
 800defa:	eef1 7a67 	vneg.f32	s15, s15
 800defe:	edc5 7a00 	vstr	s15, [r5]
 800df02:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df04:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800df08:	edd5 7a00 	vldr	s15, [r5]
 800df0c:	ed82 8a08 	vstr	s16, [r2, #32]
 800df10:	eef1 7a67 	vneg.f32	s15, s15
 800df14:	2808      	cmp	r0, #8
 800df16:	edc5 7a00 	vstr	s15, [r5]
 800df1a:	f040 818f 	bne.w	800e23c <kf_update+0x9bc>
 800df1e:	aa68      	add	r2, sp, #416	@ 0x1a0
 800df20:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800df24:	ed92 7a00 	vldr	s14, [r2]
 800df28:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800df2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df30:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800df34:	edc2 7a00 	vstr	s15, [r2]
 800df38:	2600      	movs	r6, #0
 800df3a:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800df3e:	ecf3 3a01 	vldmia	r3!, {s7}
 800df42:	ed93 4a08 	vldr	s8, [r3, #32]
 800df46:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800df4a:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800df4e:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800df52:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800df56:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800df5a:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800df5e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800df62:	4629      	mov	r1, r5
 800df64:	4622      	mov	r2, r4
 800df66:	eef5 3a40 	vcmp.f32	s7, #0.0
 800df6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df6e:	d00c      	beq.n	800df8a <kf_update+0x70a>
 800df70:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800df74:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800df78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df7c:	d005      	beq.n	800df8a <kf_update+0x70a>
 800df7e:	edd1 2a00 	vldr	s5, [r1]
 800df82:	eee3 2a83 	vfma.f32	s5, s7, s6
 800df86:	edc1 2a00 	vstr	s5, [r1]
 800df8a:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800df8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df92:	d00c      	beq.n	800dfae <kf_update+0x72e>
 800df94:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800df98:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800df9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfa0:	d005      	beq.n	800dfae <kf_update+0x72e>
 800dfa2:	edd1 2a00 	vldr	s5, [r1]
 800dfa6:	eee4 2a03 	vfma.f32	s5, s8, s6
 800dfaa:	edc1 2a00 	vstr	s5, [r1]
 800dfae:	eef5 4a40 	vcmp.f32	s9, #0.0
 800dfb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfb6:	d00c      	beq.n	800dfd2 <kf_update+0x752>
 800dfb8:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800dfbc:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dfc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfc4:	d005      	beq.n	800dfd2 <kf_update+0x752>
 800dfc6:	edd1 2a00 	vldr	s5, [r1]
 800dfca:	eee4 2a83 	vfma.f32	s5, s9, s6
 800dfce:	edc1 2a00 	vstr	s5, [r1]
 800dfd2:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dfd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfda:	d00c      	beq.n	800dff6 <kf_update+0x776>
 800dfdc:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800dfe0:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dfe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfe8:	d005      	beq.n	800dff6 <kf_update+0x776>
 800dfea:	edd1 2a00 	vldr	s5, [r1]
 800dfee:	eee5 2a03 	vfma.f32	s5, s10, s6
 800dff2:	edc1 2a00 	vstr	s5, [r1]
 800dff6:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dffe:	d00c      	beq.n	800e01a <kf_update+0x79a>
 800e000:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800e004:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e00c:	d005      	beq.n	800e01a <kf_update+0x79a>
 800e00e:	edd1 2a00 	vldr	s5, [r1]
 800e012:	eee5 2a83 	vfma.f32	s5, s11, s6
 800e016:	edc1 2a00 	vstr	s5, [r1]
 800e01a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e022:	d00c      	beq.n	800e03e <kf_update+0x7be>
 800e024:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800e028:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e030:	d005      	beq.n	800e03e <kf_update+0x7be>
 800e032:	edd1 2a00 	vldr	s5, [r1]
 800e036:	eee6 2a03 	vfma.f32	s5, s12, s6
 800e03a:	edc1 2a00 	vstr	s5, [r1]
 800e03e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e046:	d00c      	beq.n	800e062 <kf_update+0x7e2>
 800e048:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800e04c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e054:	d005      	beq.n	800e062 <kf_update+0x7e2>
 800e056:	edd1 2a00 	vldr	s5, [r1]
 800e05a:	eee6 2a83 	vfma.f32	s5, s13, s6
 800e05e:	edc1 2a00 	vstr	s5, [r1]
 800e062:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06a:	d00c      	beq.n	800e086 <kf_update+0x806>
 800e06c:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800e070:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e078:	d005      	beq.n	800e086 <kf_update+0x806>
 800e07a:	edd1 2a00 	vldr	s5, [r1]
 800e07e:	eee7 2a03 	vfma.f32	s5, s14, s6
 800e082:	edc1 2a00 	vstr	s5, [r1]
 800e086:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e08e:	d00c      	beq.n	800e0aa <kf_update+0x82a>
 800e090:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800e094:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e09c:	d005      	beq.n	800e0aa <kf_update+0x82a>
 800e09e:	edd1 2a00 	vldr	s5, [r1]
 800e0a2:	eee7 2a83 	vfma.f32	s5, s15, s6
 800e0a6:	edc1 2a00 	vstr	s5, [r1]
 800e0aa:	3224      	adds	r2, #36	@ 0x24
 800e0ac:	4282      	cmp	r2, r0
 800e0ae:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800e0b2:	f47f af58 	bne.w	800df66 <kf_update+0x6e6>
 800e0b6:	3601      	adds	r6, #1
 800e0b8:	2e09      	cmp	r6, #9
 800e0ba:	f105 0504 	add.w	r5, r5, #4
 800e0be:	f47f af3e 	bne.w	800df3e <kf_update+0x6be>
 800e0c2:	9807      	ldr	r0, [sp, #28]
 800e0c4:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800e0c8:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800e0ca:	f005 fcad 	bl	8013a28 <memcpy>
 800e0ce:	eef5 ba40 	vcmp.f32	s23, #0.0
 800e0d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0d6:	f000 81a3 	beq.w	800e420 <kf_update+0xba0>
 800e0da:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e0de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0e2:	f000 819d 	beq.w	800e420 <kf_update+0xba0>
 800e0e6:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0ee:	ee68 baab 	vmul.f32	s23, s17, s23
 800e0f2:	f000 826f 	beq.w	800e5d4 <kf_update+0xd54>
 800e0f6:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0fe:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e102:	f000 8264 	beq.w	800e5ce <kf_update+0xd4e>
 800e106:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e10e:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e112:	f000 8257 	beq.w	800e5c4 <kf_update+0xd44>
 800e116:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e11e:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e122:	eeb0 aa4c 	vmov.f32	s20, s24
 800e126:	f040 8272 	bne.w	800e60e <kf_update+0xd8e>
 800e12a:	eef0 ca47 	vmov.f32	s25, s14
 800e12e:	eeb0 da67 	vmov.f32	s26, s15
 800e132:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e13a:	f000 81a8 	beq.w	800e48e <kf_update+0xc0e>
 800e13e:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e146:	f000 8232 	beq.w	800e5ae <kf_update+0xd2e>
 800e14a:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800e4d0 <kf_update+0xc50>
 800e14e:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e156:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800e15a:	f040 81bb 	bne.w	800e4d4 <kf_update+0xc54>
 800e15e:	eeb0 ba47 	vmov.f32	s22, s14
 800e162:	eef0 aa67 	vmov.f32	s21, s15
 800e166:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e16e:	f000 81bf 	beq.w	800e4f0 <kf_update+0xc70>
 800e172:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e17a:	f000 821b 	beq.w	800e5b4 <kf_update+0xd34>
 800e17e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e186:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800e4d0 <kf_update+0xc50>
 800e18a:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e18e:	f040 826b 	bne.w	800e668 <kf_update+0xde8>
 800e192:	eef0 8a49 	vmov.f32	s17, s18
 800e196:	eef0 9a67 	vmov.f32	s19, s15
 800e19a:	eeb0 9a47 	vmov.f32	s18, s14
 800e19e:	e1cb      	b.n	800e538 <kf_update+0xcb8>
 800e1a0:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800e1a4:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800e1a8:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800e1ac:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e1ae:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800e1b2:	eef1 7a67 	vneg.f32	s15, s15
 800e1b6:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800e1ba:	edd5 7a00 	vldr	s15, [r5]
 800e1be:	ed82 8a02 	vstr	s16, [r2, #8]
 800e1c2:	eef1 7a67 	vneg.f32	s15, s15
 800e1c6:	edc5 7a00 	vstr	s15, [r5]
 800e1ca:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e1ce:	edd5 7a00 	vldr	s15, [r5]
 800e1d2:	ed82 8a03 	vstr	s16, [r2, #12]
 800e1d6:	ee77 6a66 	vsub.f32	s13, s14, s13
 800e1da:	eef1 7a67 	vneg.f32	s15, s15
 800e1de:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800e1e2:	ed82 8a04 	vstr	s16, [r2, #16]
 800e1e6:	edc5 7a00 	vstr	s15, [r5]
 800e1ea:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e1ec:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e1f0:	edd5 7a00 	vldr	s15, [r5]
 800e1f4:	ed82 8a05 	vstr	s16, [r2, #20]
 800e1f8:	eef1 7a67 	vneg.f32	s15, s15
 800e1fc:	2805      	cmp	r0, #5
 800e1fe:	edc5 7a00 	vstr	s15, [r5]
 800e202:	f040 80ba 	bne.w	800e37a <kf_update+0xafa>
 800e206:	edd1 7a05 	vldr	s15, [r1, #20]
 800e20a:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800e20e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e212:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e214:	edc1 7a05 	vstr	s15, [r1, #20]
 800e218:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800e21c:	ed82 8a07 	vstr	s16, [r2, #28]
 800e220:	eef1 7a67 	vneg.f32	s15, s15
 800e224:	ed82 8a08 	vstr	s16, [r2, #32]
 800e228:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800e22c:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e230:	edd5 7a00 	vldr	s15, [r5]
 800e234:	eef1 7a67 	vneg.f32	s15, s15
 800e238:	edc5 7a00 	vstr	s15, [r5]
 800e23c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e23e:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800e242:	edd5 7a00 	vldr	s15, [r5]
 800e246:	3001      	adds	r0, #1
 800e248:	eef1 7a67 	vneg.f32	s15, s15
 800e24c:	2809      	cmp	r0, #9
 800e24e:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800e252:	f10c 0c09 	add.w	ip, ip, #9
 800e256:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800e25a:	f10e 0e09 	add.w	lr, lr, #9
 800e25e:	f108 0809 	add.w	r8, r8, #9
 800e262:	f109 0909 	add.w	r9, r9, #9
 800e266:	f10a 0a09 	add.w	sl, sl, #9
 800e26a:	f10b 0b09 	add.w	fp, fp, #9
 800e26e:	f106 0609 	add.w	r6, r6, #9
 800e272:	edc5 7a00 	vstr	s15, [r5]
 800e276:	f47f adf6 	bne.w	800de66 <kf_update+0x5e6>
 800e27a:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800e27e:	e65b      	b.n	800df38 <kf_update+0x6b8>
 800e280:	edd1 7a02 	vldr	s15, [r1, #8]
 800e284:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800e288:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e28c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e28e:	edc1 7a02 	vstr	s15, [r1, #8]
 800e292:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800e296:	ed82 8a04 	vstr	s16, [r2, #16]
 800e29a:	eef1 7a67 	vneg.f32	s15, s15
 800e29e:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800e2a2:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e2a6:	edd5 7a00 	vldr	s15, [r5]
 800e2aa:	ed82 8a05 	vstr	s16, [r2, #20]
 800e2ae:	eef1 7a67 	vneg.f32	s15, s15
 800e2b2:	edc5 7a00 	vstr	s15, [r5]
 800e2b6:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800e2ba:	edd5 7a00 	vldr	s15, [r5]
 800e2be:	ed82 8a06 	vstr	s16, [r2, #24]
 800e2c2:	eef1 7a67 	vneg.f32	s15, s15
 800e2c6:	edc5 7a00 	vstr	s15, [r5]
 800e2ca:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e2cc:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e2d0:	edd5 7a00 	vldr	s15, [r5]
 800e2d4:	ed82 8a07 	vstr	s16, [r2, #28]
 800e2d8:	eef1 7a67 	vneg.f32	s15, s15
 800e2dc:	2807      	cmp	r0, #7
 800e2de:	edc5 7a00 	vstr	s15, [r5]
 800e2e2:	f47f ae0e 	bne.w	800df02 <kf_update+0x682>
 800e2e6:	edd1 7a07 	vldr	s15, [r1, #28]
 800e2ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e2ee:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800e2f2:	ed83 8a00 	vstr	s16, [r3]
 800e2f6:	edc1 7a07 	vstr	s15, [r1, #28]
 800e2fa:	2547      	movs	r5, #71	@ 0x47
 800e2fc:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e2fe:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800e302:	edd5 7a00 	vldr	s15, [r5]
 800e306:	eef1 7a67 	vneg.f32	s15, s15
 800e30a:	3001      	adds	r0, #1
 800e30c:	edc5 7a00 	vstr	s15, [r5]
 800e310:	3224      	adds	r2, #36	@ 0x24
 800e312:	3609      	adds	r6, #9
 800e314:	f10c 0c09 	add.w	ip, ip, #9
 800e318:	3124      	adds	r1, #36	@ 0x24
 800e31a:	f10e 0e09 	add.w	lr, lr, #9
 800e31e:	f108 0809 	add.w	r8, r8, #9
 800e322:	f109 0909 	add.w	r9, r9, #9
 800e326:	f10a 0a09 	add.w	sl, sl, #9
 800e32a:	f10b 0b09 	add.w	fp, fp, #9
 800e32e:	e59a      	b.n	800de66 <kf_update+0x5e6>
 800e330:	edd1 7a01 	vldr	s15, [r1, #4]
 800e334:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800e338:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e33c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e33e:	edc1 7a01 	vstr	s15, [r1, #4]
 800e342:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800e346:	ed82 8a03 	vstr	s16, [r2, #12]
 800e34a:	eef1 7a67 	vneg.f32	s15, s15
 800e34e:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800e352:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e356:	edd5 7a00 	vldr	s15, [r5]
 800e35a:	ed82 8a04 	vstr	s16, [r2, #16]
 800e35e:	eef1 7a67 	vneg.f32	s15, s15
 800e362:	edc5 7a00 	vstr	s15, [r5]
 800e366:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e36a:	edd5 7a00 	vldr	s15, [r5]
 800e36e:	ed82 8a05 	vstr	s16, [r2, #20]
 800e372:	eef1 7a67 	vneg.f32	s15, s15
 800e376:	edc5 7a00 	vstr	s15, [r5]
 800e37a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e37c:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800e380:	edd5 7a00 	vldr	s15, [r5]
 800e384:	ed82 8a06 	vstr	s16, [r2, #24]
 800e388:	eef1 7a67 	vneg.f32	s15, s15
 800e38c:	2806      	cmp	r0, #6
 800e38e:	edc5 7a00 	vstr	s15, [r5]
 800e392:	d19a      	bne.n	800e2ca <kf_update+0xa4a>
 800e394:	edd1 7a06 	vldr	s15, [r1, #24]
 800e398:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800e39c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e3a0:	ed82 8a08 	vstr	s16, [r2, #32]
 800e3a4:	edc1 7a06 	vstr	s15, [r1, #24]
 800e3a8:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800e3ac:	eef1 7a67 	vneg.f32	s15, s15
 800e3b0:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800e3b4:	4635      	mov	r5, r6
 800e3b6:	e7a1      	b.n	800e2fc <kf_update+0xa7c>
 800e3b8:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e3ba:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e3be:	edd5 7a00 	vldr	s15, [r5]
 800e3c2:	ed82 8a04 	vstr	s16, [r2, #16]
 800e3c6:	eef1 7a67 	vneg.f32	s15, s15
 800e3ca:	2804      	cmp	r0, #4
 800e3cc:	edc5 7a00 	vstr	s15, [r5]
 800e3d0:	f47f af0b 	bne.w	800e1ea <kf_update+0x96a>
 800e3d4:	edd1 7a04 	vldr	s15, [r1, #16]
 800e3d8:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800e3dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e3e0:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e3e2:	edc1 7a04 	vstr	s15, [r1, #16]
 800e3e6:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800e3ea:	ed82 8a06 	vstr	s16, [r2, #24]
 800e3ee:	eef1 7a67 	vneg.f32	s15, s15
 800e3f2:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800e3f6:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e3fa:	edd5 7a00 	vldr	s15, [r5]
 800e3fe:	ed82 8a07 	vstr	s16, [r2, #28]
 800e402:	eef1 7a67 	vneg.f32	s15, s15
 800e406:	edc5 7a00 	vstr	s15, [r5]
 800e40a:	ed82 8a08 	vstr	s16, [r2, #32]
 800e40e:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e412:	edd5 7a00 	vldr	s15, [r5]
 800e416:	eef1 7a67 	vneg.f32	s15, s15
 800e41a:	edc5 7a00 	vstr	s15, [r5]
 800e41e:	e70d      	b.n	800e23c <kf_update+0x9bc>
 800e420:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e428:	d005      	beq.n	800e436 <kf_update+0xbb6>
 800e42a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e432:	f040 80fa 	bne.w	800e62a <kf_update+0xdaa>
 800e436:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e43a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e43e:	d068      	beq.n	800e512 <kf_update+0xc92>
 800e440:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e448:	f040 8117 	bne.w	800e67a <kf_update+0xdfa>
 800e44c:	eeb0 aa68 	vmov.f32	s20, s17
 800e450:	eef0 ba68 	vmov.f32	s23, s17
 800e454:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e45c:	d007      	beq.n	800e46e <kf_update+0xbee>
 800e45e:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e466:	f040 80c8 	bne.w	800e5fa <kf_update+0xd7a>
 800e46a:	eeb0 da68 	vmov.f32	s26, s17
 800e46e:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e476:	f43f ae5c 	beq.w	800e132 <kf_update+0x8b2>
 800e47a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e482:	f040 80f7 	bne.w	800e674 <kf_update+0xdf4>
 800e486:	eef0 aa68 	vmov.f32	s21, s17
 800e48a:	eef0 ca68 	vmov.f32	s25, s17
 800e48e:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e496:	f43f ae66 	beq.w	800e166 <kf_update+0x8e6>
 800e49a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4a2:	f040 80cd 	bne.w	800e640 <kf_update+0xdc0>
 800e4a6:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4ae:	f000 8086 	beq.w	800e5be <kf_update+0xd3e>
 800e4b2:	eeb0 9a68 	vmov.f32	s18, s17
 800e4b6:	eef0 9a68 	vmov.f32	s19, s17
 800e4ba:	eeb0 ba68 	vmov.f32	s22, s17
 800e4be:	e03b      	b.n	800e538 <kf_update+0xcb8>
 800e4c0:	9b01      	ldr	r3, [sp, #4]
 800e4c2:	edd3 8a00 	vldr	s17, [r3]
 800e4c6:	e433      	b.n	800dd30 <kf_update+0x4b0>
 800e4c8:	eef0 7a6d 	vmov.f32	s15, s27
 800e4cc:	f7ff bb0c 	b.w	800dae8 <kf_update+0x268>
 800e4d0:	00000000 	.word	0x00000000
 800e4d4:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e4d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4dc:	eef0 aa67 	vmov.f32	s21, s15
 800e4e0:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e4e4:	f040 80b6 	bne.w	800e654 <kf_update+0xdd4>
 800e4e8:	eef0 9a67 	vmov.f32	s19, s15
 800e4ec:	eeb0 ba47 	vmov.f32	s22, s14
 800e4f0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e4f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4f8:	d01c      	beq.n	800e534 <kf_update+0xcb4>
 800e4fa:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e502:	d051      	beq.n	800e5a8 <kf_update+0xd28>
 800e504:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800e4d0 <kf_update+0xc50>
 800e508:	ee68 8a89 	vmul.f32	s17, s17, s18
 800e50c:	eeb0 9a47 	vmov.f32	s18, s14
 800e510:	e012      	b.n	800e538 <kf_update+0xcb8>
 800e512:	eef0 ba4a 	vmov.f32	s23, s20
 800e516:	e79d      	b.n	800e454 <kf_update+0xbd4>
 800e518:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800e51c:	ecbd 8b10 	vpop	{d8-d15}
 800e520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e524:	eef0 7a6b 	vmov.f32	s15, s23
 800e528:	f7ff bade 	b.w	800dae8 <kf_update+0x268>
 800e52c:	eef0 7a6d 	vmov.f32	s15, s27
 800e530:	f7ff bb89 	b.w	800dc46 <kf_update+0x3c6>
 800e534:	eef0 8a49 	vmov.f32	s17, s18
 800e538:	edd4 3a01 	vldr	s7, [r4, #4]
 800e53c:	ed94 4a02 	vldr	s8, [r4, #8]
 800e540:	edd4 4a03 	vldr	s9, [r4, #12]
 800e544:	ed94 5a04 	vldr	s10, [r4, #16]
 800e548:	edd4 5a05 	vldr	s11, [r4, #20]
 800e54c:	ed94 6a06 	vldr	s12, [r4, #24]
 800e550:	edd4 6a07 	vldr	s13, [r4, #28]
 800e554:	ed94 7a08 	vldr	s14, [r4, #32]
 800e558:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800e55c:	ee73 3aab 	vadd.f32	s7, s7, s23
 800e560:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800e564:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800e568:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800e56c:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800e570:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800e574:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800e578:	ee37 7a09 	vadd.f32	s14, s14, s18
 800e57c:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800e580:	edc4 3a01 	vstr	s7, [r4, #4]
 800e584:	ed84 4a02 	vstr	s8, [r4, #8]
 800e588:	edc4 4a03 	vstr	s9, [r4, #12]
 800e58c:	ed84 5a04 	vstr	s10, [r4, #16]
 800e590:	edc4 5a05 	vstr	s11, [r4, #20]
 800e594:	ed84 6a06 	vstr	s12, [r4, #24]
 800e598:	edc4 6a07 	vstr	s13, [r4, #28]
 800e59c:	ed84 7a08 	vstr	s14, [r4, #32]
 800e5a0:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800e5a4:	f7ff b9cc 	b.w	800d940 <kf_update+0xc0>
 800e5a8:	eeb0 9a68 	vmov.f32	s18, s17
 800e5ac:	e7c4      	b.n	800e538 <kf_update+0xcb8>
 800e5ae:	eef0 aa68 	vmov.f32	s21, s17
 800e5b2:	e76c      	b.n	800e48e <kf_update+0xc0e>
 800e5b4:	eeb0 9a68 	vmov.f32	s18, s17
 800e5b8:	eef0 9a68 	vmov.f32	s19, s17
 800e5bc:	e7bc      	b.n	800e538 <kf_update+0xcb8>
 800e5be:	eeb0 ba69 	vmov.f32	s22, s19
 800e5c2:	e795      	b.n	800e4f0 <kf_update+0xc70>
 800e5c4:	eeb0 da67 	vmov.f32	s26, s15
 800e5c8:	eeb0 aa4c 	vmov.f32	s20, s24
 800e5cc:	e74f      	b.n	800e46e <kf_update+0xbee>
 800e5ce:	eeb0 aa4c 	vmov.f32	s20, s24
 800e5d2:	e73f      	b.n	800e454 <kf_update+0xbd4>
 800e5d4:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e5d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5dc:	f43f af3a 	beq.w	800e454 <kf_update+0xbd4>
 800e5e0:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5e8:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e5ec:	f47f ad93 	bne.w	800e116 <kf_update+0x896>
 800e5f0:	e7e8      	b.n	800e5c4 <kf_update+0xd44>
 800e5f2:	ee67 7aad 	vmul.f32	s15, s15, s27
 800e5f6:	f7ff bb26 	b.w	800dc46 <kf_update+0x3c6>
 800e5fa:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e5fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e602:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800e4d0 <kf_update+0xc50>
 800e606:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e60a:	f43f ad8e 	beq.w	800e12a <kf_update+0x8aa>
 800e60e:	eeb0 da67 	vmov.f32	s26, s15
 800e612:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e61a:	ee68 7aac 	vmul.f32	s15, s17, s25
 800e61e:	d126      	bne.n	800e66e <kf_update+0xdee>
 800e620:	eef0 aa67 	vmov.f32	s21, s15
 800e624:	eef0 ca47 	vmov.f32	s25, s14
 800e628:	e731      	b.n	800e48e <kf_update+0xc0e>
 800e62a:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e62e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e632:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800e4d0 <kf_update+0xc50>
 800e636:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e63a:	f47f ad64 	bne.w	800e106 <kf_update+0x886>
 800e63e:	e7c6      	b.n	800e5ce <kf_update+0xd4e>
 800e640:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e648:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800e4d0 <kf_update+0xc50>
 800e64c:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e650:	f43f af4a 	beq.w	800e4e8 <kf_update+0xc68>
 800e654:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e65c:	eeb0 ba47 	vmov.f32	s22, s14
 800e660:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e664:	f43f ad95 	beq.w	800e192 <kf_update+0x912>
 800e668:	eef0 9a67 	vmov.f32	s19, s15
 800e66c:	e74c      	b.n	800e508 <kf_update+0xc88>
 800e66e:	eef0 ca47 	vmov.f32	s25, s14
 800e672:	e56c      	b.n	800e14e <kf_update+0x8ce>
 800e674:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800e4d0 <kf_update+0xc50>
 800e678:	e7cb      	b.n	800e612 <kf_update+0xd92>
 800e67a:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800e4d0 <kf_update+0xc50>
 800e67e:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e686:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e68a:	eef0 ba4c 	vmov.f32	s23, s24
 800e68e:	f47f ad42 	bne.w	800e116 <kf_update+0x896>
 800e692:	e797      	b.n	800e5c4 <kf_update+0xd44>

0800e694 <q2hpr>:
 800e694:	b510      	push	{r4, lr}
 800e696:	edd0 7a00 	vldr	s15, [r0]
 800e69a:	edd0 5a01 	vldr	s11, [r0, #4]
 800e69e:	ed90 7a02 	vldr	s14, [r0, #8]
 800e6a2:	ed90 5a03 	vldr	s10, [r0, #12]
 800e6a6:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800e6aa:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800e6ae:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e6b2:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800e6b6:	ed2d 8b08 	vpush	{d8-d11}
 800e6ba:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e6be:	460c      	mov	r4, r1
 800e6c0:	eee7 6a85 	vfma.f32	s13, s15, s10
 800e6c4:	ee36 aa06 	vadd.f32	s20, s12, s12
 800e6c8:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800e6cc:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e6d0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e6d4:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e6d8:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800e6dc:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800e6e0:	ee76 aa06 	vadd.f32	s21, s12, s12
 800e6e4:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800e6e8:	ee77 8a07 	vadd.f32	s17, s14, s14
 800e6ec:	ee70 9a00 	vadd.f32	s19, s0, s0
 800e6f0:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800e6f4:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e6f8:	bb6a      	cbnz	r2, 800e756 <q2hpr+0xc2>
 800e6fa:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800e6fe:	ee38 0a68 	vsub.f32	s0, s16, s17
 800e702:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e706:	f005 f9f7 	bl	8013af8 <atan2f>
 800e70a:	eeb0 8a40 	vmov.f32	s16, s0
 800e70e:	eeb0 0a49 	vmov.f32	s0, s18
 800e712:	f005 f9c5 	bl	8013aa0 <asinf>
 800e716:	eef0 0a4b 	vmov.f32	s1, s22
 800e71a:	eef0 8a40 	vmov.f32	s17, s0
 800e71e:	eeb0 0a69 	vmov.f32	s0, s19
 800e722:	f005 f9e9 	bl	8013af8 <atan2f>
 800e726:	eef1 8a68 	vneg.f32	s17, s17
 800e72a:	eeb0 9a40 	vmov.f32	s18, s0
 800e72e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e736:	ed84 8a00 	vstr	s16, [r4]
 800e73a:	ed84 9a02 	vstr	s18, [r4, #8]
 800e73e:	edc4 8a01 	vstr	s17, [r4, #4]
 800e742:	d505      	bpl.n	800e750 <q2hpr+0xbc>
 800e744:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800e794 <q2hpr+0x100>
 800e748:	ee38 8a27 	vadd.f32	s16, s16, s15
 800e74c:	ed84 8a00 	vstr	s16, [r4]
 800e750:	ecbd 8b08 	vpop	{d8-d11}
 800e754:	bd10      	pop	{r4, pc}
 800e756:	eeb0 0a69 	vmov.f32	s0, s19
 800e75a:	f005 f9a1 	bl	8013aa0 <asinf>
 800e75e:	eef0 0a4b 	vmov.f32	s1, s22
 800e762:	eef0 7a40 	vmov.f32	s15, s0
 800e766:	eeb0 0a49 	vmov.f32	s0, s18
 800e76a:	eeb0 9a67 	vmov.f32	s18, s15
 800e76e:	f005 f9c3 	bl	8013af8 <atan2f>
 800e772:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800e776:	eeb0 7a40 	vmov.f32	s14, s0
 800e77a:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e77e:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e782:	eeb1 0a40 	vneg.f32	s0, s0
 800e786:	eef1 8a47 	vneg.f32	s17, s14
 800e78a:	f005 f9b5 	bl	8013af8 <atan2f>
 800e78e:	eeb0 8a40 	vmov.f32	s16, s0
 800e792:	e7cc      	b.n	800e72e <q2hpr+0x9a>
 800e794:	40c90fdb 	.word	0x40c90fdb

0800e798 <output_update>:
 800e798:	edd0 7a01 	vldr	s15, [r0, #4]
 800e79c:	ed90 5a02 	vldr	s10, [r0, #8]
 800e7a0:	ed90 7a00 	vldr	s14, [r0]
 800e7a4:	edd0 5a03 	vldr	s11, [r0, #12]
 800e7a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7ac:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e7b0:	ee67 6a85 	vmul.f32	s13, s15, s10
 800e7b4:	eea7 6a07 	vfma.f32	s12, s14, s14
 800e7b8:	4615      	mov	r5, r2
 800e7ba:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800e7be:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e7c2:	eee7 6a25 	vfma.f32	s13, s14, s11
 800e7c6:	460f      	mov	r7, r1
 800e7c8:	461e      	mov	r6, r3
 800e7ca:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e7ce:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e7d2:	ee37 7a07 	vadd.f32	s14, s14, s14
 800e7d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e7da:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800e7de:	ee36 6a06 	vadd.f32	s12, s12, s12
 800e7e2:	2a00      	cmp	r2, #0
 800e7e4:	d14b      	bne.n	800e87e <output_update+0xe6>
 800e7e6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e7ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7ee:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800e7f2:	eef1 6a66 	vneg.f32	s13, s13
 800e7f6:	edc3 6a00 	vstr	s13, [r3]
 800e7fa:	edc3 7a01 	vstr	s15, [r3, #4]
 800e7fe:	ed83 7a02 	vstr	s14, [r3, #8]
 800e802:	4629      	mov	r1, r5
 800e804:	4604      	mov	r4, r0
 800e806:	f7ff ff45 	bl	800e694 <q2hpr>
 800e80a:	ed95 7a01 	vldr	s14, [r5, #4]
 800e80e:	edd5 7a02 	vldr	s15, [r5, #8]
 800e812:	edd5 6a00 	vldr	s13, [r5]
 800e816:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800e92c <output_update+0x194>
 800e81a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e930 <output_update+0x198>
 800e81e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e822:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e826:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e82a:	ed85 7a01 	vstr	s14, [r5, #4]
 800e82e:	edc5 6a00 	vstr	s13, [r5]
 800e832:	edc5 7a02 	vstr	s15, [r5, #8]
 800e836:	ed97 7a01 	vldr	s14, [r7, #4]
 800e83a:	edd6 7a00 	vldr	s15, [r6]
 800e83e:	6823      	ldr	r3, [r4, #0]
 800e840:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e844:	edc8 7a00 	vstr	s15, [r8]
 800e848:	ed97 7a00 	vldr	s14, [r7]
 800e84c:	edd6 7a01 	vldr	s15, [r6, #4]
 800e850:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e854:	edc8 7a01 	vstr	s15, [r8, #4]
 800e858:	edd6 7a02 	vldr	s15, [r6, #8]
 800e85c:	ed97 7a02 	vldr	s14, [r7, #8]
 800e860:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e864:	edc8 7a02 	vstr	s15, [r8, #8]
 800e868:	edd4 7a02 	vldr	s15, [r4, #8]
 800e86c:	6862      	ldr	r2, [r4, #4]
 800e86e:	6022      	str	r2, [r4, #0]
 800e870:	eef1 7a67 	vneg.f32	s15, s15
 800e874:	6063      	str	r3, [r4, #4]
 800e876:	edc4 7a02 	vstr	s15, [r4, #8]
 800e87a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e87e:	2a01      	cmp	r2, #1
 800e880:	d015      	beq.n	800e8ae <output_update+0x116>
 800e882:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800e930 <output_update+0x198>
 800e886:	edd5 6a00 	vldr	s13, [r5]
 800e88a:	ed95 7a01 	vldr	s14, [r5, #4]
 800e88e:	edd5 7a02 	vldr	s15, [r5, #8]
 800e892:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e896:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e89a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e89e:	edc5 6a00 	vstr	s13, [r5]
 800e8a2:	ed85 7a01 	vstr	s14, [r5, #4]
 800e8a6:	edc5 7a02 	vstr	s15, [r5, #8]
 800e8aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8ae:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e8b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e8b6:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e8ba:	eef1 6a66 	vneg.f32	s13, s13
 800e8be:	edc3 7a00 	vstr	s15, [r3]
 800e8c2:	edc3 6a01 	vstr	s13, [r3, #4]
 800e8c6:	ed83 6a02 	vstr	s12, [r3, #8]
 800e8ca:	4629      	mov	r1, r5
 800e8cc:	f7ff fee2 	bl	800e694 <q2hpr>
 800e8d0:	edd5 6a00 	vldr	s13, [r5]
 800e8d4:	ed95 7a01 	vldr	s14, [r5, #4]
 800e8d8:	edd5 7a02 	vldr	s15, [r5, #8]
 800e8dc:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e930 <output_update+0x198>
 800e8e0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e8e4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e8e8:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e8ec:	ed85 7a01 	vstr	s14, [r5, #4]
 800e8f0:	edc5 6a00 	vstr	s13, [r5]
 800e8f4:	edc5 7a02 	vstr	s15, [r5, #8]
 800e8f8:	ed97 7a00 	vldr	s14, [r7]
 800e8fc:	edd6 7a00 	vldr	s15, [r6]
 800e900:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e904:	edc8 7a00 	vstr	s15, [r8]
 800e908:	ed97 7a01 	vldr	s14, [r7, #4]
 800e90c:	edd6 7a01 	vldr	s15, [r6, #4]
 800e910:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e914:	edc8 7a01 	vstr	s15, [r8, #4]
 800e918:	edd6 7a02 	vldr	s15, [r6, #8]
 800e91c:	ed97 7a02 	vldr	s14, [r7, #8]
 800e920:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e924:	edc8 7a02 	vstr	s15, [r8, #8]
 800e928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e92c:	c2652ee1 	.word	0xc2652ee1
 800e930:	42652ee1 	.word	0x42652ee1

0800e934 <MFX_emptyAttitude>:
 800e934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e938:	ed2d 8b02 	vpush	{d8}
 800e93c:	4fe9      	ldr	r7, [pc, #932]	@ (800ece4 <MFX_emptyAttitude+0x3b0>)
 800e93e:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800ece8 <MFX_emptyAttitude+0x3b4>
 800e942:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800e946:	f04f 0800 	mov.w	r8, #0
 800e94a:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800e94e:	46bc      	mov	ip, r7
 800e950:	e9c4 8800 	strd	r8, r8, [r4]
 800e954:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800e958:	f8c4 8008 	str.w	r8, [r4, #8]
 800e95c:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800e960:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800e964:	4681      	mov	r9, r0
 800e966:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800e96a:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800e96e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e972:	0c1b      	lsrs	r3, r3, #16
 800e974:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800e978:	ab2b      	add	r3, sp, #172	@ 0xac
 800e97a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e97e:	ab2e      	add	r3, sp, #184	@ 0xb8
 800e980:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e984:	ab31      	add	r3, sp, #196	@ 0xc4
 800e986:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e98a:	ab34      	add	r3, sp, #208	@ 0xd0
 800e98c:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800e990:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e994:	ab37      	add	r3, sp, #220	@ 0xdc
 800e996:	edcd 8a08 	vstr	s17, [sp, #32]
 800e99a:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800e99e:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800e9a2:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800e9a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e9aa:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e9ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e9b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e9b4:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800e9b8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e9bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e9c0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e9c4:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800e9c8:	f8dc 3000 	ldr.w	r3, [ip]
 800e9cc:	f8ce 3000 	str.w	r3, [lr]
 800e9d0:	462a      	mov	r2, r5
 800e9d2:	4641      	mov	r1, r8
 800e9d4:	4620      	mov	r0, r4
 800e9d6:	f004 fff5 	bl	80139c4 <memset>
 800e9da:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800e9de:	462a      	mov	r2, r5
 800e9e0:	4621      	mov	r1, r4
 800e9e2:	a840      	add	r0, sp, #256	@ 0x100
 800e9e4:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800e9e8:	f005 f81e 	bl	8013a28 <memcpy>
 800e9ec:	462a      	mov	r2, r5
 800e9ee:	4641      	mov	r1, r8
 800e9f0:	4620      	mov	r0, r4
 800e9f2:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800e9f6:	f004 ffe5 	bl	80139c4 <memset>
 800e9fa:	462a      	mov	r2, r5
 800e9fc:	4621      	mov	r1, r4
 800e9fe:	a89c      	add	r0, sp, #624	@ 0x270
 800ea00:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800ea04:	f005 f810 	bl	8013a28 <memcpy>
 800ea08:	462a      	mov	r2, r5
 800ea0a:	4641      	mov	r1, r8
 800ea0c:	4620      	mov	r0, r4
 800ea0e:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800ea12:	f004 ffd7 	bl	80139c4 <memset>
 800ea16:	462a      	mov	r2, r5
 800ea18:	4621      	mov	r1, r4
 800ea1a:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800ea1c:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800ea20:	f005 f802 	bl	8013a28 <memcpy>
 800ea24:	462a      	mov	r2, r5
 800ea26:	4641      	mov	r1, r8
 800ea28:	4620      	mov	r0, r4
 800ea2a:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800ea2e:	f004 ffc9 	bl	80139c4 <memset>
 800ea32:	462a      	mov	r2, r5
 800ea34:	4621      	mov	r1, r4
 800ea36:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800ea3a:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800ea3e:	f004 fff3 	bl	8013a28 <memcpy>
 800ea42:	f04f 0301 	mov.w	r3, #1
 800ea46:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800ea4a:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800ea4e:	4ba7      	ldr	r3, [pc, #668]	@ (800ecec <MFX_emptyAttitude+0x3b8>)
 800ea50:	9320      	str	r3, [sp, #128]	@ 0x80
 800ea52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ea54:	ae0c      	add	r6, sp, #48	@ 0x30
 800ea56:	46b3      	mov	fp, r6
 800ea58:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ea5a:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800ea5e:	e9c4 8800 	strd	r8, r8, [r4]
 800ea62:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800ea66:	f8c4 8010 	str.w	r8, [r4, #16]
 800ea6a:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800ea6e:	46a6      	mov	lr, r4
 800ea70:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ea74:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ea78:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800ea7c:	682d      	ldr	r5, [r5, #0]
 800ea7e:	f8cc 5000 	str.w	r5, [ip]
 800ea82:	af21      	add	r7, sp, #132	@ 0x84
 800ea84:	ed8a 8a01 	vstr	s16, [sl, #4]
 800ea88:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800ea8a:	ab1a      	add	r3, sp, #104	@ 0x68
 800ea8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ea90:	abf6      	add	r3, sp, #984	@ 0x3d8
 800ea92:	9300      	str	r3, [sp, #0]
 800ea94:	aa3e      	add	r2, sp, #248	@ 0xf8
 800ea96:	f8c7 8000 	str.w	r8, [r7]
 800ea9a:	ab9a      	add	r3, sp, #616	@ 0x268
 800ea9c:	a911      	add	r1, sp, #68	@ 0x44
 800ea9e:	9403      	str	r4, [sp, #12]
 800eaa0:	2001      	movs	r0, #1
 800eaa2:	f7fe fa2f 	bl	800cf04 <DataHist_parameters>
 800eaa6:	4b92      	ldr	r3, [pc, #584]	@ (800ecf0 <MFX_emptyAttitude+0x3bc>)
 800eaa8:	f8c9 3018 	str.w	r3, [r9, #24]
 800eaac:	4b91      	ldr	r3, [pc, #580]	@ (800ecf4 <MFX_emptyAttitude+0x3c0>)
 800eaae:	f8c9 301c 	str.w	r3, [r9, #28]
 800eab2:	4b91      	ldr	r3, [pc, #580]	@ (800ecf8 <MFX_emptyAttitude+0x3c4>)
 800eab4:	f8c9 3020 	str.w	r3, [r9, #32]
 800eab8:	4b90      	ldr	r3, [pc, #576]	@ (800ecfc <MFX_emptyAttitude+0x3c8>)
 800eaba:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800eabe:	4b90      	ldr	r3, [pc, #576]	@ (800ed00 <MFX_emptyAttitude+0x3cc>)
 800eac0:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800eac4:	4b8f      	ldr	r3, [pc, #572]	@ (800ed04 <MFX_emptyAttitude+0x3d0>)
 800eac6:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800eaca:	4b8f      	ldr	r3, [pc, #572]	@ (800ed08 <MFX_emptyAttitude+0x3d4>)
 800eacc:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800ead0:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800ead4:	4b8d      	ldr	r3, [pc, #564]	@ (800ed0c <MFX_emptyAttitude+0x3d8>)
 800ead6:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800eada:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800eade:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800eae2:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800eae6:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800eaea:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800eaee:	f240 1301 	movw	r3, #257	@ 0x101
 800eaf2:	f8a9 3000 	strh.w	r3, [r9]
 800eaf6:	f8a9 3004 	strh.w	r3, [r9, #4]
 800eafa:	4b85      	ldr	r3, [pc, #532]	@ (800ed10 <MFX_emptyAttitude+0x3dc>)
 800eafc:	f8c9 300c 	str.w	r3, [r9, #12]
 800eb00:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800eb04:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800eb08:	4b82      	ldr	r3, [pc, #520]	@ (800ed14 <MFX_emptyAttitude+0x3e0>)
 800eb0a:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800eb0e:	af2e      	add	r7, sp, #184	@ 0xb8
 800eb10:	2000      	movs	r0, #0
 800eb12:	2100      	movs	r1, #0
 800eb14:	f8c9 3014 	str.w	r3, [r9, #20]
 800eb18:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800eb1c:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800eb20:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800eb24:	f8a9 8002 	strh.w	r8, [r9, #2]
 800eb28:	ed89 8a02 	vstr	s16, [r9, #8]
 800eb2c:	ed89 8a04 	vstr	s16, [r9, #16]
 800eb30:	cf07      	ldmia	r7!, {r0, r1, r2}
 800eb32:	ae31      	add	r6, sp, #196	@ 0xc4
 800eb34:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800eb38:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800eb3c:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800eb40:	ce07      	ldmia	r6!, {r0, r1, r2}
 800eb42:	ad34      	add	r5, sp, #208	@ 0xd0
 800eb44:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800eb48:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800eb4c:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800eb50:	cd07      	ldmia	r5!, {r0, r1, r2}
 800eb52:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800eb56:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800eb5a:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800eb5e:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800eb62:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800eb66:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800eb6a:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800eb6e:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800eb72:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800eb76:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800eb7a:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800ed18 <MFX_emptyAttitude+0x3e4>
 800eb7e:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800ed1c <MFX_emptyAttitude+0x3e8>
 800eb82:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800ed20 <MFX_emptyAttitude+0x3ec>
 800eb86:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800eb8a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800eb8e:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800eb92:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800eb96:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800eb9a:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800eb9e:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800eba2:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800eba6:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800ebaa:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800ebae:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800ebb2:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800ebb6:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800ebba:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800ebbe:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800ebc2:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800ebc6:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800ebca:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800ebce:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800ebd2:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800ebd6:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800ebda:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800ebde:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800ebe2:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800ebe6:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800ebea:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800ebee:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800ebf2:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800ebf6:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800ebfa:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800ebfe:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800ec02:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800ec06:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800ec0a:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800ec0e:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800ec12:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800ec16:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800ec1a:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800ec1e:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800ec22:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800ec26:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800ec2a:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800ec2e:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800ec32:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800ec36:	f04f 0201 	mov.w	r2, #1
 800ec3a:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800ec3e:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800ec42:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800ec46:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800ec4a:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800ec4e:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800ec52:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800ec56:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800ec5a:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800ec5e:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800ec62:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800ec66:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800ec6a:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800ec6e:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800ec72:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800ec76:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800ec7a:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800ec7e:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800ec82:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800ec86:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800ec8a:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800ec8e:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800ec92:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800ec96:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800ec9a:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800ec9e:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800eca2:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800eca6:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800ecaa:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800ecae:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800ecb2:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800ecb6:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800ecba:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800ecbe:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800ecc2:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800ecc6:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800ecca:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800ecce:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800ecd2:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800ecd6:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800ecda:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800ecde:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800ece2:	e01f      	b.n	800ed24 <MFX_emptyAttitude+0x3f0>
 800ece4:	08015590 	.word	0x08015590
 800ece8:	00000000 	.word	0x00000000
 800ecec:	40a00000 	.word	0x40a00000
 800ecf0:	3a9d4952 	.word	0x3a9d4952
 800ecf4:	3ac49ba6 	.word	0x3ac49ba6
 800ecf8:	3b03126f 	.word	0x3b03126f
 800ecfc:	3a83126f 	.word	0x3a83126f
 800ed00:	3f639581 	.word	0x3f639581
 800ed04:	402ab021 	.word	0x402ab021
 800ed08:	3f13f7cf 	.word	0x3f13f7cf
 800ed0c:	3f2ac083 	.word	0x3f2ac083
 800ed10:	01010100 	.word	0x01010100
 800ed14:	41200000 	.word	0x41200000
 800ed18:	3f4ccccd 	.word	0x3f4ccccd
 800ed1c:	3f333333 	.word	0x3f333333
 800ed20:	447a0000 	.word	0x447a0000
 800ed24:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800ed28:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800ed2c:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800ed30:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800ed34:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800ed38:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800ed3c:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800ed40:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800ed44:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800ed48:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800ed4c:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800ed50:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800ed54:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800ed58:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800ed5c:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800ed60:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800ed64:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800ed68:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800ed6c:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800ed70:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800ed74:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800ed78:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800ed7c:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800ed80:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800ed84:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800ed88:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800ed8c:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800ed90:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800ed94:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800ed98:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800ed9c:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800eda0:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800eda4:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800eda8:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800edac:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800edb0:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800edb4:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800edb8:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800edbc:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800edc0:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800edc4:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800edc8:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800edcc:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800edd0:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800edd4:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800edd8:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800eddc:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800ede0:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800ede4:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800ede8:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800edec:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800edf0:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800edf4:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800edf8:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800edfc:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800ee00:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800ee04:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800ee08:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800ee0c:	9202      	str	r2, [sp, #8]
 800ee0e:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800ee12:	9201      	str	r2, [sp, #4]
 800ee14:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800ee18:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800ee1c:	f8cd a00c 	str.w	sl, [sp, #12]
 800ee20:	9200      	str	r2, [sp, #0]
 800ee22:	7820      	ldrb	r0, [r4, #0]
 800ee24:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800ee28:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800ee2c:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800ee30:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800ee34:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800ee38:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800ee3c:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800ee40:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800ee44:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800ee48:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800ee4c:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800ee50:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800ee54:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800ee58:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800ee5c:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800ee60:	f7fe f850 	bl	800cf04 <DataHist_parameters>
 800ee64:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800ee68:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800ee6c:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800ee70:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800ee74:	f10d 0c20 	add.w	ip, sp, #32
 800ee78:	9304      	str	r3, [sp, #16]
 800ee7a:	9205      	str	r2, [sp, #20]
 800ee7c:	9106      	str	r1, [sp, #24]
 800ee7e:	9007      	str	r0, [sp, #28]
 800ee80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee84:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800ee88:	9b04      	ldr	r3, [sp, #16]
 800ee8a:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800ee8e:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800ee92:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800ee96:	9906      	ldr	r1, [sp, #24]
 800ee98:	9a05      	ldr	r2, [sp, #20]
 800ee9a:	9807      	ldr	r0, [sp, #28]
 800ee9c:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800eea0:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800eea4:	edcb 8a00 	vstr	s17, [fp]
 800eea8:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800eeac:	edca 8a00 	vstr	s17, [sl]
 800eeb0:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800eeb4:	edc3 8a00 	vstr	s17, [r3]
 800eeb8:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800eebc:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800eec0:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800eec4:	230a      	movs	r3, #10
 800eec6:	edc2 8a00 	vstr	s17, [r2]
 800eeca:	edc7 8a00 	vstr	s17, [r7]
 800eece:	edc6 8a00 	vstr	s17, [r6]
 800eed2:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800eed6:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800eeda:	edc5 8a00 	vstr	s17, [r5]
 800eede:	ed84 8a00 	vstr	s16, [r4]
 800eee2:	edc1 8a00 	vstr	s17, [r1]
 800eee6:	edc0 8a00 	vstr	s17, [r0]
 800eeea:	edce 8a00 	vstr	s17, [lr]
 800eeee:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800eef2:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800eef6:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800eefa:	ecbd 8b02 	vpop	{d8}
 800eefe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef02:	bf00      	nop
 800ef04:	0000      	movs	r0, r0
	...

0800ef08 <iNemoEngine_API_Update>:
 800ef08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef0c:	ed2d 8b10 	vpush	{d8-d15}
 800ef10:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800ef14:	eeb0 8a40 	vmov.f32	s16, s0
 800ef18:	4607      	mov	r7, r0
 800ef1a:	4688      	mov	r8, r1
 800ef1c:	4614      	mov	r4, r2
 800ef1e:	932a      	str	r3, [sp, #168]	@ 0xa8
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	f000 820b 	beq.w	800f33c <iNemoEngine_API_Update+0x434>
 800ef26:	68e0      	ldr	r0, [r4, #12]
 800ef28:	6921      	ldr	r1, [r4, #16]
 800ef2a:	6962      	ldr	r2, [r4, #20]
 800ef2c:	abab      	add	r3, sp, #684	@ 0x2ac
 800ef2e:	c307      	stmia	r3!, {r0, r1, r2}
 800ef30:	6820      	ldr	r0, [r4, #0]
 800ef32:	6861      	ldr	r1, [r4, #4]
 800ef34:	68a2      	ldr	r2, [r4, #8]
 800ef36:	aba8      	add	r3, sp, #672	@ 0x2a0
 800ef38:	c307      	stmia	r3!, {r0, r1, r2}
 800ef3a:	69a0      	ldr	r0, [r4, #24]
 800ef3c:	69e1      	ldr	r1, [r4, #28]
 800ef3e:	6a22      	ldr	r2, [r4, #32]
 800ef40:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800ef44:	abae      	add	r3, sp, #696	@ 0x2b8
 800ef46:	c307      	stmia	r3!, {r0, r1, r2}
 800ef48:	b12c      	cbz	r4, 800ef56 <iNemoEngine_API_Update+0x4e>
 800ef4a:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ef4e:	793b      	ldrb	r3, [r7, #4]
 800ef50:	429a      	cmp	r2, r3
 800ef52:	f082 834a 	bcs.w	80115ea <iNemoEngine_API_Update+0x26e2>
 800ef56:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800ef5a:	ae3b      	add	r6, sp, #236	@ 0xec
 800ef5c:	4619      	mov	r1, r3
 800ef5e:	4630      	mov	r0, r6
 800ef60:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ef62:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ef64:	ad41      	add	r5, sp, #260	@ 0x104
 800ef66:	f7fe f879 	bl	800d05c <rotVect>
 800ef6a:	aaae      	add	r2, sp, #696	@ 0x2b8
 800ef6c:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800ef70:	a83e      	add	r0, sp, #248	@ 0xf8
 800ef72:	f7fe f873 	bl	800d05c <rotVect>
 800ef76:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800ef78:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800ef7c:	4628      	mov	r0, r5
 800ef7e:	f7fe f86d 	bl	800d05c <rotVect>
 800ef82:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ef86:	b923      	cbnz	r3, 800ef92 <iNemoEngine_API_Update+0x8a>
 800ef88:	4b9d      	ldr	r3, [pc, #628]	@ (800f200 <iNemoEngine_API_Update+0x2f8>)
 800ef8a:	606b      	str	r3, [r5, #4]
 800ef8c:	60ab      	str	r3, [r5, #8]
 800ef8e:	2300      	movs	r3, #0
 800ef90:	602b      	str	r3, [r5, #0]
 800ef92:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800ef96:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ef98:	2b09      	cmp	r3, #9
 800ef9a:	d851      	bhi.n	800f040 <iNemoEngine_API_Update+0x138>
 800ef9c:	edd6 aa01 	vldr	s21, [r6, #4]
 800efa0:	ed96 ba00 	vldr	s22, [r6]
 800efa4:	ed96 aa02 	vldr	s20, [r6, #8]
 800efa8:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800efac:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800efb0:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800efb4:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800efb8:	ee17 0a90 	vmov	r0, s15
 800efbc:	f7f1 fa68 	bl	8000490 <__aeabi_f2d>
 800efc0:	ec41 0b10 	vmov	d0, r0, r1
 800efc4:	f004 fd40 	bl	8013a48 <sqrt>
 800efc8:	ec51 0b10 	vmov	r0, r1, d0
 800efcc:	f7f1 fd68 	bl	8000aa0 <__aeabi_d2f>
 800efd0:	ee07 0a90 	vmov	s15, r0
 800efd4:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800efd8:	ed95 9a01 	vldr	s18, [r5, #4]
 800efdc:	edd5 9a00 	vldr	s19, [r5]
 800efe0:	edd5 8a02 	vldr	s17, [r5, #8]
 800efe4:	ee69 7a09 	vmul.f32	s15, s18, s18
 800efe8:	ee2b ba07 	vmul.f32	s22, s22, s14
 800efec:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800eff0:	ee6a aa87 	vmul.f32	s21, s21, s14
 800eff4:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800eff8:	ee2a aa07 	vmul.f32	s20, s20, s14
 800effc:	ee17 0a90 	vmov	r0, s15
 800f000:	ed86 ba00 	vstr	s22, [r6]
 800f004:	edc6 aa01 	vstr	s21, [r6, #4]
 800f008:	ed86 aa02 	vstr	s20, [r6, #8]
 800f00c:	f7f1 fa40 	bl	8000490 <__aeabi_f2d>
 800f010:	ec41 0b10 	vmov	d0, r0, r1
 800f014:	f004 fd18 	bl	8013a48 <sqrt>
 800f018:	ec51 0b10 	vmov	r0, r1, d0
 800f01c:	f7f1 fd40 	bl	8000aa0 <__aeabi_d2f>
 800f020:	ee07 0a10 	vmov	s14, r0
 800f024:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800f028:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800f02c:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f030:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800f034:	edc5 9a00 	vstr	s19, [r5]
 800f038:	ed85 9a01 	vstr	s18, [r5, #4]
 800f03c:	edc5 8a02 	vstr	s17, [r5, #8]
 800f040:	793b      	ldrb	r3, [r7, #4]
 800f042:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800f046:	429a      	cmp	r2, r3
 800f048:	f080 80f2 	bcs.w	800f230 <iNemoEngine_API_Update+0x328>
 800f04c:	abd6      	add	r3, sp, #856	@ 0x358
 800f04e:	931c      	str	r3, [sp, #112]	@ 0x70
 800f050:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f054:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f056:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800f05a:	9324      	str	r3, [sp, #144]	@ 0x90
 800f05c:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800f060:	9325      	str	r3, [sp, #148]	@ 0x94
 800f062:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800f066:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800f06a:	9326      	str	r3, [sp, #152]	@ 0x98
 800f06c:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800f070:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800f072:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800f074:	3301      	adds	r3, #1
 800f076:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800f07a:	aaab      	add	r2, sp, #684	@ 0x2ac
 800f07c:	4650      	mov	r0, sl
 800f07e:	f7fd ffed 	bl	800d05c <rotVect>
 800f082:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800f084:	ed93 aa00 	vldr	s20, [r3]
 800f088:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	f8c8 300c 	str.w	r3, [r8, #12]
 800f090:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f8c8 3010 	str.w	r3, [r8, #16]
 800f098:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f8c8 3014 	str.w	r3, [r8, #20]
 800f0a0:	ed88 aa06 	vstr	s20, [r8, #24]
 800f0a4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800f0a8:	9301      	str	r3, [sp, #4]
 800f0aa:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800f0ae:	4651      	mov	r1, sl
 800f0b0:	4642      	mov	r2, r8
 800f0b2:	f108 000c 	add.w	r0, r8, #12
 800f0b6:	9300      	str	r3, [sp, #0]
 800f0b8:	f108 031c 	add.w	r3, r8, #28
 800f0bc:	f7ff fb6c 	bl	800e798 <output_update>
 800f0c0:	edd8 9a00 	vldr	s19, [r8]
 800f0c4:	ed98 9a01 	vldr	s18, [r8, #4]
 800f0c8:	eeb0 0a69 	vmov.f32	s0, s19
 800f0cc:	f004 fd62 	bl	8013b94 <sinf>
 800f0d0:	eeb0 8a40 	vmov.f32	s16, s0
 800f0d4:	eeb0 0a69 	vmov.f32	s0, s19
 800f0d8:	f004 fd10 	bl	8013afc <cosf>
 800f0dc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f0de:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f0e2:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800f0e6:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800f0ea:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f0ee:	ee20 8a07 	vmul.f32	s16, s0, s14
 800f0f2:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800f204 <iNemoEngine_API_Update+0x2fc>
 800f0f6:	eef0 6ac9 	vabs.f32	s13, s18
 800f0fa:	eef4 6ac7 	vcmpe.f32	s13, s14
 800f0fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f102:	eea7 8a86 	vfma.f32	s16, s15, s12
 800f106:	d573      	bpl.n	800f1f0 <iNemoEngine_API_Update+0x2e8>
 800f108:	eeb0 0a49 	vmov.f32	s0, s18
 800f10c:	f004 fd88 	bl	8013c20 <tanf>
 800f110:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f114:	eeb0 7a68 	vmov.f32	s14, s17
 800f118:	eea0 7a08 	vfma.f32	s14, s0, s16
 800f11c:	4c3a      	ldr	r4, [pc, #232]	@ (800f208 <iNemoEngine_API_Update+0x300>)
 800f11e:	eef1 7ac7 	vsqrt.f32	s15, s14
 800f122:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800f126:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800f20c <iNemoEngine_API_Update+0x304>
 800f12a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800f220 <iNemoEngine_API_Update+0x318>
 800f12e:	ed98 8a04 	vldr	s16, [r8, #16]
 800f132:	edd8 8a03 	vldr	s17, [r8, #12]
 800f136:	ed98 9a05 	vldr	s18, [r8, #20]
 800f13a:	ed98 6a08 	vldr	s12, [r8, #32]
 800f13e:	ed98 0a07 	vldr	s0, [r8, #28]
 800f142:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800f146:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f14a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800f14e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f152:	bf88      	it	hi
 800f154:	eef0 7a66 	vmovhi.f32	s15, s13
 800f158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f15c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f160:	bfb8      	it	lt
 800f162:	eef0 7a47 	vmovlt.f32	s15, s14
 800f166:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800f16a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800f16e:	bb73      	cbnz	r3, 800f1ce <iNemoEngine_API_Update+0x2c6>
 800f170:	eef0 0a46 	vmov.f32	s1, s12
 800f174:	f7fe f844 	bl	800d200 <findDirection>
 800f178:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800f17c:	2805      	cmp	r0, #5
 800f17e:	f204 8186 	bhi.w	801348e <iNemoEngine_API_Update+0x4586>
 800f182:	e8df f010 	tbh	[pc, r0, lsl #1]
 800f186:	000a      	.short	0x000a
 800f188:	0006123c 	.word	0x0006123c
 800f18c:	0006126f 	.word	0x0006126f
 800f190:	000a      	.short	0x000a
 800f192:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800f210 <iNemoEngine_API_Update+0x308>
 800f196:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800f19a:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f214 <iNemoEngine_API_Update+0x30c>
 800f19e:	eef4 9ae7 	vcmpe.f32	s19, s15
 800f1a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1a6:	bfa8      	it	ge
 800f1a8:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800f1ac:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800f1b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1b4:	d503      	bpl.n	800f1be <iNemoEngine_API_Update+0x2b6>
 800f1b6:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800f214 <iNemoEngine_API_Update+0x30c>
 800f1ba:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800f1be:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800f1c2:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800f1c6:	ecbd 8b10 	vpop	{d8-d15}
 800f1ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1ce:	eef0 0a40 	vmov.f32	s1, s0
 800f1d2:	eeb1 1a41 	vneg.f32	s2, s2
 800f1d6:	eeb0 0a46 	vmov.f32	s0, s12
 800f1da:	f7fe f811 	bl	800d200 <findDirection>
 800f1de:	eef0 7a68 	vmov.f32	s15, s17
 800f1e2:	eeb1 9a49 	vneg.f32	s18, s18
 800f1e6:	eef0 8a48 	vmov.f32	s17, s16
 800f1ea:	eeb0 8a67 	vmov.f32	s16, s15
 800f1ee:	e7c3      	b.n	800f178 <iNemoEngine_API_Update+0x270>
 800f1f0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800f218 <iNemoEngine_API_Update+0x310>
 800f1f4:	eeb0 7a68 	vmov.f32	s14, s17
 800f1f8:	eea8 7a27 	vfma.f32	s14, s16, s15
 800f1fc:	e78e      	b.n	800f11c <iNemoEngine_API_Update+0x214>
 800f1fe:	bf00      	nop
 800f200:	3f333333 	.word	0x3f333333
 800f204:	3fbc430e 	.word	0x3fbc430e
 800f208:	200001a8 	.word	0x200001a8
 800f20c:	40490fdb 	.word	0x40490fdb
 800f210:	43340000 	.word	0x43340000
 800f214:	43b40000 	.word	0x43b40000
 800f218:	42c6ab07 	.word	0x42c6ab07
 800f21c:	3c03126f 	.word	0x3c03126f
 800f220:	3c8efa35 	.word	0x3c8efa35
 800f224:	3ed93dd9 	.word	0x3ed93dd9
 800f228:	3b656042 	.word	0x3b656042
 800f22c:	42c80000 	.word	0x42c80000
 800f230:	ee07 3a90 	vmov	s15, r3
 800f234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f238:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800f21c <iNemoEngine_API_Update+0x314>
 800f23c:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800f220 <iNemoEngine_API_Update+0x318>
 800f240:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800f224 <iNemoEngine_API_Update+0x31c>
 800f244:	ee67 7a88 	vmul.f32	s15, s15, s16
 800f248:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800f24c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800f250:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800f254:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800f258:	2200      	movs	r2, #0
 800f25a:	f04f 0c00 	mov.w	ip, #0
 800f25e:	ab63      	add	r3, sp, #396	@ 0x18c
 800f260:	edcd 7a07 	vstr	s15, [sp, #28]
 800f264:	eef1 7ac6 	vsqrt.f32	s15, s12
 800f268:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800f228 <iNemoEngine_API_Update+0x320>
 800f26c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800f270:	edd4 6a00 	vldr	s13, [r4]
 800f274:	ee66 fa87 	vmul.f32	s31, s13, s14
 800f278:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800f27c:	edd0 6a00 	vldr	s13, [r0]
 800f280:	ee26 fa87 	vmul.f32	s30, s13, s14
 800f284:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800f288:	edd1 6a00 	vldr	s13, [r1]
 800f28c:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800f290:	6022      	str	r2, [r4, #0]
 800f292:	6002      	str	r2, [r0, #0]
 800f294:	600a      	str	r2, [r1, #0]
 800f296:	797a      	ldrb	r2, [r7, #5]
 800f298:	9209      	str	r2, [sp, #36]	@ 0x24
 800f29a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f29e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f2a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2a8:	edcd 6a08 	vstr	s13, [sp, #32]
 800f2ac:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f2b0:	ac60      	add	r4, sp, #384	@ 0x180
 800f2b2:	2b01      	cmp	r3, #1
 800f2b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f2b8:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800f2bc:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800f2c0:	f002 83ff 	beq.w	8011ac2 <iNemoEngine_API_Update+0x2bba>
 800f2c4:	2b02      	cmp	r3, #2
 800f2c6:	f002 83f3 	beq.w	8011ab0 <iNemoEngine_API_Update+0x2ba8>
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	f002 8261 	beq.w	8011792 <iNemoEngine_API_Update+0x288a>
 800f2d0:	edd7 9a05 	vldr	s19, [r7, #20]
 800f2d4:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800f22c <iNemoEngine_API_Update+0x324>
 800f2d8:	4a1a      	ldr	r2, [pc, #104]	@ (800f344 <iNemoEngine_API_Update+0x43c>)
 800f2da:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800f2de:	ee69 9a87 	vmul.f32	s19, s19, s14
 800f2e2:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800f2e6:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800f2ea:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800f348 <iNemoEngine_API_Update+0x440>
 800f2ee:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800f34c <iNemoEngine_API_Update+0x444>
 800f2f2:	887b      	ldrh	r3, [r7, #2]
 800f2f4:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f2f8:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800f2fc:	1e59      	subs	r1, r3, #1
 800f2fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f302:	2912      	cmp	r1, #18
 800f304:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800f308:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800f30c:	d824      	bhi.n	800f358 <iNemoEngine_API_Update+0x450>
 800f30e:	3301      	adds	r3, #1
 800f310:	b299      	uxth	r1, r3
 800f312:	2903      	cmp	r1, #3
 800f314:	b21b      	sxth	r3, r3
 800f316:	f202 8232 	bhi.w	801177e <iNemoEngine_API_Update+0x2876>
 800f31a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800f350 <iNemoEngine_API_Update+0x448>
 800f31e:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800f322:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800f326:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800f32a:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800f32e:	ee26 7a07 	vmul.f32	s14, s12, s14
 800f332:	eeb0 aa67 	vmov.f32	s20, s15
 800f336:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800f33a:	e020      	b.n	800f37e <iNemoEngine_API_Update+0x476>
 800f33c:	ab50      	add	r3, sp, #320	@ 0x140
 800f33e:	932a      	str	r3, [sp, #168]	@ 0xa8
 800f340:	e5f1      	b.n	800ef26 <iNemoEngine_API_Update+0x1e>
 800f342:	bf00      	nop
 800f344:	3a83126f 	.word	0x3a83126f
 800f348:	3fb50481 	.word	0x3fb50481
 800f34c:	3e0f5c29 	.word	0x3e0f5c29
 800f350:	3e4ccccd 	.word	0x3e4ccccd
 800f354:	358637bd 	.word	0x358637bd
 800f358:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800f354 <iNemoEngine_API_Update+0x44c>
 800f35c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800f360:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f364:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800f368:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800f36c:	2300      	movs	r3, #0
 800f36e:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800f372:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800f376:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f37a:	ee2a aa07 	vmul.f32	s20, s20, s14
 800f37e:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800f382:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800f386:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800f38a:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800f38e:	807b      	strh	r3, [r7, #2]
 800f390:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800f394:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800f398:	4be5      	ldr	r3, [pc, #916]	@ (800f730 <iNemoEngine_API_Update+0x828>)
 800f39a:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800f39e:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800f3a2:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800f3a6:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800f3a8:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f3ac:	a8d6      	add	r0, sp, #856	@ 0x358
 800f3ae:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800f3b0:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800f3b2:	2100      	movs	r1, #0
 800f3b4:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800f3b8:	4605      	mov	r5, r0
 800f3ba:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800f3bc:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800f3c0:	901c      	str	r0, [sp, #112]	@ 0x70
 800f3c2:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800f3c6:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800f3ca:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800f3ce:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800f3d2:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800f3d6:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800f3da:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800f3de:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800f3e2:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800f3e6:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800f3ea:	f004 faeb 	bl	80139c4 <memset>
 800f3ee:	7b79      	ldrb	r1, [r7, #13]
 800f3f0:	9120      	str	r1, [sp, #128]	@ 0x80
 800f3f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800f3f6:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800f3fa:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800f3fe:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800f402:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800f406:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800f40a:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800f40e:	2900      	cmp	r1, #0
 800f410:	f001 8103 	beq.w	801061a <iNemoEngine_API_Update+0x1712>
 800f414:	ed94 8a01 	vldr	s16, [r4, #4]
 800f418:	ed94 9a00 	vldr	s18, [r4]
 800f41c:	edd4 ea02 	vldr	s29, [r4, #8]
 800f420:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f424:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800f428:	eee9 7a09 	vfma.f32	s15, s18, s18
 800f42c:	ee28 7a07 	vmul.f32	s14, s16, s14
 800f430:	eeee 7aae 	vfma.f32	s15, s29, s29
 800f434:	ee39 6a09 	vadd.f32	s12, s18, s18
 800f438:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800f43c:	edcd 7a04 	vstr	s15, [sp, #16]
 800f440:	eeb1 5a65 	vneg.f32	s10, s11
 800f444:	eef1 7a46 	vneg.f32	s15, s12
 800f448:	eef1 6a47 	vneg.f32	s13, s14
 800f44c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f44e:	ed94 da04 	vldr	s26, [r4, #16]
 800f452:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800f456:	eef1 7a4d 	vneg.f32	s15, s26
 800f45a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f45e:	edd4 ba05 	vldr	s23, [r4, #20]
 800f462:	edc3 7a05 	vstr	s15, [r3, #20]
 800f466:	eef1 7a67 	vneg.f32	s15, s15
 800f46a:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 800f46e:	ee7b 7aab 	vadd.f32	s15, s23, s23
 800f472:	ed94 ca03 	vldr	s24, [r4, #12]
 800f476:	edc3 7a04 	vstr	s15, [r3, #16]
 800f47a:	eef1 7a67 	vneg.f32	s15, s15
 800f47e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800f482:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 800f486:	edc3 5a01 	vstr	s11, [r3, #4]
 800f48a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 800f48e:	eef1 7a67 	vneg.f32	s15, s15
 800f492:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 800f496:	ed83 7a02 	vstr	s14, [r3, #8]
 800f49a:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 800f49e:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 800f4a2:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 800f4a6:	2230      	movs	r2, #48	@ 0x30
 800f4a8:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 800f4ac:	2100      	movs	r1, #0
 800f4ae:	a899      	add	r0, sp, #612	@ 0x264
 800f4b0:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 800f4b4:	9346      	str	r3, [sp, #280]	@ 0x118
 800f4b6:	f004 fa85 	bl	80139c4 <memset>
 800f4ba:	edd7 7a06 	vldr	s15, [r7, #24]
 800f4be:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800f4c2:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f4c6:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 800f4ca:	edd7 7a07 	vldr	s15, [r7, #28]
 800f4ce:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f4d2:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 800f4d6:	edd7 7a08 	vldr	s15, [r7, #32]
 800f4da:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f4de:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	f042 8660 	bne.w	80121a8 <iNemoEngine_API_Update+0x32a0>
 800f4e8:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 800f4ec:	932b      	str	r3, [sp, #172]	@ 0xac
 800f4ee:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 800f4f2:	932c      	str	r3, [sp, #176]	@ 0xb0
 800f4f4:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 800f4f8:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f4fa:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	f042 8470 	bne.w	8011de4 <iNemoEngine_API_Update+0x2edc>
 800f504:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 800f508:	9305      	str	r3, [sp, #20]
 800f50a:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800f50e:	9306      	str	r3, [sp, #24]
 800f510:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 800f514:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 800f518:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 800f51c:	930e      	str	r3, [sp, #56]	@ 0x38
 800f51e:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 800f522:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f526:	ed93 ba00 	vldr	s22, [r3]
 800f52a:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f52c:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 800f530:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 800f534:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 800f538:	edd2 aa00 	vldr	s21, [r2]
 800f53c:	edd1 9a00 	vldr	s19, [r1]
 800f540:	edd0 ca00 	vldr	s25, [r0]
 800f544:	9224      	str	r2, [sp, #144]	@ 0x90
 800f546:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f54a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f54e:	9125      	str	r1, [sp, #148]	@ 0x94
 800f550:	9026      	str	r0, [sp, #152]	@ 0x98
 800f552:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 800f556:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 800f55a:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 800f55e:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 800f562:	f04f 0300 	mov.w	r3, #0
 800f566:	d142      	bne.n	800f5ee <iNemoEngine_API_Update+0x6e6>
 800f568:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f570:	d13d      	bne.n	800f5ee <iNemoEngine_API_Update+0x6e6>
 800f572:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f57a:	f043 856d 	bne.w	8013058 <iNemoEngine_API_Update+0x4150>
 800f57e:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f586:	f043 867f 	bne.w	8013288 <iNemoEngine_API_Update+0x4380>
 800f58a:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 800f58e:	9358      	str	r3, [sp, #352]	@ 0x160
 800f590:	9359      	str	r3, [sp, #356]	@ 0x164
 800f592:	935a      	str	r3, [sp, #360]	@ 0x168
 800f594:	2100      	movs	r1, #0
 800f596:	4b67      	ldr	r3, [pc, #412]	@ (800f734 <iNemoEngine_API_Update+0x82c>)
 800f598:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f59c:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 800f5a0:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 800f5a4:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 800f5a8:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800f5ac:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 800f5b0:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 800f5b4:	f004 fa06 	bl	80139c4 <memset>
 800f5b8:	4b5f      	ldr	r3, [pc, #380]	@ (800f738 <iNemoEngine_API_Update+0x830>)
 800f5ba:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f5be:	eef0 9a6c 	vmov.f32	s19, s25
 800f5c2:	eef0 aa6c 	vmov.f32	s21, s25
 800f5c6:	eeb0 ba6c 	vmov.f32	s22, s25
 800f5ca:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800f5ce:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800f5d2:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800f5d6:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800f5da:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800f5de:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 800f5e2:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800f5e6:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 800f5ea:	eef0 ca6d 	vmov.f32	s25, s27
 800f5ee:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800f73c <iNemoEngine_API_Update+0x834>
 800f5f2:	ed9d 7a04 	vldr	s14, [sp, #16]
 800f5f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5fe:	f100 87fe 	bmi.w	80105fe <iNemoEngine_API_Update+0x16f6>
 800f602:	eeb1 eac7 	vsqrt.f32	s28, s14
 800f606:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f60a:	ee3e 6a47 	vsub.f32	s12, s28, s14
 800f60e:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 800f612:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f616:	eeb0 7ac6 	vabs.f32	s14, s12
 800f61a:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 800f61e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f622:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 800f626:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800f62a:	edd4 6a00 	vldr	s13, [r4]
 800f62e:	ed94 6a01 	vldr	s12, [r4, #4]
 800f632:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 800f636:	eeac 7a0c 	vfma.f32	s14, s24, s24
 800f63a:	9b05      	ldr	r3, [sp, #20]
 800f63c:	ee67 5aa6 	vmul.f32	s11, s15, s13
 800f640:	eeab 7aab 	vfma.f32	s14, s23, s23
 800f644:	4628      	mov	r0, r5
 800f646:	ee67 6a86 	vmul.f32	s13, s15, s12
 800f64a:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 800f64e:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 800f73c <iNemoEngine_API_Update+0x834>
 800f652:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 800f656:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800f65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f65e:	bf54      	ite	pl
 800f660:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 800f664:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 800f740 <iNemoEngine_API_Update+0x838>
 800f668:	ed94 5a02 	vldr	s10, [r4, #8]
 800f66c:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 800f670:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 800f674:	ee82 7a87 	vdiv.f32	s14, s5, s14
 800f678:	ee65 7a27 	vmul.f32	s15, s10, s15
 800f67c:	ee2d 6a07 	vmul.f32	s12, s26, s14
 800f680:	ed93 3a00 	vldr	s6, [r3]
 800f684:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 800f688:	ee66 6a26 	vmul.f32	s13, s12, s13
 800f68c:	ee2c 6a07 	vmul.f32	s12, s24, s14
 800f690:	ee2b 7a87 	vmul.f32	s14, s23, s14
 800f694:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f698:	eeb0 0a43 	vmov.f32	s0, s6
 800f69c:	eee7 6a87 	vfma.f32	s13, s15, s14
 800f6a0:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 800f6a4:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 800f6a8:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 800f6ac:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 800f6b0:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 800f6b4:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 800f6b8:	f7fd ff5c 	bl	800d574 <dataDerivative5>
 800f6bc:	9b06      	ldr	r3, [sp, #24]
 800f6be:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 800f6c2:	edd3 7a00 	vldr	s15, [r3]
 800f6c6:	4630      	mov	r0, r6
 800f6c8:	eeb0 0a67 	vmov.f32	s0, s15
 800f6cc:	edcd 7a03 	vstr	s15, [sp, #12]
 800f6d0:	f7fd ff50 	bl	800d574 <dataDerivative5>
 800f6d4:	eddb da00 	vldr	s27, [fp]
 800f6d8:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 800f6dc:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800f6de:	eeb0 0a6d 	vmov.f32	s0, s27
 800f6e2:	f7fd ff47 	bl	800d574 <dataDerivative5>
 800f6e6:	eec2 7a83 	vdiv.f32	s15, s5, s6
 800f6ea:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 800f6ee:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f6f2:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f6f6:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800f6fa:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f6fe:	eeb0 7ac9 	vabs.f32	s14, s18
 800f702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f70a:	d52d      	bpl.n	800f768 <iNemoEngine_API_Update+0x860>
 800f70c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f710:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f718:	f282 8092 	bge.w	8011840 <iNemoEngine_API_Update+0x2938>
 800f71c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f720:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f728:	f303 8088 	bgt.w	801283c <iNemoEngine_API_Update+0x3934>
 800f72c:	e00c      	b.n	800f748 <iNemoEngine_API_Update+0x840>
 800f72e:	bf00      	nop
 800f730:	3a9d4952 	.word	0x3a9d4952
 800f734:	bf666666 	.word	0xbf666666
 800f738:	40a00000 	.word	0x40a00000
 800f73c:	3c23d70a 	.word	0x3c23d70a
 800f740:	3dcccccd 	.word	0x3dcccccd
 800f744:	4b000000 	.word	0x4b000000
 800f748:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f74c:	ee17 0a90 	vmov	r0, s15
 800f750:	f7f0 fe9e 	bl	8000490 <__aeabi_f2d>
 800f754:	ec41 0b10 	vmov	d0, r0, r1
 800f758:	f004 fb6a 	bl	8013e30 <ceil>
 800f75c:	ec51 0b10 	vmov	r0, r1, d0
 800f760:	f7f1 f99e 	bl	8000aa0 <__aeabi_d2f>
 800f764:	ee09 0a10 	vmov	s18, r0
 800f768:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f76c:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f770:	eeb0 7ac8 	vabs.f32	s14, s16
 800f774:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f77c:	d51f      	bpl.n	800f7be <iNemoEngine_API_Update+0x8b6>
 800f77e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f782:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f78a:	f282 802d 	bge.w	80117e8 <iNemoEngine_API_Update+0x28e0>
 800f78e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f792:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f79a:	f303 804b 	bgt.w	8012834 <iNemoEngine_API_Update+0x392c>
 800f79e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f7a2:	ee17 0a90 	vmov	r0, s15
 800f7a6:	f7f0 fe73 	bl	8000490 <__aeabi_f2d>
 800f7aa:	ec41 0b10 	vmov	d0, r0, r1
 800f7ae:	f004 fb3f 	bl	8013e30 <ceil>
 800f7b2:	ec51 0b10 	vmov	r0, r1, d0
 800f7b6:	f7f1 f973 	bl	8000aa0 <__aeabi_d2f>
 800f7ba:	ee08 0a10 	vmov	s16, r0
 800f7be:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f7c2:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 800f7c6:	eeb0 7aee 	vabs.f32	s14, s29
 800f7ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7d2:	d51f      	bpl.n	800f814 <iNemoEngine_API_Update+0x90c>
 800f7d4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f7d8:	eef4 eae7 	vcmpe.f32	s29, s15
 800f7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7e0:	f281 87f0 	bge.w	80117c4 <iNemoEngine_API_Update+0x28bc>
 800f7e4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f7e8:	eef4 eac7 	vcmpe.f32	s29, s14
 800f7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7f0:	f303 801c 	bgt.w	801282c <iNemoEngine_API_Update+0x3924>
 800f7f4:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f7f8:	ee17 0a90 	vmov	r0, s15
 800f7fc:	f7f0 fe48 	bl	8000490 <__aeabi_f2d>
 800f800:	ec41 0b10 	vmov	d0, r0, r1
 800f804:	f004 fb14 	bl	8013e30 <ceil>
 800f808:	ec51 0b10 	vmov	r0, r1, d0
 800f80c:	f7f1 f948 	bl	8000aa0 <__aeabi_d2f>
 800f810:	ee0e 0a90 	vmov	s29, r0
 800f814:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 800f818:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 800f81c:	1e43      	subs	r3, r0, #1
 800f81e:	b25a      	sxtb	r2, r3
 800f820:	2a00      	cmp	r2, #0
 800f822:	b2db      	uxtb	r3, r3
 800f824:	dd17      	ble.n	800f856 <iNemoEngine_API_Update+0x94e>
 800f826:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f82a:	1e82      	subs	r2, r0, #2
 800f82c:	009b      	lsls	r3, r3, #2
 800f82e:	b2d2      	uxtb	r2, r2
 800f830:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 800f834:	4419      	add	r1, r3
 800f836:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f83a:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800f83e:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f842:	443b      	add	r3, r7
 800f844:	681a      	ldr	r2, [r3, #0]
 800f846:	60da      	str	r2, [r3, #12]
 800f848:	685a      	ldr	r2, [r3, #4]
 800f84a:	611a      	str	r2, [r3, #16]
 800f84c:	689a      	ldr	r2, [r3, #8]
 800f84e:	615a      	str	r2, [r3, #20]
 800f850:	3b0c      	subs	r3, #12
 800f852:	428b      	cmp	r3, r1
 800f854:	d1f6      	bne.n	800f844 <iNemoEngine_API_Update+0x93c>
 800f856:	ed9d 7a03 	vldr	s14, [sp, #12]
 800f85a:	ed85 9a00 	vstr	s18, [r5]
 800f85e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f862:	ee87 9a87 	vdiv.f32	s18, s15, s14
 800f866:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 800f86a:	ed83 8a00 	vstr	s16, [r3]
 800f86e:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800f872:	edc3 ea00 	vstr	s29, [r3]
 800f876:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 800f87a:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f87e:	ee2c 8a09 	vmul.f32	s16, s24, s18
 800f882:	3301      	adds	r3, #1
 800f884:	b2db      	uxtb	r3, r3
 800f886:	eeb0 7ac8 	vabs.f32	s14, s16
 800f88a:	4283      	cmp	r3, r0
 800f88c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f890:	bf28      	it	cs
 800f892:	4603      	movcs	r3, r0
 800f894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f898:	ee6d ea09 	vmul.f32	s29, s26, s18
 800f89c:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 800f8a0:	ee2b 9a89 	vmul.f32	s18, s23, s18
 800f8a4:	d51f      	bpl.n	800f8e6 <iNemoEngine_API_Update+0x9de>
 800f8a6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f8aa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8b2:	f281 8775 	bge.w	80117a0 <iNemoEngine_API_Update+0x2898>
 800f8b6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f8ba:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8c2:	f302 87af 	bgt.w	8012824 <iNemoEngine_API_Update+0x391c>
 800f8c6:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f8ca:	ee17 0a90 	vmov	r0, s15
 800f8ce:	f7f0 fddf 	bl	8000490 <__aeabi_f2d>
 800f8d2:	ec41 0b10 	vmov	d0, r0, r1
 800f8d6:	f004 faab 	bl	8013e30 <ceil>
 800f8da:	ec51 0b10 	vmov	r0, r1, d0
 800f8de:	f7f1 f8df 	bl	8000aa0 <__aeabi_d2f>
 800f8e2:	ee08 0a10 	vmov	s16, r0
 800f8e6:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f8ea:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 800f8ee:	eeb0 7aee 	vabs.f32	s14, s29
 800f8f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f8f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8fa:	d51f      	bpl.n	800f93c <iNemoEngine_API_Update+0xa34>
 800f8fc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f900:	eef4 eae7 	vcmpe.f32	s29, s15
 800f904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f908:	f282 80ae 	bge.w	8011a68 <iNemoEngine_API_Update+0x2b60>
 800f90c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f910:	eef4 eac7 	vcmpe.f32	s29, s14
 800f914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f918:	f302 8780 	bgt.w	801281c <iNemoEngine_API_Update+0x3914>
 800f91c:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f920:	ee17 0a90 	vmov	r0, s15
 800f924:	f7f0 fdb4 	bl	8000490 <__aeabi_f2d>
 800f928:	ec41 0b10 	vmov	d0, r0, r1
 800f92c:	f004 fa80 	bl	8013e30 <ceil>
 800f930:	ec51 0b10 	vmov	r0, r1, d0
 800f934:	f7f1 f8b4 	bl	8000aa0 <__aeabi_d2f>
 800f938:	ee0e 0a90 	vmov	s29, r0
 800f93c:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f940:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f944:	eeb0 7ac9 	vabs.f32	s14, s18
 800f948:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f94c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f950:	d51f      	bpl.n	800f992 <iNemoEngine_API_Update+0xa8a>
 800f952:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f956:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f95a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f95e:	f282 8071 	bge.w	8011a44 <iNemoEngine_API_Update+0x2b3c>
 800f962:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f966:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f96e:	f302 8751 	bgt.w	8012814 <iNemoEngine_API_Update+0x390c>
 800f972:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f976:	ee17 0a90 	vmov	r0, s15
 800f97a:	f7f0 fd89 	bl	8000490 <__aeabi_f2d>
 800f97e:	ec41 0b10 	vmov	d0, r0, r1
 800f982:	f004 fa55 	bl	8013e30 <ceil>
 800f986:	ec51 0b10 	vmov	r0, r1, d0
 800f98a:	f7f1 f889 	bl	8000aa0 <__aeabi_d2f>
 800f98e:	ee09 0a10 	vmov	s18, r0
 800f992:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 800f996:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 800f99a:	1e43      	subs	r3, r0, #1
 800f99c:	b25a      	sxtb	r2, r3
 800f99e:	2a00      	cmp	r2, #0
 800f9a0:	b2db      	uxtb	r3, r3
 800f9a2:	dd17      	ble.n	800f9d4 <iNemoEngine_API_Update+0xacc>
 800f9a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f9a8:	1e82      	subs	r2, r0, #2
 800f9aa:	009b      	lsls	r3, r3, #2
 800f9ac:	b2d2      	uxtb	r2, r2
 800f9ae:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 800f9b2:	4419      	add	r1, r3
 800f9b4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f9b8:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 800f9bc:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f9c0:	443b      	add	r3, r7
 800f9c2:	681a      	ldr	r2, [r3, #0]
 800f9c4:	60da      	str	r2, [r3, #12]
 800f9c6:	685a      	ldr	r2, [r3, #4]
 800f9c8:	611a      	str	r2, [r3, #16]
 800f9ca:	689a      	ldr	r2, [r3, #8]
 800f9cc:	615a      	str	r2, [r3, #20]
 800f9ce:	3b0c      	subs	r3, #12
 800f9d0:	428b      	cmp	r3, r1
 800f9d2:	d1f6      	bne.n	800f9c2 <iNemoEngine_API_Update+0xaba>
 800f9d4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f9d8:	ed86 8a00 	vstr	s16, [r6]
 800f9dc:	ee87 8aad 	vdiv.f32	s16, s15, s27
 800f9e0:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 800f9e4:	edc3 ea00 	vstr	s29, [r3]
 800f9e8:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 800f9ec:	ed83 9a00 	vstr	s18, [r3]
 800f9f0:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 800f9f4:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 800f9f8:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800f9fc:	ee28 9a2f 	vmul.f32	s18, s16, s31
 800fa00:	3301      	adds	r3, #1
 800fa02:	b2db      	uxtb	r3, r3
 800fa04:	ee68 ea0f 	vmul.f32	s29, s16, s30
 800fa08:	ee27 8a08 	vmul.f32	s16, s14, s16
 800fa0c:	eeb0 7ac9 	vabs.f32	s14, s18
 800fa10:	4283      	cmp	r3, r0
 800fa12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fa16:	bf28      	it	cs
 800fa18:	4603      	movcs	r3, r0
 800fa1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa1e:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 800fa22:	d51f      	bpl.n	800fa64 <iNemoEngine_API_Update+0xb5c>
 800fa24:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fa28:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800fa2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa30:	f282 802c 	bge.w	8011a8c <iNemoEngine_API_Update+0x2b84>
 800fa34:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fa38:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800fa3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa40:	f302 86ca 	bgt.w	80127d8 <iNemoEngine_API_Update+0x38d0>
 800fa44:	ee79 7a67 	vsub.f32	s15, s18, s15
 800fa48:	ee17 0a90 	vmov	r0, s15
 800fa4c:	f7f0 fd20 	bl	8000490 <__aeabi_f2d>
 800fa50:	ec41 0b10 	vmov	d0, r0, r1
 800fa54:	f004 f9ec 	bl	8013e30 <ceil>
 800fa58:	ec51 0b10 	vmov	r0, r1, d0
 800fa5c:	f7f1 f820 	bl	8000aa0 <__aeabi_d2f>
 800fa60:	ee09 0a10 	vmov	s18, r0
 800fa64:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800fa68:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800fa6c:	eeb0 7aee 	vabs.f32	s14, s29
 800fa70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fa74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa78:	d51f      	bpl.n	800faba <iNemoEngine_API_Update+0xbb2>
 800fa7a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fa7e:	eef4 eae7 	vcmpe.f32	s29, s15
 800fa82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa86:	f281 87cb 	bge.w	8011a20 <iNemoEngine_API_Update+0x2b18>
 800fa8a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fa8e:	eef4 eac7 	vcmpe.f32	s29, s14
 800fa92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa96:	f302 86b9 	bgt.w	801280c <iNemoEngine_API_Update+0x3904>
 800fa9a:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800fa9e:	ee17 0a90 	vmov	r0, s15
 800faa2:	f7f0 fcf5 	bl	8000490 <__aeabi_f2d>
 800faa6:	ec41 0b10 	vmov	d0, r0, r1
 800faaa:	f004 f9c1 	bl	8013e30 <ceil>
 800faae:	ec51 0b10 	vmov	r0, r1, d0
 800fab2:	f7f0 fff5 	bl	8000aa0 <__aeabi_d2f>
 800fab6:	ee0e 0a90 	vmov	s29, r0
 800faba:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 800f744 <iNemoEngine_API_Update+0x83c>
 800fabe:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800fac2:	eeb0 7ac8 	vabs.f32	s14, s16
 800fac6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800faca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800face:	d51f      	bpl.n	800fb10 <iNemoEngine_API_Update+0xc08>
 800fad0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fad4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fadc:	f281 878e 	bge.w	80119fc <iNemoEngine_API_Update+0x2af4>
 800fae0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fae4:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800fae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800faec:	f302 8678 	bgt.w	80127e0 <iNemoEngine_API_Update+0x38d8>
 800faf0:	ee78 7a67 	vsub.f32	s15, s16, s15
 800faf4:	ee17 0a90 	vmov	r0, s15
 800faf8:	f7f0 fcca 	bl	8000490 <__aeabi_f2d>
 800fafc:	ec41 0b10 	vmov	d0, r0, r1
 800fb00:	f004 f996 	bl	8013e30 <ceil>
 800fb04:	ec51 0b10 	vmov	r0, r1, d0
 800fb08:	f7f0 ffca 	bl	8000aa0 <__aeabi_d2f>
 800fb0c:	ee08 0a10 	vmov	s16, r0
 800fb10:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 800fb14:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 800fb18:	1e43      	subs	r3, r0, #1
 800fb1a:	b25a      	sxtb	r2, r3
 800fb1c:	2a00      	cmp	r2, #0
 800fb1e:	b2db      	uxtb	r3, r3
 800fb20:	dd17      	ble.n	800fb52 <iNemoEngine_API_Update+0xc4a>
 800fb22:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fb26:	1e82      	subs	r2, r0, #2
 800fb28:	009b      	lsls	r3, r3, #2
 800fb2a:	b2d2      	uxtb	r2, r2
 800fb2c:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 800fb30:	4419      	add	r1, r3
 800fb32:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fb36:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 800fb3a:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fb3e:	443b      	add	r3, r7
 800fb40:	681a      	ldr	r2, [r3, #0]
 800fb42:	60da      	str	r2, [r3, #12]
 800fb44:	685a      	ldr	r2, [r3, #4]
 800fb46:	611a      	str	r2, [r3, #16]
 800fb48:	689a      	ldr	r2, [r3, #8]
 800fb4a:	615a      	str	r2, [r3, #20]
 800fb4c:	3b0c      	subs	r3, #12
 800fb4e:	428b      	cmp	r3, r1
 800fb50:	d1f6      	bne.n	800fb40 <iNemoEngine_API_Update+0xc38>
 800fb52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb54:	ed83 9a00 	vstr	s18, [r3]
 800fb58:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 800fb5c:	edc3 ea00 	vstr	s29, [r3]
 800fb60:	9336      	str	r3, [sp, #216]	@ 0xd8
 800fb62:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 800fb66:	ed83 8a00 	vstr	s16, [r3]
 800fb6a:	9337      	str	r3, [sp, #220]	@ 0xdc
 800fb6c:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 800fb70:	3301      	adds	r3, #1
 800fb72:	b2db      	uxtb	r3, r3
 800fb74:	4283      	cmp	r3, r0
 800fb76:	bf28      	it	cs
 800fb78:	4603      	movcs	r3, r0
 800fb7a:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 800fb7e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fb80:	a947      	add	r1, sp, #284	@ 0x11c
 800fb82:	a84a      	add	r0, sp, #296	@ 0x128
 800fb84:	f7fd fddc 	bl	800d740 <getRotationMatrix>
 800fb88:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800fb8c:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 800fb90:	9331      	str	r3, [sp, #196]	@ 0xc4
 800fb92:	461e      	mov	r6, r3
 800fb94:	46d4      	mov	ip, sl
 800fb96:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 800fb9a:	6830      	ldr	r0, [r6, #0]
 800fb9c:	6871      	ldr	r1, [r6, #4]
 800fb9e:	68b2      	ldr	r2, [r6, #8]
 800fba0:	68f3      	ldr	r3, [r6, #12]
 800fba2:	4664      	mov	r4, ip
 800fba4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fba6:	3610      	adds	r6, #16
 800fba8:	42ae      	cmp	r6, r5
 800fbaa:	46a4      	mov	ip, r4
 800fbac:	d1f5      	bne.n	800fb9a <iNemoEngine_API_Update+0xc92>
 800fbae:	6830      	ldr	r0, [r6, #0]
 800fbb0:	6020      	str	r0, [r4, #0]
 800fbb2:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 800fbb6:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800fbba:	eeb0 7ac7 	vabs.f32	s14, s14
 800fbbe:	eef0 7ae7 	vabs.f32	s15, s15
 800fbc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbca:	f140 850a 	bpl.w	80105e2 <iNemoEngine_API_Update+0x16da>
 800fbce:	2004      	movs	r0, #4
 800fbd0:	2400      	movs	r4, #0
 800fbd2:	2107      	movs	r1, #7
 800fbd4:	f04f 0c06 	mov.w	ip, #6
 800fbd8:	2203      	movs	r2, #3
 800fbda:	4603      	mov	r3, r0
 800fbdc:	9403      	str	r4, [sp, #12]
 800fbde:	f04f 0e01 	mov.w	lr, #1
 800fbe2:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800fbe6:	eeb0 7ac7 	vabs.f32	s14, s14
 800fbea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbf2:	f300 84e4 	bgt.w	80105be <iNemoEngine_API_Update+0x16b6>
 800fbf6:	2505      	movs	r5, #5
 800fbf8:	9504      	str	r5, [sp, #16]
 800fbfa:	f04f 0b08 	mov.w	fp, #8
 800fbfe:	2502      	movs	r5, #2
 800fc00:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800fc02:	4434      	add	r4, r6
 800fc04:	4433      	add	r3, r6
 800fc06:	edd4 6a00 	vldr	s13, [r4]
 800fc0a:	ed93 7a00 	vldr	s14, [r3]
 800fc0e:	9b03      	ldr	r3, [sp, #12]
 800fc10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fc14:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800fc18:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 800fc1c:	00ab      	lsls	r3, r5, #2
 800fc1e:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 800fc22:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800fc26:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800fc2a:	edc6 7a00 	vstr	s15, [r6]
 800fc2e:	ed95 7a00 	vldr	s14, [r5]
 800fc32:	edd4 6a00 	vldr	s13, [r4]
 800fc36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fc3a:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 800fc3e:	edc4 7a00 	vstr	s15, [r4]
 800fc42:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 800fc46:	edd6 6a00 	vldr	s13, [r6]
 800fc4a:	ed94 6a00 	vldr	s12, [r4]
 800fc4e:	ed95 7a00 	vldr	s14, [r5]
 800fc52:	eea6 7ac6 	vfms.f32	s14, s13, s12
 800fc56:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800fc5a:	ed85 7a00 	vstr	s14, [r5]
 800fc5e:	ed94 7a00 	vldr	s14, [r4]
 800fc62:	9c04      	ldr	r4, [sp, #16]
 800fc64:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 800fc68:	ed90 6a00 	vldr	s12, [r0]
 800fc6c:	eea7 6ac7 	vfms.f32	s12, s15, s14
 800fc70:	00a4      	lsls	r4, r4, #2
 800fc72:	ed80 6a00 	vstr	s12, [r0]
 800fc76:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 800fc7a:	0089      	lsls	r1, r1, #2
 800fc7c:	9104      	str	r1, [sp, #16]
 800fc7e:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 800fc82:	edd0 5a00 	vldr	s11, [r0]
 800fc86:	ed91 7a00 	vldr	s14, [r1]
 800fc8a:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800fc8e:	eef0 5ac6 	vabs.f32	s11, s12
 800fc92:	ed81 7a00 	vstr	s14, [r1]
 800fc96:	edd0 6a00 	vldr	s13, [r0]
 800fc9a:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 800fc9e:	ed90 7a00 	vldr	s14, [r0]
 800fca2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800fca6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800fcaa:	ed80 7a00 	vstr	s14, [r0]
 800fcae:	edd5 6a00 	vldr	s13, [r5]
 800fcb2:	9803      	ldr	r0, [sp, #12]
 800fcb4:	eef0 7ae6 	vabs.f32	s15, s13
 800fcb8:	eef4 5ae7 	vcmpe.f32	s11, s15
 800fcbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcc0:	ea4f 0080 	mov.w	r0, r0, lsl #2
 800fcc4:	ea4f 0582 	mov.w	r5, r2, lsl #2
 800fcc8:	f300 8465 	bgt.w	8010596 <iNemoEngine_API_Update+0x168e>
 800fccc:	edd1 5a00 	vldr	s11, [r1]
 800fcd0:	eef0 7a47 	vmov.f32	s15, s14
 800fcd4:	ee86 4a26 	vdiv.f32	s8, s12, s13
 800fcd8:	eb0a 020b 	add.w	r2, sl, fp
 800fcdc:	4454      	add	r4, sl
 800fcde:	4455      	add	r5, sl
 800fce0:	a978      	add	r1, sp, #480	@ 0x1e0
 800fce2:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800fce6:	eee4 7a65 	vfms.f32	s15, s8, s11
 800fcea:	ed84 4a00 	vstr	s8, [r4]
 800fcee:	edc2 7a00 	vstr	s15, [r2]
 800fcf2:	4632      	mov	r2, r6
 800fcf4:	4452      	add	r2, sl
 800fcf6:	edd2 1a00 	vldr	s3, [r2]
 800fcfa:	9a04      	ldr	r2, [sp, #16]
 800fcfc:	ed95 7a00 	vldr	s14, [r5]
 800fd00:	4452      	add	r2, sl
 800fd02:	ed92 2a00 	vldr	s4, [r2]
 800fd06:	eb0a 0209 	add.w	r2, sl, r9
 800fd0a:	ed92 3a00 	vldr	s6, [r2]
 800fd0e:	eb0a 0200 	add.w	r2, sl, r0
 800fd12:	ed92 0a00 	vldr	s0, [r2]
 800fd16:	eb0a 0203 	add.w	r2, sl, r3
 800fd1a:	edd2 0a00 	vldr	s1, [r2]
 800fd1e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fd20:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 800fd24:	4472      	add	r2, lr
 800fd26:	eec3 2a87 	vdiv.f32	s5, s7, s14
 800fd2a:	ed92 7a00 	vldr	s14, [r2]
 800fd2e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fd30:	4402      	add	r2, r0
 800fd32:	edd2 7a00 	vldr	s15, [r2]
 800fd36:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fd38:	441a      	add	r2, r3
 800fd3a:	edd2 5a00 	vldr	s11, [r2]
 800fd3e:	eee0 7a47 	vfms.f32	s15, s0, s14
 800fd42:	aa75      	add	r2, sp, #468	@ 0x1d4
 800fd44:	4472      	add	r2, lr
 800fd46:	eee0 5ac7 	vfms.f32	s11, s1, s14
 800fd4a:	edd2 4a00 	vldr	s9, [r2]
 800fd4e:	eee4 5a67 	vfms.f32	s11, s8, s15
 800fd52:	aa75      	add	r2, sp, #468	@ 0x1d4
 800fd54:	4402      	add	r2, r0
 800fd56:	ed92 6a00 	vldr	s12, [r2]
 800fd5a:	ee61 5a25 	vmul.f32	s11, s2, s11
 800fd5e:	aa75      	add	r2, sp, #468	@ 0x1d4
 800fd60:	eea2 7a65 	vfms.f32	s14, s4, s11
 800fd64:	441a      	add	r2, r3
 800fd66:	440b      	add	r3, r1
 800fd68:	eee1 7ae5 	vfms.f32	s15, s3, s11
 800fd6c:	4408      	add	r0, r1
 800fd6e:	eef0 6a47 	vmov.f32	s13, s14
 800fd72:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800fd76:	eea0 6a64 	vfms.f32	s12, s0, s9
 800fd7a:	eee3 6a47 	vfms.f32	s13, s6, s14
 800fd7e:	edd3 7a00 	vldr	s15, [r3]
 800fd82:	ed90 5a00 	vldr	s10, [r0]
 800fd86:	eeb0 8a66 	vmov.f32	s16, s13
 800fd8a:	edd2 6a00 	vldr	s13, [r2]
 800fd8e:	eee0 6ae4 	vfms.f32	s13, s1, s9
 800fd92:	460b      	mov	r3, r1
 800fd94:	4473      	add	r3, lr
 800fd96:	44d6      	add	lr, sl
 800fd98:	eee4 6a46 	vfms.f32	s13, s8, s12
 800fd9c:	ee61 6a26 	vmul.f32	s13, s2, s13
 800fda0:	eea1 6ae6 	vfms.f32	s12, s3, s13
 800fda4:	eee2 4a66 	vfms.f32	s9, s4, s13
 800fda8:	ee22 6a86 	vmul.f32	s12, s5, s12
 800fdac:	eee3 4a46 	vfms.f32	s9, s6, s12
 800fdb0:	eeb0 9a64 	vmov.f32	s18, s9
 800fdb4:	edd3 4a00 	vldr	s9, [r3]
 800fdb8:	eea4 5ac0 	vfms.f32	s10, s9, s0
 800fdbc:	eee4 7ae0 	vfms.f32	s15, s9, s1
 800fdc0:	eee4 7a45 	vfms.f32	s15, s8, s10
 800fdc4:	ee67 7a81 	vmul.f32	s15, s15, s2
 800fdc8:	eea7 5ae1 	vfms.f32	s10, s15, s3
 800fdcc:	eee7 4ac2 	vfms.f32	s9, s15, s4
 800fdd0:	ee22 4a85 	vmul.f32	s8, s5, s10
 800fdd4:	eeb0 5a64 	vmov.f32	s10, s9
 800fdd8:	eea4 5a43 	vfms.f32	s10, s8, s6
 800fddc:	ed9e 3a00 	vldr	s6, [lr]
 800fde0:	eec3 4a83 	vdiv.f32	s9, s7, s6
 800fde4:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 800fde8:	ee64 2a88 	vmul.f32	s5, s9, s16
 800fdec:	ee24 3a89 	vmul.f32	s6, s9, s18
 800fdf0:	ee64 4a85 	vmul.f32	s9, s9, s10
 800fdf4:	ee37 5a86 	vadd.f32	s10, s15, s12
 800fdf8:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800fdfc:	ee32 5ac5 	vsub.f32	s10, s5, s10
 800fe00:	eeb4 5ac2 	vcmpe.f32	s10, s4
 800fe04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe08:	bfc8      	it	gt
 800fe0a:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 800fe0e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800fe12:	bfcc      	ite	gt
 800fe14:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 800fe18:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 8010184 <iNemoEngine_API_Update+0x127c>
 800fe1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe20:	f101 83df 	bmi.w	80115e2 <iNemoEngine_API_Update+0x26da>
 800fe24:	bfd8      	it	le
 800fe26:	ee25 5a26 	vmulle.f32	s10, s10, s13
 800fe2a:	ee76 6a67 	vsub.f32	s13, s12, s15
 800fe2e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800fe32:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800fe36:	ee25 5a04 	vmul.f32	s10, s10, s8
 800fe3a:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 800fe3e:	eef4 6ac4 	vcmpe.f32	s13, s8
 800fe42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe46:	bf88      	it	hi
 800fe48:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 800fe4c:	ee74 4ae5 	vsub.f32	s9, s9, s11
 800fe50:	bf88      	it	hi
 800fe52:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 800fe56:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 800fe5a:	bf8c      	ite	hi
 800fe5c:	eef1 6ac4 	vsqrthi.f32	s13, s8
 800fe60:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 8010184 <iNemoEngine_API_Update+0x127c>
 800fe64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe68:	f101 83b7 	bmi.w	80115da <iNemoEngine_API_Update+0x26d2>
 800fe6c:	bfd8      	it	le
 800fe6e:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 800fe72:	ee72 2a86 	vadd.f32	s5, s5, s12
 800fe76:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800fe7a:	ee77 7ae2 	vsub.f32	s15, s15, s5
 800fe7e:	ee26 6a86 	vmul.f32	s12, s13, s12
 800fe82:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800fe86:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fe8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe8e:	bf88      	it	hi
 800fe90:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 800fe94:	ee37 7a43 	vsub.f32	s14, s14, s6
 800fe98:	bf88      	it	hi
 800fe9a:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 800fe9e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fea2:	bf8c      	ite	hi
 800fea4:	eef1 7ae6 	vsqrthi.f32	s15, s13
 800fea8:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 8010184 <iNemoEngine_API_Update+0x127c>
 800feac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800feb0:	f100 83d1 	bmi.w	8010656 <iNemoEngine_API_Update+0x174e>
 800feb4:	bfd8      	it	le
 800feb6:	ee67 7a87 	vmulle.f32	s15, s15, s14
 800feba:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 800febe:	1e53      	subs	r3, r2, #1
 800fec0:	b259      	sxtb	r1, r3
 800fec2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fec6:	2900      	cmp	r1, #0
 800fec8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fecc:	b2db      	uxtb	r3, r3
 800fece:	dd1c      	ble.n	800ff0a <iNemoEngine_API_Update+0x1002>
 800fed0:	3a02      	subs	r2, #2
 800fed2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fed6:	b2d2      	uxtb	r2, r2
 800fed8:	f1a7 010c 	sub.w	r1, r7, #12
 800fedc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800fee0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fee4:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fee8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800feec:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800fef0:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 800fef4:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 800fef8:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 800fefc:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 800ff00:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 800ff04:	3b0c      	subs	r3, #12
 800ff06:	428b      	cmp	r3, r1
 800ff08:	d1f0      	bne.n	800feec <iNemoEngine_API_Update+0xfe4>
 800ff0a:	ed9d 7a07 	vldr	s14, [sp, #28]
 800ff0e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800ff12:	ee86 7a87 	vdiv.f32	s14, s13, s14
 800ff16:	ab47      	add	r3, sp, #284	@ 0x11c
 800ff18:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 800ff1c:	4699      	mov	r9, r3
 800ff1e:	f1c2 0601 	rsb	r6, r2, #1
 800ff22:	9333      	str	r3, [sp, #204]	@ 0xcc
 800ff24:	2300      	movs	r3, #0
 800ff26:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 800ff2a:	ad7b      	add	r5, sp, #492	@ 0x1ec
 800ff2c:	46c8      	mov	r8, r9
 800ff2e:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 800ff32:	46b9      	mov	r9, r7
 800ff34:	ee25 5a07 	vmul.f32	s10, s10, s14
 800ff38:	ee66 6a07 	vmul.f32	s13, s12, s14
 800ff3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ff40:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 800ff44:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 800ff48:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 800ff4c:	4637      	mov	r7, r6
 800ff4e:	461e      	mov	r6, r3
 800ff50:	3601      	adds	r6, #1
 800ff52:	4651      	mov	r1, sl
 800ff54:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 800ff58:	464a      	mov	r2, r9
 800ff5a:	18f8      	adds	r0, r7, r3
 800ff5c:	f803 0f01 	strb.w	r0, [r3, #1]!
 800ff60:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 800ff64:	f841 0b04 	str.w	r0, [r1], #4
 800ff68:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 800ff6c:	4298      	cmp	r0, r3
 800ff6e:	f102 020c 	add.w	r2, r2, #12
 800ff72:	d1f2      	bne.n	800ff5a <iNemoEngine_API_Update+0x1052>
 800ff74:	ed9a 7a00 	vldr	s14, [sl]
 800ff78:	edda 7a01 	vldr	s15, [sl, #4]
 800ff7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ff80:	ed9a 7a02 	vldr	s14, [sl, #8]
 800ff84:	edda 7a03 	vldr	s15, [sl, #12]
 800ff88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff8c:	bf88      	it	hi
 800ff8e:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 800ff92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ff96:	ed9a 7a04 	vldr	s14, [sl, #16]
 800ff9a:	edda 7a05 	vldr	s15, [sl, #20]
 800ff9e:	bf88      	it	hi
 800ffa0:	802b      	strhhi	r3, [r5, #0]
 800ffa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffa6:	bf88      	it	hi
 800ffa8:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 800ffac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ffb0:	ed9a 7a06 	vldr	s14, [sl, #24]
 800ffb4:	edda 7a07 	vldr	s15, [sl, #28]
 800ffb8:	bf88      	it	hi
 800ffba:	806b      	strhhi	r3, [r5, #2]
 800ffbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffc0:	bf88      	it	hi
 800ffc2:	f240 5306 	movwhi	r3, #1286	@ 0x506
 800ffc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ffca:	ed9a 7a08 	vldr	s14, [sl, #32]
 800ffce:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 800ffd2:	bf88      	it	hi
 800ffd4:	80ab      	strhhi	r3, [r5, #4]
 800ffd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffda:	bf88      	it	hi
 800ffdc:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 800ffe0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ffe4:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 800ffe8:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 800ffec:	bf88      	it	hi
 800ffee:	80eb      	strhhi	r3, [r5, #6]
 800fff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fff4:	bf88      	it	hi
 800fff6:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 800fffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fffe:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 8010002:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 8010006:	bf88      	it	hi
 8010008:	812b      	strhhi	r3, [r5, #8]
 801000a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801000e:	bf88      	it	hi
 8010010:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 8010014:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010018:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 801001c:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 8010020:	bf88      	it	hi
 8010022:	816b      	strhhi	r3, [r5, #10]
 8010024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010028:	bf88      	it	hi
 801002a:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 801002e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010032:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 8010036:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 801003a:	bf88      	it	hi
 801003c:	81ab      	strhhi	r3, [r5, #12]
 801003e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010042:	bf88      	it	hi
 8010044:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 8010048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801004c:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 8010050:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 8010054:	bf88      	it	hi
 8010056:	81eb      	strhhi	r3, [r5, #14]
 8010058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801005c:	bf88      	it	hi
 801005e:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 8010062:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010066:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 801006a:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 801006e:	bf88      	it	hi
 8010070:	822b      	strhhi	r3, [r5, #16]
 8010072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010076:	bf88      	it	hi
 8010078:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 801007c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010080:	bf88      	it	hi
 8010082:	826b      	strhhi	r3, [r5, #18]
 8010084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010088:	bf84      	itt	hi
 801008a:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 801008e:	82ab      	strhhi	r3, [r5, #20]
 8010090:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 8010094:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 8010098:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801009c:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 80100a0:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 80100a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100a8:	bf88      	it	hi
 80100aa:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 80100ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80100b2:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 80100b6:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 80100ba:	bf88      	it	hi
 80100bc:	82eb      	strhhi	r3, [r5, #22]
 80100be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100c2:	bf88      	it	hi
 80100c4:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 80100c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80100cc:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 80100d0:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 80100d4:	bf88      	it	hi
 80100d6:	832b      	strhhi	r3, [r5, #24]
 80100d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100dc:	bf88      	it	hi
 80100de:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 80100e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80100e6:	bf88      	it	hi
 80100e8:	836b      	strhhi	r3, [r5, #26]
 80100ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ee:	bf88      	it	hi
 80100f0:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 80100f4:	f04f 0101 	mov.w	r1, #1
 80100f8:	bf88      	it	hi
 80100fa:	83ab      	strhhi	r3, [r5, #28]
 80100fc:	221e      	movs	r2, #30
 80100fe:	4658      	mov	r0, fp
 8010100:	f003 fc60 	bl	80139c4 <memset>
 8010104:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 8010108:	2404      	movs	r4, #4
 801010a:	2102      	movs	r1, #2
 801010c:	9618      	str	r6, [sp, #96]	@ 0x60
 801010e:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 8010112:	460a      	mov	r2, r1
 8010114:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8010118:	0049      	lsls	r1, r1, #1
 801011a:	1c53      	adds	r3, r2, #1
 801011c:	9303      	str	r3, [sp, #12]
 801011e:	f04f 0801 	mov.w	r8, #1
 8010122:	9105      	str	r1, [sp, #20]
 8010124:	9b05      	ldr	r3, [sp, #20]
 8010126:	9a03      	ldr	r2, [sp, #12]
 8010128:	46c1      	mov	r9, r8
 801012a:	4498      	add	r8, r3
 801012c:	f1b8 0f1f 	cmp.w	r8, #31
 8010130:	bfa8      	it	ge
 8010132:	f04f 081f 	movge.w	r8, #31
 8010136:	eba8 0309 	sub.w	r3, r8, r9
 801013a:	2b00      	cmp	r3, #0
 801013c:	f102 3cff 	add.w	ip, r2, #4294967295
 8010140:	dd34      	ble.n	80101ac <iNemoEngine_API_Update+0x12a4>
 8010142:	464f      	mov	r7, r9
 8010144:	f8cd 9010 	str.w	r9, [sp, #16]
 8010148:	2400      	movs	r4, #0
 801014a:	4699      	mov	r9, r3
 801014c:	1e79      	subs	r1, r7, #1
 801014e:	f915 200c 	ldrsb.w	r2, [r5, ip]
 8010152:	566b      	ldrsb	r3, [r5, r1]
 8010154:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 8010158:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 801015c:	ed16 7a01 	vldr	s14, [r6, #-4]
 8010160:	ed50 7a01 	vldr	s15, [r0, #-4]
 8010164:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801016c:	f10c 0002 	add.w	r0, ip, #2
 8010170:	f10c 0601 	add.w	r6, ip, #1
 8010174:	f240 81d0 	bls.w	8010518 <iNemoEngine_API_Update+0x1610>
 8010178:	4580      	cmp	r8, r0
 801017a:	f80b 2004 	strb.w	r2, [fp, r4]
 801017e:	f000 81ba 	beq.w	80104f6 <iNemoEngine_API_Update+0x15ee>
 8010182:	e005      	b.n	8010190 <iNemoEngine_API_Update+0x1288>
 8010184:	00000000 	.word	0x00000000
 8010188:	3f333333 	.word	0x3f333333
 801018c:	3f4ccccd 	.word	0x3f4ccccd
 8010190:	46b4      	mov	ip, r6
 8010192:	3401      	adds	r4, #1
 8010194:	45a1      	cmp	r9, r4
 8010196:	dcd9      	bgt.n	801014c <iNemoEngine_API_Update+0x1244>
 8010198:	464b      	mov	r3, r9
 801019a:	f8dd 9010 	ldr.w	r9, [sp, #16]
 801019e:	f109 30ff 	add.w	r0, r9, #4294967295
 80101a2:	461a      	mov	r2, r3
 80101a4:	4428      	add	r0, r5
 80101a6:	4659      	mov	r1, fp
 80101a8:	f003 fc3e 	bl	8013a28 <memcpy>
 80101ac:	9b07      	ldr	r3, [sp, #28]
 80101ae:	4443      	add	r3, r8
 80101b0:	2b1e      	cmp	r3, #30
 80101b2:	9303      	str	r3, [sp, #12]
 80101b4:	ddb6      	ble.n	8010124 <iNemoEngine_API_Update+0x121c>
 80101b6:	9c08      	ldr	r4, [sp, #32]
 80101b8:	9905      	ldr	r1, [sp, #20]
 80101ba:	3c01      	subs	r4, #1
 80101bc:	d1a9      	bne.n	8010112 <iNemoEngine_API_Update+0x120a>
 80101be:	f995 300e 	ldrsb.w	r3, [r5, #14]
 80101c2:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 80101c4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80101c8:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 80101cc:	ed53 7a01 	vldr	s15, [r3, #-4]
 80101d0:	f995 300f 	ldrsb.w	r3, [r5, #15]
 80101d4:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 80101d8:	ed13 7a01 	vldr	s14, [r3, #-4]
 80101dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80101e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101e4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80101e8:	bf4c      	ite	mi
 80101ea:	2201      	movmi	r2, #1
 80101ec:	2200      	movpl	r2, #0
 80101ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101f2:	bf4c      	ite	mi
 80101f4:	2301      	movmi	r3, #1
 80101f6:	2300      	movpl	r3, #0
 80101f8:	429a      	cmp	r2, r3
 80101fa:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 80101fe:	f000 81a9 	beq.w	8010554 <iNemoEngine_API_Update+0x164c>
 8010202:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010206:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801020a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801020e:	2e03      	cmp	r6, #3
 8010210:	ece8 7a01 	vstmia	r8!, {s15}
 8010214:	f109 0904 	add.w	r9, r9, #4
 8010218:	f47f ae9a 	bne.w	800ff50 <iNemoEngine_API_Update+0x1048>
 801021c:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 8010220:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 8010224:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 8010228:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 801022c:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 8010230:	9605      	str	r6, [sp, #20]
 8010232:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010236:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 801023a:	eee6 7aa6 	vfma.f32	s15, s13, s13
 801023e:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 8010242:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 8010246:	eeb0 7a67 	vmov.f32	s14, s15
 801024a:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 801024e:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8010252:	46a1      	mov	r9, r4
 8010254:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 8010258:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 801025c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8010260:	ee65 5a27 	vmul.f32	s11, s10, s15
 8010264:	eec6 4a86 	vdiv.f32	s9, s13, s12
 8010268:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 801026c:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 8010270:	ee85 6a86 	vdiv.f32	s12, s11, s12
 8010274:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8010278:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 801027c:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8010280:	eef1 6ac7 	vsqrt.f32	s13, s14
 8010284:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 8010288:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 8010188 <iNemoEngine_API_Update+0x1280>
 801028c:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 8010290:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8010294:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8010298:	eee5 7a25 	vfma.f32	s15, s10, s11
 801029c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80102a0:	eeb0 5a67 	vmov.f32	s10, s15
 80102a4:	edcd 7a03 	vstr	s15, [sp, #12]
 80102a8:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 801018c <iNemoEngine_API_Update+0x1284>
 80102ac:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 80102b0:	ee65 7a27 	vmul.f32	s15, s10, s15
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	f040 8160 	bne.w	801057a <iNemoEngine_API_Update+0x1672>
 80102ba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80102bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80102be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80102c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80102c2:	6a23      	ldr	r3, [r4, #32]
 80102c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80102c6:	69e3      	ldr	r3, [r4, #28]
 80102c8:	6223      	str	r3, [r4, #32]
 80102ca:	edc4 7a07 	vstr	s15, [r4, #28]
 80102ce:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 80102d2:	ed93 8a00 	vldr	s16, [r3]
 80102d6:	ed97 0a02 	vldr	s0, [r7, #8]
 80102da:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 80102de:	edd3 7a00 	vldr	s15, [r3]
 80102e2:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 80102e6:	edd3 5a00 	vldr	s11, [r3]
 80102ea:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 80102ee:	ee28 8a27 	vmul.f32	s16, s16, s15
 80102f2:	edd3 7a00 	vldr	s15, [r3]
 80102f6:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 80102fa:	eea5 8aa7 	vfma.f32	s16, s11, s15
 80102fe:	edd3 5a00 	vldr	s11, [r3]
 8010302:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 8010306:	edd3 7a00 	vldr	s15, [r3]
 801030a:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 801030e:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010312:	edd3 5a00 	vldr	s11, [r3]
 8010316:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 801031a:	edd3 7a00 	vldr	s15, [r3]
 801031e:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 8010322:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010326:	edd3 5a00 	vldr	s11, [r3]
 801032a:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 801032e:	edd3 7a00 	vldr	s15, [r3]
 8010332:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801033a:	eea5 8aa7 	vfma.f32	s16, s11, s15
 801033e:	f340 818d 	ble.w	801065c <iNemoEngine_API_Update+0x1754>
 8010342:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 8010346:	eef4 3ac8 	vcmpe.f32	s7, s16
 801034a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801034e:	f101 8293 	bmi.w	8011878 <iNemoEngine_API_Update+0x2970>
 8010352:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 8010356:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 801035a:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 801035e:	ee67 7a89 	vmul.f32	s15, s15, s18
 8010362:	eef4 3ac8 	vcmpe.f32	s7, s16
 8010366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801036a:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 801036e:	f142 81a1 	bpl.w	80126b4 <iNemoEngine_API_Update+0x37ac>
 8010372:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 8010376:	eeb4 5ac8 	vcmpe.f32	s10, s16
 801037a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801037e:	f342 819f 	ble.w	80126c0 <iNemoEngine_API_Update+0x37b8>
 8010382:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 8010386:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 801038a:	eef4 5ac8 	vcmpe.f32	s11, s16
 801038e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010392:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010396:	f342 8497 	ble.w	8012cc8 <iNemoEngine_API_Update+0x3dc0>
 801039a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801039e:	f282 84a8 	bge.w	8012cf2 <iNemoEngine_API_Update+0x3dea>
 80103a2:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 80103a6:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 80103aa:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80103ae:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80103b2:	ee78 3a63 	vsub.f32	s7, s16, s7
 80103b6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80103ba:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 80103be:	ee7e ea83 	vadd.f32	s29, s29, s6
 80103c2:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 80103c6:	eef4 7ac8 	vcmpe.f32	s15, s16
 80103ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103ce:	f202 84a8 	bhi.w	8012d22 <iNemoEngine_API_Update+0x3e1a>
 80103d2:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 80103d6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80103da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103de:	f142 87d7 	bpl.w	8013390 <iNemoEngine_API_Update+0x4488>
 80103e2:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 80103e6:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 80103ea:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80103ee:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80103f2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80103f6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80103fa:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80103fe:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010402:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8010406:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801040a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040e:	f2c2 84a8 	blt.w	8012d62 <iNemoEngine_API_Update+0x3e5a>
 8010412:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 8010416:	eef4 5ac8 	vcmpe.f32	s11, s16
 801041a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801041e:	f342 87be 	ble.w	801339e <iNemoEngine_API_Update+0x4496>
 8010422:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 8010426:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 801042a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801042e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010432:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010436:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801043a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801043e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010442:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 8010446:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801044a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801044e:	f2c2 84a8 	blt.w	8012da2 <iNemoEngine_API_Update+0x3e9a>
 8010452:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 8010456:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801045a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801045e:	f142 8709 	bpl.w	8013274 <iNemoEngine_API_Update+0x436c>
 8010462:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 8010466:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 801046a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801046e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010472:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010476:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801047a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801047e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010482:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 8010486:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801048a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801048e:	f2c2 84a8 	blt.w	8012de2 <iNemoEngine_API_Update+0x3eda>
 8010492:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 8010496:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801049a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801049e:	f142 86ec 	bpl.w	801327a <iNemoEngine_API_Update+0x4372>
 80104a2:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 80104a6:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 80104aa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80104ae:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80104b2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80104b6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80104ba:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80104be:	ee7e ea83 	vadd.f32	s29, s29, s6
 80104c2:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 80104c6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80104ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104ce:	db0f      	blt.n	80104f0 <iNemoEngine_API_Update+0x15e8>
 80104d0:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 80104d4:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 80104d8:	ee35 5a67 	vsub.f32	s10, s10, s15
 80104dc:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80104e0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80104e4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80104e8:	eec7 ea85 	vdiv.f32	s29, s15, s10
 80104ec:	ee7e eaa3 	vadd.f32	s29, s29, s7
 80104f0:	ee2a aa2e 	vmul.f32	s20, s20, s29
 80104f4:	e0b6      	b.n	8010664 <iNemoEngine_API_Update+0x175c>
 80104f6:	9a03      	ldr	r2, [sp, #12]
 80104f8:	1c60      	adds	r0, r4, #1
 80104fa:	1bd3      	subs	r3, r2, r7
 80104fc:	4297      	cmp	r7, r2
 80104fe:	4429      	add	r1, r5
 8010500:	461a      	mov	r2, r3
 8010502:	4458      	add	r0, fp
 8010504:	f6bf ae44 	bge.w	8010190 <iNemoEngine_API_Update+0x1288>
 8010508:	9306      	str	r3, [sp, #24]
 801050a:	f003 fa8d 	bl	8013a28 <memcpy>
 801050e:	9b06      	ldr	r3, [sp, #24]
 8010510:	9f03      	ldr	r7, [sp, #12]
 8010512:	441c      	add	r4, r3
 8010514:	46b4      	mov	ip, r6
 8010516:	e63c      	b.n	8010192 <iNemoEngine_API_Update+0x128a>
 8010518:	f80b 3004 	strb.w	r3, [fp, r4]
 801051c:	9b03      	ldr	r3, [sp, #12]
 801051e:	3701      	adds	r7, #1
 8010520:	429f      	cmp	r7, r3
 8010522:	f47f ae36 	bne.w	8010192 <iNemoEngine_API_Update+0x128a>
 8010526:	f10c 0601 	add.w	r6, ip, #1
 801052a:	eba8 030c 	sub.w	r3, r8, ip
 801052e:	1c60      	adds	r0, r4, #1
 8010530:	4546      	cmp	r6, r8
 8010532:	eb05 010c 	add.w	r1, r5, ip
 8010536:	f103 32ff 	add.w	r2, r3, #4294967295
 801053a:	9306      	str	r3, [sp, #24]
 801053c:	4458      	add	r0, fp
 801053e:	f6bf ae28 	bge.w	8010192 <iNemoEngine_API_Update+0x128a>
 8010542:	f003 fa71 	bl	8013a28 <memcpy>
 8010546:	9b06      	ldr	r3, [sp, #24]
 8010548:	3c01      	subs	r4, #1
 801054a:	441e      	add	r6, r3
 801054c:	441c      	add	r4, r3
 801054e:	f1a6 0c02 	sub.w	ip, r6, #2
 8010552:	e61e      	b.n	8010192 <iNemoEngine_API_Update+0x128a>
 8010554:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801055c:	f43f ae51 	beq.w	8010202 <iNemoEngine_API_Update+0x12fa>
 8010560:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8010564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010568:	f43f ae4b 	beq.w	8010202 <iNemoEngine_API_Update+0x12fa>
 801056c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010570:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8010574:	eee7 7a26 	vfma.f32	s15, s14, s13
 8010578:	e649      	b.n	801020e <iNemoEngine_API_Update+0x1306>
 801057a:	2300      	movs	r3, #0
 801057c:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 8010580:	edc4 7a07 	vstr	s15, [r4, #28]
 8010584:	edc4 7a08 	vstr	s15, [r4, #32]
 8010588:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 801058c:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8010590:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 8010594:	e69b      	b.n	80102ce <iNemoEngine_API_Update+0x13c6>
 8010596:	4618      	mov	r0, r3
 8010598:	9b03      	ldr	r3, [sp, #12]
 801059a:	edd1 7a00 	vldr	s15, [r1]
 801059e:	eeb0 5a46 	vmov.f32	s10, s12
 80105a2:	4625      	mov	r5, r4
 80105a4:	eeb0 6a66 	vmov.f32	s12, s13
 80105a8:	465e      	mov	r6, fp
 80105aa:	eef0 5a47 	vmov.f32	s11, s14
 80105ae:	eef0 6a45 	vmov.f32	s13, s10
 80105b2:	009b      	lsls	r3, r3, #2
 80105b4:	0094      	lsls	r4, r2, #2
 80105b6:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 80105ba:	f7ff bb8b 	b.w	800fcd4 <iNemoEngine_API_Update+0xdcc>
 80105be:	2303      	movs	r3, #3
 80105c0:	2108      	movs	r1, #8
 80105c2:	2204      	movs	r2, #4
 80105c4:	2601      	movs	r6, #1
 80105c6:	9304      	str	r3, [sp, #16]
 80105c8:	f04f 0b06 	mov.w	fp, #6
 80105cc:	f04f 0c07 	mov.w	ip, #7
 80105d0:	2005      	movs	r0, #5
 80105d2:	460b      	mov	r3, r1
 80105d4:	4614      	mov	r4, r2
 80105d6:	2500      	movs	r5, #0
 80105d8:	9603      	str	r6, [sp, #12]
 80105da:	f04f 0e02 	mov.w	lr, #2
 80105de:	f7ff bb0f 	b.w	800fc00 <iNemoEngine_API_Update+0xcf8>
 80105e2:	2204      	movs	r2, #4
 80105e4:	2300      	movs	r3, #0
 80105e6:	2501      	movs	r5, #1
 80105e8:	eef0 7a47 	vmov.f32	s15, s14
 80105ec:	2106      	movs	r1, #6
 80105ee:	f04f 0c07 	mov.w	ip, #7
 80105f2:	2003      	movs	r0, #3
 80105f4:	4614      	mov	r4, r2
 80105f6:	9503      	str	r5, [sp, #12]
 80105f8:	469e      	mov	lr, r3
 80105fa:	f7ff baf2 	b.w	800fbe2 <iNemoEngine_API_Update+0xcda>
 80105fe:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 801089c <iNemoEngine_API_Update+0x1994>
 8010602:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 80108a0 <iNemoEngine_API_Update+0x1998>
 8010606:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 801060a:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80108a4 <iNemoEngine_API_Update+0x199c>
 801060e:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 8010612:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8010616:	f7ff b806 	b.w	800f626 <iNemoEngine_API_Update+0x71e>
 801061a:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 80108a8 <iNemoEngine_API_Update+0x19a0>
 801061e:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 80108ac <iNemoEngine_API_Update+0x19a4>
 8010622:	eddf 6aac 	vldr	s13, [pc, #688]	@ 80108d4 <iNemoEngine_API_Update+0x19cc>
 8010626:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80108b0 <iNemoEngine_API_Update+0x19a8>
 801062a:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 80108b4 <iNemoEngine_API_Update+0x19ac>
 801062e:	ed84 8a01 	vstr	s16, [r4, #4]
 8010632:	edc4 7a00 	vstr	s15, [r4]
 8010636:	ed84 8a02 	vstr	s16, [r4, #8]
 801063a:	eef0 5a66 	vmov.f32	s11, s13
 801063e:	eeb0 5a47 	vmov.f32	s10, s14
 8010642:	eeb0 6a67 	vmov.f32	s12, s15
 8010646:	edcd 4a04 	vstr	s9, [sp, #16]
 801064a:	eeb0 9a67 	vmov.f32	s18, s15
 801064e:	eef0 ea48 	vmov.f32	s29, s16
 8010652:	f7fe befb 	b.w	800f44c <iNemoEngine_API_Update+0x544>
 8010656:	eef1 7a67 	vneg.f32	s15, s15
 801065a:	e42e      	b.n	800feba <iNemoEngine_API_Update+0xfb2>
 801065c:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 8010660:	eeb0 9a6e 	vmov.f32	s18, s29
 8010664:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 8010668:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 801066c:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8010670:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 80108a0 <iNemoEngine_API_Update+0x1998>
 8010674:	ee7e 5a65 	vsub.f32	s11, s28, s11
 8010678:	ee77 7ac5 	vsub.f32	s15, s15, s10
 801067c:	eef0 5ae5 	vabs.f32	s11, s11
 8010680:	eef0 7ae7 	vabs.f32	s15, s15
 8010684:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8010688:	eef4 7ae3 	vcmpe.f32	s15, s7
 801068c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010690:	dd0a      	ble.n	80106a8 <iNemoEngine_API_Update+0x17a0>
 8010692:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 80108b8 <iNemoEngine_API_Update+0x19b0>
 8010696:	eef4 7ac3 	vcmpe.f32	s15, s6
 801069a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801069e:	f341 80e1 	ble.w	8011864 <iNemoEngine_API_Update+0x295c>
 80106a2:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 80106a6:	e001      	b.n	80106ac <iNemoEngine_API_Update+0x17a4>
 80106a8:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 80106ac:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80106b0:	783e      	ldrb	r6, [r7, #0]
 80106b2:	eef4 3ae7 	vcmpe.f32	s7, s15
 80106b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ba:	bfa8      	it	ge
 80106bc:	eef0 7a63 	vmovge.f32	s15, s7
 80106c0:	edcd 7a04 	vstr	s15, [sp, #16]
 80106c4:	b1ce      	cbz	r6, 80106fa <iNemoEngine_API_Update+0x17f2>
 80106c6:	787e      	ldrb	r6, [r7, #1]
 80106c8:	2e00      	cmp	r6, #0
 80106ca:	f041 8053 	bne.w	8011774 <iNemoEngine_API_Update+0x286c>
 80106ce:	ee74 7a86 	vadd.f32	s15, s9, s12
 80106d2:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 80106d6:	ee74 7a27 	vadd.f32	s15, s8, s15
 80106da:	ed97 6a05 	vldr	s12, [r7, #20]
 80106de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80106e2:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80106e6:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 80106ea:	ee26 6a24 	vmul.f32	s12, s12, s9
 80106ee:	eef4 7ac6 	vcmpe.f32	s15, s12
 80106f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106f6:	f102 8293 	bmi.w	8012c20 <iNemoEngine_API_Update+0x3d18>
 80106fa:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 80106fe:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 8010702:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 8010706:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 801070a:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 801070e:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 8010712:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 8010716:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801071a:	eef0 4a46 	vmov.f32	s9, s12
 801071e:	eee5 4a45 	vfms.f32	s9, s10, s10
 8010722:	2300      	movs	r3, #0
 8010724:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8010728:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 801072c:	eef1 3ae4 	vsqrt.f32	s7, s9
 8010730:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8010734:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8010738:	934d      	str	r3, [sp, #308]	@ 0x134
 801073a:	ee74 2a04 	vadd.f32	s5, s8, s8
 801073e:	ee29 4aac 	vmul.f32	s8, s19, s25
 8010742:	ee69 4aaa 	vmul.f32	s9, s19, s21
 8010746:	eeab 4a2a 	vfma.f32	s8, s22, s21
 801074a:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 801074e:	ee29 1a8b 	vmul.f32	s2, s19, s22
 8010752:	ee74 4aa4 	vadd.f32	s9, s9, s9
 8010756:	ee69 9aa9 	vmul.f32	s19, s19, s19
 801075a:	ee74 ca04 	vadd.f32	s25, s8, s8
 801075e:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 8010762:	ee79 9aa9 	vadd.f32	s19, s19, s19
 8010766:	eeb0 2a64 	vmov.f32	s4, s9
 801076a:	eee3 4a44 	vfms.f32	s9, s6, s8
 801076e:	eea3 2a04 	vfma.f32	s4, s6, s8
 8010772:	ee2b ba0b 	vmul.f32	s22, s22, s22
 8010776:	eef0 1a69 	vmov.f32	s3, s19
 801077a:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 801077e:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 8010782:	eee3 9ae4 	vfms.f32	s19, s7, s9
 8010786:	eeeb 1a04 	vfma.f32	s3, s22, s8
 801078a:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 801078e:	eee5 4a42 	vfms.f32	s9, s10, s4
 8010792:	ee76 1a61 	vsub.f32	s3, s12, s3
 8010796:	ee6a aaaa 	vmul.f32	s21, s21, s21
 801079a:	eee3 4ae1 	vfms.f32	s9, s7, s3
 801079e:	ee7a aaaa 	vadd.f32	s21, s21, s21
 80107a2:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 80107a6:	ee7c 4a22 	vadd.f32	s9, s24, s5
 80107aa:	eef0 0a6a 	vmov.f32	s1, s21
 80107ae:	eeb0 3a62 	vmov.f32	s6, s5
 80107b2:	eee1 4a44 	vfms.f32	s9, s2, s8
 80107b6:	eeeb 0a04 	vfma.f32	s1, s22, s8
 80107ba:	ee91 3a04 	vfnms.f32	s6, s2, s8
 80107be:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 80107c2:	ee25 4a03 	vmul.f32	s8, s10, s6
 80107c6:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 80107ca:	ee76 4a60 	vsub.f32	s9, s12, s1
 80107ce:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 80107d2:	eea3 4aac 	vfma.f32	s8, s7, s25
 80107d6:	ee36 6a20 	vadd.f32	s12, s12, s1
 80107da:	eee5 9a64 	vfms.f32	s19, s10, s9
 80107de:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 80107e2:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 80107e6:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 80107ea:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80108e4 <iNemoEngine_API_Update+0x19dc>
 80107ee:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 80107f2:	ee3d 2a42 	vsub.f32	s4, s26, s4
 80107f6:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80107fa:	eef4 7ac6 	vcmpe.f32	s15, s12
 80107fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010802:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 8010806:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 801080a:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 801080e:	d541      	bpl.n	8010894 <iNemoEngine_API_Update+0x198c>
 8010810:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 80108bc <iNemoEngine_API_Update+0x19b4>
 8010814:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801081c:	dd3a      	ble.n	8010894 <iNemoEngine_API_Update+0x198c>
 801081e:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010822:	ee76 7a67 	vsub.f32	s15, s12, s15
 8010826:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 801082a:	eef0 7ae7 	vabs.f32	s15, s15
 801082e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8010832:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801083a:	dd55      	ble.n	80108e8 <iNemoEngine_API_Update+0x19e0>
 801083c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010840:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010848:	f140 8786 	bpl.w	8011758 <iNemoEngine_API_Update+0x2850>
 801084c:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 80108c0 <iNemoEngine_API_Update+0x19b8>
 8010850:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010858:	f141 8172 	bpl.w	8011b40 <iNemoEngine_API_Update+0x2c38>
 801085c:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 80108cc <iNemoEngine_API_Update+0x19c4>
 8010860:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010868:	f2c1 8172 	blt.w	8011b50 <iNemoEngine_API_Update+0x2c48>
 801086c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80108c4 <iNemoEngine_API_Update+0x19bc>
 8010870:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010878:	f141 8227 	bpl.w	8011cca <iNemoEngine_API_Update+0x2dc2>
 801087c:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 80108cc <iNemoEngine_API_Update+0x19c4>
 8010880:	eddf 4a11 	vldr	s9, [pc, #68]	@ 80108c8 <iNemoEngine_API_Update+0x19c0>
 8010884:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8010888:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801088c:	eea5 6a24 	vfma.f32	s12, s10, s9
 8010890:	f001 b968 	b.w	8011b64 <iNemoEngine_API_Update+0x2c5c>
 8010894:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010898:	e7c1      	b.n	801081e <iNemoEngine_API_Update+0x1916>
 801089a:	bf00      	nop
 801089c:	3ecccccc 	.word	0x3ecccccc
 80108a0:	3dcccccd 	.word	0x3dcccccd
 80108a4:	3f666666 	.word	0x3f666666
 80108a8:	3f333333 	.word	0x3f333333
 80108ac:	00000000 	.word	0x00000000
 80108b0:	bfb33333 	.word	0xbfb33333
 80108b4:	3f7ae147 	.word	0x3f7ae147
 80108b8:	3fb77778 	.word	0x3fb77778
 80108bc:	3f4ccccd 	.word	0x3f4ccccd
 80108c0:	3ba3d70a 	.word	0x3ba3d70a
 80108c4:	3c75c28f 	.word	0x3c75c28f
 80108c8:	42f00001 	.word	0x42f00001
 80108cc:	3c23d70a 	.word	0x3c23d70a
 80108d0:	3b449ba6 	.word	0x3b449ba6
 80108d4:	3fb33333 	.word	0x3fb33333
 80108d8:	3f8f5c29 	.word	0x3f8f5c29
 80108dc:	3f59999a 	.word	0x3f59999a
 80108e0:	3e4ccccd 	.word	0x3e4ccccd
 80108e4:	3f99999a 	.word	0x3f99999a
 80108e8:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80108ec:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 80108cc <iNemoEngine_API_Update+0x19c4>
 80108f0:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 80108d0 <iNemoEngine_API_Update+0x19c8>
 80108f4:	eeb0 6a45 	vmov.f32	s12, s10
 80108f8:	eef0 9a45 	vmov.f32	s19, s10
 80108fc:	ed9d 4a04 	vldr	s8, [sp, #16]
 8010900:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 8010904:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 8010908:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 801090c:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 8010910:	7b3b      	ldrb	r3, [r7, #12]
 8010912:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 8010916:	ee24 9a09 	vmul.f32	s18, s8, s18
 801091a:	ee34 3aa4 	vadd.f32	s6, s9, s9
 801091e:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 8010922:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010926:	ee34 4aa4 	vadd.f32	s8, s9, s9
 801092a:	ee62 2a89 	vmul.f32	s5, s5, s18
 801092e:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 8010932:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 8010936:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 801093a:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 801093e:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 8010942:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010946:	ee23 3a06 	vmul.f32	s6, s6, s12
 801094a:	ee24 4a06 	vmul.f32	s8, s8, s12
 801094e:	ee69 4a24 	vmul.f32	s9, s18, s9
 8010952:	ee62 2a89 	vmul.f32	s5, s5, s18
 8010956:	ee2e 2a82 	vmul.f32	s4, s29, s4
 801095a:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 801095e:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 8010962:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8010966:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 801096a:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 801096e:	2b00      	cmp	r3, #0
 8010970:	f000 85eb 	beq.w	801154a <iNemoEngine_API_Update+0x2642>
 8010974:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010976:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 801097a:	2300      	movs	r3, #0
 801097c:	f362 0307 	bfi	r3, r2, #0, #8
 8010980:	f362 230f 	bfi	r3, r2, #8, #8
 8010984:	f362 4317 	bfi	r3, r2, #16, #8
 8010988:	7bba      	ldrb	r2, [r7, #14]
 801098a:	f362 631f 	bfi	r3, r2, #24, #8
 801098e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8010992:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8010996:	ee63 3a85 	vmul.f32	s7, s7, s10
 801099a:	9344      	str	r3, [sp, #272]	@ 0x110
 801099c:	ee26 5a02 	vmul.f32	s10, s12, s4
 80109a0:	2300      	movs	r3, #0
 80109a2:	ee36 6a06 	vadd.f32	s12, s12, s12
 80109a6:	4619      	mov	r1, r3
 80109a8:	ee24 4a06 	vmul.f32	s8, s8, s12
 80109ac:	f362 0107 	bfi	r1, r2, #0, #8
 80109b0:	f362 210f 	bfi	r1, r2, #8, #8
 80109b4:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 80109b8:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 80109bc:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 80109c0:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 80109c4:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 80109c8:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 80109cc:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 80109d0:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 80109d4:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 80109d8:	2a00      	cmp	r2, #0
 80109da:	f040 86b0 	bne.w	801173e <iNemoEngine_API_Update+0x2836>
 80109de:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80109e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e6:	f340 8482 	ble.w	80112ee <iNemoEngine_API_Update+0x23e6>
 80109ea:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 80109ee:	eef4 7ac8 	vcmpe.f32	s15, s16
 80109f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109f6:	f2c0 847a 	blt.w	80112ee <iNemoEngine_API_Update+0x23e6>
 80109fa:	2e00      	cmp	r6, #0
 80109fc:	f040 8477 	bne.w	80112ee <iNemoEngine_API_Update+0x23e6>
 8010a00:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 80108d4 <iNemoEngine_API_Update+0x19cc>
 8010a04:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 8010a08:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a10:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 8010a14:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 8010a18:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 8010a1c:	f342 8146 	ble.w	8012cac <iNemoEngine_API_Update+0x3da4>
 8010a20:	2300      	movs	r3, #0
 8010a22:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010a26:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010a2a:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010a2e:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8010a32:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 80108d8 <iNemoEngine_API_Update+0x19d0>
 8010a36:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010a3a:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a42:	dc07      	bgt.n	8010a54 <iNemoEngine_API_Update+0x1b4c>
 8010a44:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 80108dc <iNemoEngine_API_Update+0x19d4>
 8010a48:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a50:	f140 863f 	bpl.w	80116d2 <iNemoEngine_API_Update+0x27ca>
 8010a54:	2300      	movs	r3, #0
 8010a56:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 8010a5a:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 8010a5e:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 8010a62:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010a66:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010a70:	f340 855b 	ble.w	801152a <iNemoEngine_API_Update+0x2622>
 8010a74:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010a78:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8010a7c:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 8010a80:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010a84:	2200      	movs	r2, #0
 8010a86:	ee23 3a27 	vmul.f32	s6, s6, s15
 8010a8a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010a8e:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010a92:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 8010a96:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010a9a:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aa2:	bfc4      	itt	gt
 8010aa4:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8010aa8:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 8010aac:	2b0e      	cmp	r3, #14
 8010aae:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 8010ab2:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 8010ab6:	f340 8608 	ble.w	80116ca <iNemoEngine_API_Update+0x27c2>
 8010aba:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8010abe:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8010ac2:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aca:	f340 8440 	ble.w	801134e <iNemoEngine_API_Update+0x2446>
 8010ace:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 8010ad2:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 8010ad6:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ade:	f340 8436 	ble.w	801134e <iNemoEngine_API_Update+0x2446>
 8010ae2:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 8010ae6:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8010aea:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af2:	f340 842c 	ble.w	801134e <iNemoEngine_API_Update+0x2446>
 8010af6:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 80108e0 <iNemoEngine_API_Update+0x19d8>
 8010afa:	eeb0 6aef 	vabs.f32	s12, s31
 8010afe:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b06:	f140 8422 	bpl.w	801134e <iNemoEngine_API_Update+0x2446>
 8010b0a:	eeb0 6acf 	vabs.f32	s12, s30
 8010b0e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b16:	f140 841a 	bpl.w	801134e <iNemoEngine_API_Update+0x2446>
 8010b1a:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 8010b1e:	eeb0 6ac6 	vabs.f32	s12, s12
 8010b22:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b2a:	f140 8410 	bpl.w	801134e <iNemoEngine_API_Update+0x2446>
 8010b2e:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 80108e4 <iNemoEngine_API_Update+0x19dc>
 8010b32:	eeb0 cacc 	vabs.f32	s24, s24
 8010b36:	eeb4 cae7 	vcmpe.f32	s24, s15
 8010b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b3e:	f140 8406 	bpl.w	801134e <iNemoEngine_API_Update+0x2446>
 8010b42:	eeb0 dacd 	vabs.f32	s26, s26
 8010b46:	eeb4 dae7 	vcmpe.f32	s26, s15
 8010b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b4e:	f140 83fe 	bpl.w	801134e <iNemoEngine_API_Update+0x2446>
 8010b52:	eef0 baeb 	vabs.f32	s23, s23
 8010b56:	eef4 bae7 	vcmpe.f32	s23, s15
 8010b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b5e:	f140 83f6 	bpl.w	801134e <iNemoEngine_API_Update+0x2446>
 8010b62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b64:	edd3 7a00 	vldr	s15, [r3]
 8010b68:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 8010b6c:	edd3 3a00 	vldr	s7, [r3]
 8010b70:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 8010b74:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 8010b78:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010b7c:	2b09      	cmp	r3, #9
 8010b7e:	ed92 4a00 	vldr	s8, [r2]
 8010b82:	bf8c      	ite	hi
 8010b84:	220a      	movhi	r2, #10
 8010b86:	2205      	movls	r2, #5
 8010b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b8c:	bfb4      	ite	lt
 8010b8e:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010b92:	eeb0 6a67 	vmovge.f32	s12, s15
 8010b96:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010b9a:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 8010b9e:	edd1 4a00 	vldr	s9, [r1]
 8010ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ba6:	bfb8      	it	lt
 8010ba8:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010bac:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010bb0:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 8010bb4:	ed91 5a00 	vldr	s10, [r1]
 8010bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bbc:	bfb8      	it	lt
 8010bbe:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010bc2:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bca:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010bce:	bfb4      	ite	lt
 8010bd0:	eef0 5a45 	vmovlt.f32	s11, s10
 8010bd4:	eef0 5a46 	vmovge.f32	s11, s12
 8010bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bdc:	bf8c      	ite	hi
 8010bde:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010be2:	eeb0 6a67 	vmovls.f32	s12, s15
 8010be6:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bee:	bf88      	it	hi
 8010bf0:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010bf4:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010bf8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c00:	bf88      	it	hi
 8010c02:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010c06:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010c0a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c12:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010c16:	bf88      	it	hi
 8010c18:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010c1c:	2a05      	cmp	r2, #5
 8010c1e:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010c22:	d063      	beq.n	8010cec <iNemoEngine_API_Update+0x1de4>
 8010c24:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 8010c28:	ed91 3a00 	vldr	s6, [r1]
 8010c2c:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 8010c30:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010c34:	edd1 3a00 	vldr	s7, [r1]
 8010c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c3c:	bfb8      	it	lt
 8010c3e:	eef0 5a43 	vmovlt.f32	s11, s6
 8010c42:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010c46:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 8010c4a:	ed91 4a00 	vldr	s8, [r1]
 8010c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c52:	bfb8      	it	lt
 8010c54:	eef0 5a63 	vmovlt.f32	s11, s7
 8010c58:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010c5c:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 8010c60:	edd1 4a00 	vldr	s9, [r1]
 8010c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c68:	bfb8      	it	lt
 8010c6a:	eef0 5a44 	vmovlt.f32	s11, s8
 8010c6e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010c72:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 8010c76:	ed91 5a00 	vldr	s10, [r1]
 8010c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c7e:	bfb8      	it	lt
 8010c80:	eef0 5a64 	vmovlt.f32	s11, s9
 8010c84:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c8c:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010c90:	bfb8      	it	lt
 8010c92:	eef0 5a45 	vmovlt.f32	s11, s10
 8010c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c9a:	bf88      	it	hi
 8010c9c:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010ca0:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ca8:	bf88      	it	hi
 8010caa:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010cae:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010cb2:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cba:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010cbe:	bf88      	it	hi
 8010cc0:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010cc4:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010cc8:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cd0:	bf88      	it	hi
 8010cd2:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010cd6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010cda:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ce2:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010ce6:	bf88      	it	hi
 8010ce8:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010cec:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010cf0:	eddf 5af3 	vldr	s11, [pc, #972]	@ 80110c0 <iNemoEngine_API_Update+0x21b8>
 8010cf4:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010cf8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010cfc:	eddf 5af1 	vldr	s11, [pc, #964]	@ 80110c4 <iNemoEngine_API_Update+0x21bc>
 8010d00:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d08:	f300 8321 	bgt.w	801134e <iNemoEngine_API_Update+0x2446>
 8010d0c:	eef0 7ae7 	vabs.f32	s15, s15
 8010d10:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010d14:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 80110c8 <iNemoEngine_API_Update+0x21c0>
 8010d18:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d20:	f300 8315 	bgt.w	801134e <iNemoEngine_API_Update+0x2446>
 8010d24:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 8010d26:	edd1 7a00 	vldr	s15, [r1]
 8010d2a:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 8010d2e:	edd1 3a00 	vldr	s7, [r1]
 8010d32:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 8010d36:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010d3a:	ed91 4a00 	vldr	s8, [r1]
 8010d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d42:	bfb4      	ite	lt
 8010d44:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010d48:	eeb0 6a67 	vmovge.f32	s12, s15
 8010d4c:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010d50:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 8010d54:	edd1 4a00 	vldr	s9, [r1]
 8010d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d5c:	bfb8      	it	lt
 8010d5e:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010d62:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010d66:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 8010d6a:	ed91 5a00 	vldr	s10, [r1]
 8010d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d72:	bfb8      	it	lt
 8010d74:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010d78:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d80:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010d84:	bfb4      	ite	lt
 8010d86:	eef0 5a45 	vmovlt.f32	s11, s10
 8010d8a:	eef0 5a46 	vmovge.f32	s11, s12
 8010d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d92:	bf8c      	ite	hi
 8010d94:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010d98:	eeb0 6a67 	vmovls.f32	s12, s15
 8010d9c:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010da4:	bf88      	it	hi
 8010da6:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010daa:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010dae:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010db6:	bf88      	it	hi
 8010db8:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010dbc:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010dc0:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dc8:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010dcc:	bf88      	it	hi
 8010dce:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010dd2:	2a05      	cmp	r2, #5
 8010dd4:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010dd8:	d063      	beq.n	8010ea2 <iNemoEngine_API_Update+0x1f9a>
 8010dda:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 8010dde:	ed91 3a00 	vldr	s6, [r1]
 8010de2:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 8010de6:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010dea:	edd1 3a00 	vldr	s7, [r1]
 8010dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010df2:	bfb8      	it	lt
 8010df4:	eef0 5a43 	vmovlt.f32	s11, s6
 8010df8:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010dfc:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 8010e00:	ed91 4a00 	vldr	s8, [r1]
 8010e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e08:	bfb8      	it	lt
 8010e0a:	eef0 5a63 	vmovlt.f32	s11, s7
 8010e0e:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010e12:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 8010e16:	edd1 4a00 	vldr	s9, [r1]
 8010e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e1e:	bfb8      	it	lt
 8010e20:	eef0 5a44 	vmovlt.f32	s11, s8
 8010e24:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010e28:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 8010e2c:	ed91 5a00 	vldr	s10, [r1]
 8010e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e34:	bfb8      	it	lt
 8010e36:	eef0 5a64 	vmovlt.f32	s11, s9
 8010e3a:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e42:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010e46:	bfb8      	it	lt
 8010e48:	eef0 5a45 	vmovlt.f32	s11, s10
 8010e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e50:	bf88      	it	hi
 8010e52:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010e56:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e5e:	bf88      	it	hi
 8010e60:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010e64:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010e68:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e70:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010e74:	bf88      	it	hi
 8010e76:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010e7a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010e7e:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e86:	bf88      	it	hi
 8010e88:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010e8c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010e90:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e98:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010e9c:	bf88      	it	hi
 8010e9e:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010ea2:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010ea6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80110c0 <iNemoEngine_API_Update+0x21b8>
 8010eaa:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010eae:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010eb2:	eddf 5a84 	vldr	s11, [pc, #528]	@ 80110c4 <iNemoEngine_API_Update+0x21bc>
 8010eb6:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ebe:	f300 8246 	bgt.w	801134e <iNemoEngine_API_Update+0x2446>
 8010ec2:	eef0 7ae7 	vabs.f32	s15, s15
 8010ec6:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010eca:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 80110c8 <iNemoEngine_API_Update+0x21c0>
 8010ece:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ed6:	f300 823a 	bgt.w	801134e <iNemoEngine_API_Update+0x2446>
 8010eda:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8010edc:	edd1 3a00 	vldr	s7, [r1]
 8010ee0:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 8010ee4:	edd1 4a00 	vldr	s9, [r1]
 8010ee8:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8010eec:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010ef0:	edd1 5a00 	vldr	s11, [r1]
 8010ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ef8:	bfb4      	ite	lt
 8010efa:	eef0 7a63 	vmovlt.f32	s15, s7
 8010efe:	eef0 7a64 	vmovge.f32	s15, s9
 8010f02:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010f06:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8010f0a:	ed91 6a00 	vldr	s12, [r1]
 8010f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f12:	bfb8      	it	lt
 8010f14:	eef0 7a65 	vmovlt.f32	s15, s11
 8010f18:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010f1c:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8010f20:	ed91 4a00 	vldr	s8, [r1]
 8010f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f28:	bfb8      	it	lt
 8010f2a:	eef0 7a46 	vmovlt.f32	s15, s12
 8010f2e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f36:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010f3a:	bfb8      	it	lt
 8010f3c:	eef0 7a44 	vmovlt.f32	s15, s8
 8010f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f44:	bf8c      	ite	hi
 8010f46:	eeb0 5a63 	vmovhi.f32	s10, s7
 8010f4a:	eeb0 5a64 	vmovls.f32	s10, s9
 8010f4e:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8010f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f56:	bf88      	it	hi
 8010f58:	eeb0 5a65 	vmovhi.f32	s10, s11
 8010f5c:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8010f60:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8010f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f68:	bf88      	it	hi
 8010f6a:	eeb0 5a46 	vmovhi.f32	s10, s12
 8010f6e:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8010f72:	eeb4 5ac4 	vcmpe.f32	s10, s8
 8010f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f7a:	ee36 6a25 	vadd.f32	s12, s12, s11
 8010f7e:	bf88      	it	hi
 8010f80:	eeb0 5a44 	vmovhi.f32	s10, s8
 8010f84:	2a05      	cmp	r2, #5
 8010f86:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010f8a:	d065      	beq.n	8011058 <iNemoEngine_API_Update+0x2150>
 8010f8c:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8010f90:	edd2 5a00 	vldr	s11, [r2]
 8010f94:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8010f98:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010f9c:	ed92 3a00 	vldr	s6, [r2]
 8010fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa4:	bfa8      	it	ge
 8010fa6:	eef0 7a65 	vmovge.f32	s15, s11
 8010faa:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010fae:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 8010fb2:	edd2 3a00 	vldr	s7, [r2]
 8010fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fba:	bfb8      	it	lt
 8010fbc:	eef0 7a43 	vmovlt.f32	s15, s6
 8010fc0:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010fc4:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8010fc8:	ed92 4a00 	vldr	s8, [r2]
 8010fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fd0:	bfb8      	it	lt
 8010fd2:	eef0 7a63 	vmovlt.f32	s15, s7
 8010fd6:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010fda:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8010fde:	edd2 4a00 	vldr	s9, [r2]
 8010fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fe6:	bfb8      	it	lt
 8010fe8:	eef0 7a44 	vmovlt.f32	s15, s8
 8010fec:	eef4 7ae4 	vcmpe.f32	s15, s9
 8010ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff4:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010ff8:	bfb8      	it	lt
 8010ffa:	eef0 7a64 	vmovlt.f32	s15, s9
 8010ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011002:	ee35 6a86 	vadd.f32	s12, s11, s12
 8011006:	bf88      	it	hi
 8011008:	eef0 5a45 	vmovhi.f32	s11, s10
 801100c:	eef4 5ac3 	vcmpe.f32	s11, s6
 8011010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011014:	bf88      	it	hi
 8011016:	eef0 5a43 	vmovhi.f32	s11, s6
 801101a:	eef4 5ae3 	vcmpe.f32	s11, s7
 801101e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011022:	ee33 6a06 	vadd.f32	s12, s6, s12
 8011026:	bf88      	it	hi
 8011028:	eef0 5a63 	vmovhi.f32	s11, s7
 801102c:	eef4 5ac4 	vcmpe.f32	s11, s8
 8011030:	ee33 6a86 	vadd.f32	s12, s7, s12
 8011034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011038:	bf88      	it	hi
 801103a:	eef0 5a44 	vmovhi.f32	s11, s8
 801103e:	ee34 6a06 	vadd.f32	s12, s8, s12
 8011042:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801104a:	ee34 6a86 	vadd.f32	s12, s9, s12
 801104e:	bf8c      	ite	hi
 8011050:	eeb0 5a64 	vmovhi.f32	s10, s9
 8011054:	eeb0 5a65 	vmovls.f32	s10, s11
 8011058:	ee77 7ac5 	vsub.f32	s15, s15, s10
 801105c:	ee67 5aad 	vmul.f32	s11, s15, s27
 8011060:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80110c0 <iNemoEngine_API_Update+0x21b8>
 8011064:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011068:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80110c4 <iNemoEngine_API_Update+0x21bc>
 801106c:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011074:	f300 816b 	bgt.w	801134e <iNemoEngine_API_Update+0x2446>
 8011078:	eef0 7ae7 	vabs.f32	s15, s15
 801107c:	ee67 7aad 	vmul.f32	s15, s15, s27
 8011080:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 80110c8 <iNemoEngine_API_Update+0x21c0>
 8011084:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801108c:	f300 815f 	bgt.w	801134e <iNemoEngine_API_Update+0x2446>
 8011090:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011092:	2a00      	cmp	r2, #0
 8011094:	f042 8117 	bne.w	80132c6 <iNemoEngine_API_Update+0x43be>
 8011098:	2301      	movs	r3, #1
 801109a:	9309      	str	r3, [sp, #36]	@ 0x24
 801109c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80110a0:	939f      	str	r3, [sp, #636]	@ 0x27c
 80110a2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80110a6:	93a0      	str	r3, [sp, #640]	@ 0x280
 80110a8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80110ac:	93a1      	str	r3, [sp, #644]	@ 0x284
 80110ae:	2300      	movs	r3, #0
 80110b0:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80110b4:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80110b8:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80110bc:	707b      	strb	r3, [r7, #1]
 80110be:	e00d      	b.n	80110dc <iNemoEngine_API_Update+0x21d4>
 80110c0:	3dcccccd 	.word	0x3dcccccd
 80110c4:	3be56041 	.word	0x3be56041
 80110c8:	3e333333 	.word	0x3e333333
 80110cc:	42480000 	.word	0x42480000
 80110d0:	00000000 	.word	0x00000000
 80110d4:	3fb33333 	.word	0x3fb33333
 80110d8:	3ecccccd 	.word	0x3ecccccd
 80110dc:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 80110cc <iNemoEngine_API_Update+0x21c4>
 80110e0:	eef4 9ae7 	vcmpe.f32	s19, s15
 80110e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110e8:	f2c0 823f 	blt.w	801156a <iNemoEngine_API_Update+0x2662>
 80110ec:	2300      	movs	r3, #0
 80110ee:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80110f2:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80110f6:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 80110fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110fc:	2b01      	cmp	r3, #1
 80110fe:	f000 8245 	beq.w	801158c <iNemoEngine_API_Update+0x2684>
 8011102:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 8011106:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 801110a:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 801110e:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 8011112:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 8011116:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 801111a:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 801111e:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 8011122:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 8011126:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 801112a:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 801112e:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 8011132:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 8011136:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 801113a:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 801113e:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 8011142:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 8011146:	eee2 3aa2 	vfma.f32	s7, s5, s5
 801114a:	ab8d      	add	r3, sp, #564	@ 0x234
 801114c:	aa99      	add	r2, sp, #612	@ 0x264
 801114e:	eea3 4a03 	vfma.f32	s8, s6, s6
 8011152:	a944      	add	r1, sp, #272	@ 0x110
 8011154:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 8011158:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 801115c:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 8011160:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 8011164:	eea1 5a01 	vfma.f32	s10, s2, s2
 8011168:	ad7a      	add	r5, sp, #488	@ 0x1e8
 801116a:	eea2 6a02 	vfma.f32	s12, s4, s4
 801116e:	eee2 6aa2 	vfma.f32	s13, s5, s5
 8011172:	eea3 7a03 	vfma.f32	s14, s6, s6
 8011176:	eee0 7a00 	vfma.f32	s15, s0, s0
 801117a:	eee0 4aa0 	vfma.f32	s9, s1, s1
 801117e:	eee1 5aa1 	vfma.f32	s11, s3, s3
 8011182:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 8011186:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 801118a:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 801118e:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 8011192:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 8011196:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 801119a:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 801119e:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 80111a2:	9300      	str	r3, [sp, #0]
 80111a4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80111a6:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 80111aa:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 80111ae:	f7fc fb67 	bl	800d880 <kf_update>
 80111b2:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 80111b6:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 80111ba:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 80111be:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 80111c2:	ee26 7a06 	vmul.f32	s14, s12, s12
 80111c6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80111ca:	eea5 7aa5 	vfma.f32	s14, s11, s11
 80111ce:	aa58      	add	r2, sp, #352	@ 0x160
 80111d0:	4611      	mov	r1, r2
 80111d2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80111d6:	eea6 7aa6 	vfma.f32	s14, s13, s13
 80111da:	4650      	mov	r0, sl
 80111dc:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 80111e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80111e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111e8:	bf4c      	ite	mi
 80111ea:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 80111ee:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 80110d0 <iNemoEngine_API_Update+0x21c8>
 80111f2:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 80111f6:	bf48      	it	mi
 80111f8:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 80111fc:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8011200:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 8011204:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8011208:	ee84 7a85 	vdiv.f32	s14, s9, s10
 801120c:	ee67 5a25 	vmul.f32	s11, s14, s11
 8011210:	ee27 6a06 	vmul.f32	s12, s14, s12
 8011214:	ee67 6a26 	vmul.f32	s13, s14, s13
 8011218:	ee67 7a27 	vmul.f32	s15, s14, s15
 801121c:	edca 5a00 	vstr	s11, [sl]
 8011220:	ed8a 6a01 	vstr	s12, [sl, #4]
 8011224:	edca 6a02 	vstr	s13, [sl, #8]
 8011228:	edca 7a03 	vstr	s15, [sl, #12]
 801122c:	f7fc f968 	bl	800d500 <qmult>
 8011230:	edd2 6a01 	vldr	s13, [r2, #4]
 8011234:	ed92 6a00 	vldr	s12, [r2]
 8011238:	ed92 7a02 	vldr	s14, [r2, #8]
 801123c:	edd2 5a03 	vldr	s11, [r2, #12]
 8011240:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 8011242:	ee66 7aa6 	vmul.f32	s15, s13, s13
 8011246:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 801124a:	eee6 7a06 	vfma.f32	s15, s12, s12
 801124e:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 8011252:	eee7 7a07 	vfma.f32	s15, s14, s14
 8011256:	eee5 7aa5 	vfma.f32	s15, s11, s11
 801125a:	eeb1 5ae7 	vsqrt.f32	s10, s15
 801125e:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8011262:	ee27 6a86 	vmul.f32	s12, s15, s12
 8011266:	ee67 6aa6 	vmul.f32	s13, s15, s13
 801126a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801126e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8011272:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 8011276:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 801127a:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 801127e:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 8011282:	4664      	mov	r4, ip
 8011284:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011286:	42ac      	cmp	r4, r5
 8011288:	f106 0610 	add.w	r6, r6, #16
 801128c:	f10c 0c10 	add.w	ip, ip, #16
 8011290:	f846 0c10 	str.w	r0, [r6, #-16]
 8011294:	f846 1c0c 	str.w	r1, [r6, #-12]
 8011298:	f846 2c08 	str.w	r2, [r6, #-8]
 801129c:	f846 3c04 	str.w	r3, [r6, #-4]
 80112a0:	d1ef      	bne.n	8011282 <iNemoEngine_API_Update+0x237a>
 80112a2:	f8dc 0000 	ldr.w	r0, [ip]
 80112a6:	6030      	str	r0, [r6, #0]
 80112a8:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 80112aa:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80112ae:	6013      	str	r3, [r2, #0]
 80112b0:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80112b2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80112b6:	6013      	str	r3, [r2, #0]
 80112b8:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80112ba:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80112be:	6013      	str	r3, [r2, #0]
 80112c0:	ac54      	add	r4, sp, #336	@ 0x150
 80112c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80112c4:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 80112c6:	60e3      	str	r3, [r4, #12]
 80112c8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80112ca:	6020      	str	r0, [r4, #0]
 80112cc:	6061      	str	r1, [r4, #4]
 80112ce:	60a2      	str	r2, [r4, #8]
 80112d0:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 80112d4:	ed83 6a00 	vstr	s12, [r3]
 80112d8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80112da:	edc3 6a00 	vstr	s13, [r3]
 80112de:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80112e0:	ed83 7a00 	vstr	s14, [r3]
 80112e4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80112e6:	edc3 7a00 	vstr	s15, [r3]
 80112ea:	f7fd bec1 	b.w	800f070 <iNemoEngine_API_Update+0x168>
 80112ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	f43f ab95 	beq.w	8010a20 <iNemoEngine_API_Update+0x1b18>
 80112f6:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 80110d4 <iNemoEngine_API_Update+0x21cc>
 80112fa:	2301      	movs	r3, #1
 80112fc:	eeb4 eae7 	vcmpe.f32	s28, s15
 8011300:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8011304:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8011308:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 801130c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011310:	f240 1301 	movw	r3, #257	@ 0x101
 8011314:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8011318:	f73f ab82 	bgt.w	8010a20 <iNemoEngine_API_Update+0x1b18>
 801131c:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 80110d8 <iNemoEngine_API_Update+0x21d0>
 8011320:	eeb4 eae7 	vcmpe.f32	s28, s15
 8011324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011328:	f53f ab7a 	bmi.w	8010a20 <iNemoEngine_API_Update+0x1b18>
 801132c:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 8011330:	eef4 4ae7 	vcmpe.f32	s9, s15
 8011334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011338:	bfb8      	it	lt
 801133a:	eef0 4a67 	vmovlt.f32	s9, s15
 801133e:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8011342:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 8011346:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 801134a:	f7ff bb72 	b.w	8010a32 <iNemoEngine_API_Update+0x1b2a>
 801134e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011350:	2300      	movs	r3, #0
 8011352:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011356:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801135a:	2a00      	cmp	r2, #0
 801135c:	f43f ae9e 	beq.w	801109c <iNemoEngine_API_Update+0x2194>
 8011360:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8011364:	2a01      	cmp	r2, #1
 8011366:	f001 8240 	beq.w	80127ea <iNemoEngine_API_Update+0x38e2>
 801136a:	9303      	str	r3, [sp, #12]
 801136c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801136e:	2b02      	cmp	r3, #2
 8011370:	f041 823a 	bne.w	80127e8 <iNemoEngine_API_Update+0x38e0>
 8011374:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8011378:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 801137c:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8011380:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 8011384:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8011388:	f240 1301 	movw	r3, #257	@ 0x101
 801138c:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011390:	2301      	movs	r3, #1
 8011392:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011396:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 801139a:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 801139e:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 80113a2:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 80113a6:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 80113aa:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 80113ae:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 80113b2:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 80113b6:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80113ba:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 80113be:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80113c2:	eef4 5ac8 	vcmpe.f32	s11, s16
 80113c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113ca:	f281 8251 	bge.w	8012870 <iNemoEngine_API_Update+0x3968>
 80113ce:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 80113d2:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 80113d6:	eef4 5ae4 	vcmpe.f32	s11, s9
 80113da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113de:	f341 863f 	ble.w	8013060 <iNemoEngine_API_Update+0x4158>
 80113e2:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 80113e6:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 80113ea:	eef4 5ae4 	vcmpe.f32	s11, s9
 80113ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113f2:	f341 8635 	ble.w	8013060 <iNemoEngine_API_Update+0x4158>
 80113f6:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 80113fa:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 80113fe:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011406:	f341 862b 	ble.w	8013060 <iNemoEngine_API_Update+0x4158>
 801140a:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 801140e:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8011412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011416:	f141 8623 	bpl.w	8013060 <iNemoEngine_API_Update+0x4158>
 801141a:	ee36 6a05 	vadd.f32	s12, s12, s10
 801141e:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 8011422:	ee77 7a86 	vadd.f32	s15, s15, s12
 8011426:	eef4 7ae5 	vcmpe.f32	s15, s11
 801142a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801142e:	f141 8617 	bpl.w	8013060 <iNemoEngine_API_Update+0x4158>
 8011432:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011436:	2300      	movs	r3, #0
 8011438:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801143c:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8011440:	2a00      	cmp	r2, #0
 8011442:	f041 8237 	bne.w	80128b4 <iNemoEngine_API_Update+0x39ac>
 8011446:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011448:	a84a      	add	r0, sp, #296	@ 0x128
 801144a:	f04f 32ff 	mov.w	r2, #4294967295
 801144e:	460b      	mov	r3, r1
 8011450:	edd1 7a00 	vldr	s15, [r1]
 8011454:	3201      	adds	r2, #1
 8011456:	330c      	adds	r3, #12
 8011458:	3104      	adds	r1, #4
 801145a:	461d      	mov	r5, r3
 801145c:	edd5 6a00 	vldr	s13, [r5]
 8011460:	330c      	adds	r3, #12
 8011462:	429c      	cmp	r4, r3
 8011464:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011468:	d1f7      	bne.n	801145a <iNemoEngine_API_Update+0x2552>
 801146a:	2a02      	cmp	r2, #2
 801146c:	ece0 7a01 	vstmia	r0!, {s15}
 8011470:	f104 0404 	add.w	r4, r4, #4
 8011474:	d1eb      	bne.n	801144e <iNemoEngine_API_Update+0x2546>
 8011476:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 8011818 <iNemoEngine_API_Update+0x2910>
 801147a:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 801147e:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 8011482:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 8011486:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 8011488:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 801148c:	ee25 5a27 	vmul.f32	s10, s10, s15
 8011490:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8011494:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011498:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 801149c:	4602      	mov	r2, r0
 801149e:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 80114a2:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 80114a6:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 80114aa:	eef4 7ae6 	vcmpe.f32	s15, s13
 80114ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114b2:	f103 030c 	add.w	r3, r3, #12
 80114b6:	bf88      	it	hi
 80114b8:	eef0 7a66 	vmovhi.f32	s15, s13
 80114bc:	4293      	cmp	r3, r2
 80114be:	d1f2      	bne.n	80114a6 <iNemoEngine_API_Update+0x259e>
 80114c0:	1d1a      	adds	r2, r3, #4
 80114c2:	4291      	cmp	r1, r2
 80114c4:	ece4 7a01 	vstmia	r4!, {s15}
 80114c8:	d1e9      	bne.n	801149e <iNemoEngine_API_Update+0x2596>
 80114ca:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 80114ce:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 80114d2:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 80114d6:	787b      	ldrb	r3, [r7, #1]
 80114d8:	eedd 4a85 	vfnms.f32	s9, s27, s10
 80114dc:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 80114e0:	eedd 6a86 	vfnms.f32	s13, s27, s12
 80114e4:	eeb0 5a67 	vmov.f32	s10, s15
 80114e8:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 80114ec:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 80114f0:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 80114f4:	b13b      	cbz	r3, 8011506 <iNemoEngine_API_Update+0x25fe>
 80114f6:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 80114fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80114fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011502:	f101 8627 	bmi.w	8013154 <iNemoEngine_API_Update+0x424c>
 8011506:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 801150a:	2a1e      	cmp	r2, #30
 801150c:	f001 8753 	beq.w	80133b6 <iNemoEngine_API_Update+0x44ae>
 8011510:	1c53      	adds	r3, r2, #1
 8011512:	2aff      	cmp	r2, #255	@ 0xff
 8011514:	bf14      	ite	ne
 8011516:	b2db      	uxtbne	r3, r3
 8011518:	23ff      	moveq	r3, #255	@ 0xff
 801151a:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 801151e:	9b03      	ldr	r3, [sp, #12]
 8011520:	9309      	str	r3, [sp, #36]	@ 0x24
 8011522:	2300      	movs	r3, #0
 8011524:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8011528:	e5d8      	b.n	80110dc <iNemoEngine_API_Update+0x21d4>
 801152a:	2b00      	cmp	r3, #0
 801152c:	f340 82d0 	ble.w	8011ad0 <iNemoEngine_API_Update+0x2bc8>
 8011530:	3b01      	subs	r3, #1
 8011532:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011534:	2300      	movs	r3, #0
 8011536:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 801153a:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 801153e:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8011542:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8011546:	f7ff bab8 	b.w	8010aba <iNemoEngine_API_Update+0x1bb2>
 801154a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801154c:	f362 0307 	bfi	r3, r2, #0, #8
 8011550:	f362 230f 	bfi	r3, r2, #8, #8
 8011554:	7bba      	ldrb	r2, [r7, #14]
 8011556:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 801155a:	f362 4317 	bfi	r3, r2, #16, #8
 801155e:	f362 631f 	bfi	r3, r2, #24, #8
 8011562:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 8011566:	f7ff ba3a 	b.w	80109de <iNemoEngine_API_Update+0x1ad6>
 801156a:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 801156e:	2b31      	cmp	r3, #49	@ 0x31
 8011570:	f63f adc3 	bhi.w	80110fa <iNemoEngine_API_Update+0x21f2>
 8011574:	3301      	adds	r3, #1
 8011576:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 801157a:	2300      	movs	r3, #0
 801157c:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011580:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011586:	2b01      	cmp	r3, #1
 8011588:	f47f adbb 	bne.w	8011102 <iNemoEngine_API_Update+0x21fa>
 801158c:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8011590:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 8011594:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8011598:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 801159c:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 80115a0:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 80115a4:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 80115a8:	ee25 5a24 	vmul.f32	s10, s10, s9
 80115ac:	ee76 6aa6 	vadd.f32	s13, s13, s13
 80115b0:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80115b4:	ee37 7a07 	vadd.f32	s14, s14, s14
 80115b8:	ee26 6a24 	vmul.f32	s12, s12, s9
 80115bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80115c0:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 80115c4:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 80115c8:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 80115cc:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 80115d0:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 80115d4:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 80115d8:	e593      	b.n	8011102 <iNemoEngine_API_Update+0x21fa>
 80115da:	eef1 6a66 	vneg.f32	s13, s13
 80115de:	f7fe bc48 	b.w	800fe72 <iNemoEngine_API_Update+0xf6a>
 80115e2:	eeb1 5a45 	vneg.f32	s10, s10
 80115e6:	f7fe bc20 	b.w	800fe2a <iNemoEngine_API_Update+0xf22>
 80115ea:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	f341 8083 	ble.w	80126fa <iNemoEngine_API_Update+0x37f2>
 80115f4:	3b01      	subs	r3, #1
 80115f6:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 80115fa:	f7fd bcac 	b.w	800ef56 <iNemoEngine_API_Update+0x4e>
 80115fe:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8011602:	ee6a 9a09 	vmul.f32	s19, s20, s18
 8011606:	eee8 7aa8 	vfma.f32	s15, s17, s17
 801160a:	eee8 9a28 	vfma.f32	s19, s16, s17
 801160e:	eee8 7a48 	vfms.f32	s15, s16, s16
 8011612:	eee9 7a49 	vfms.f32	s15, s18, s18
 8011616:	ee17 0a90 	vmov	r0, s15
 801161a:	f7ee ff39 	bl	8000490 <__aeabi_f2d>
 801161e:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011622:	4602      	mov	r2, r0
 8011624:	460b      	mov	r3, r1
 8011626:	ee17 0a90 	vmov	r0, s15
 801162a:	ec43 2b18 	vmov	d8, r2, r3
 801162e:	f7ee ff2f 	bl	8000490 <__aeabi_f2d>
 8011632:	eeb0 1a48 	vmov.f32	s2, s16
 8011636:	eef0 1a68 	vmov.f32	s3, s17
 801163a:	ec41 0b10 	vmov	d0, r0, r1
 801163e:	f002 fa01 	bl	8013a44 <atan2>
 8011642:	a373      	add	r3, pc, #460	@ (adr r3, 8011810 <iNemoEngine_API_Update+0x2908>)
 8011644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011648:	ec51 0b10 	vmov	r0, r1, d0
 801164c:	f7ee ff78 	bl	8000540 <__aeabi_dmul>
 8011650:	4b72      	ldr	r3, [pc, #456]	@ (801181c <iNemoEngine_API_Update+0x2914>)
 8011652:	2200      	movs	r2, #0
 8011654:	f7ee fdbc 	bl	80001d0 <__aeabi_dsub>
 8011658:	f7ef fa22 	bl	8000aa0 <__aeabi_d2f>
 801165c:	ee09 0a90 	vmov	s19, r0
 8011660:	f7fd bd9b 	b.w	800f19a <iNemoEngine_API_Update+0x292>
 8011664:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8011668:	ee6a 9a09 	vmul.f32	s19, s20, s18
 801166c:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8011670:	eee8 9a28 	vfma.f32	s19, s16, s17
 8011674:	eee8 7a48 	vfms.f32	s15, s16, s16
 8011678:	eee9 7a49 	vfms.f32	s15, s18, s18
 801167c:	ee17 0a90 	vmov	r0, s15
 8011680:	f7ee ff06 	bl	8000490 <__aeabi_f2d>
 8011684:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011688:	4602      	mov	r2, r0
 801168a:	460b      	mov	r3, r1
 801168c:	ee17 0a90 	vmov	r0, s15
 8011690:	ec43 2b18 	vmov	d8, r2, r3
 8011694:	f7ee fefc 	bl	8000490 <__aeabi_f2d>
 8011698:	eeb0 1a48 	vmov.f32	s2, s16
 801169c:	eef0 1a68 	vmov.f32	s3, s17
 80116a0:	ec41 0b10 	vmov	d0, r0, r1
 80116a4:	f002 f9ce 	bl	8013a44 <atan2>
 80116a8:	a359      	add	r3, pc, #356	@ (adr r3, 8011810 <iNemoEngine_API_Update+0x2908>)
 80116aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ae:	ec51 0b10 	vmov	r0, r1, d0
 80116b2:	f7ee ff45 	bl	8000540 <__aeabi_dmul>
 80116b6:	4b59      	ldr	r3, [pc, #356]	@ (801181c <iNemoEngine_API_Update+0x2914>)
 80116b8:	2200      	movs	r2, #0
 80116ba:	f7ee fd8b 	bl	80001d4 <__adddf3>
 80116be:	f7ef f9ef 	bl	8000aa0 <__aeabi_d2f>
 80116c2:	ee09 0a90 	vmov	s19, r0
 80116c6:	f7fd bd68 	b.w	800f19a <iNemoEngine_API_Update+0x292>
 80116ca:	3305      	adds	r3, #5
 80116cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80116ce:	f7ff b9f4 	b.w	8010aba <iNemoEngine_API_Update+0x1bb2>
 80116d2:	2a00      	cmp	r2, #0
 80116d4:	f43f a9be 	beq.w	8010a54 <iNemoEngine_API_Update+0x1b4c>
 80116d8:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80116dc:	ee76 7a45 	vsub.f32	s15, s12, s10
 80116e0:	eeb0 6ae7 	vabs.f32	s12, s15
 80116e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80116e8:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80116ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116f0:	eef4 7ac5 	vcmpe.f32	s15, s10
 80116f4:	bfb8      	it	lt
 80116f6:	eeb0 6a44 	vmovlt.f32	s12, s8
 80116fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116fe:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 8011702:	f77f a9ae 	ble.w	8010a62 <iNemoEngine_API_Update+0x1b5a>
 8011706:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 801170a:	ee26 5a06 	vmul.f32	s10, s12, s12
 801170e:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8011712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011716:	f57f a9a4 	bpl.w	8010a62 <iNemoEngine_API_Update+0x1b5a>
 801171a:	ee26 6a27 	vmul.f32	s12, s12, s15
 801171e:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 8011722:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 8011726:	ee26 6a27 	vmul.f32	s12, s12, s15
 801172a:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 801172e:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8011732:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011736:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 801173a:	f7ff b992 	b.w	8010a62 <iNemoEngine_API_Update+0x1b5a>
 801173e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8011742:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801174a:	bfc4      	itt	gt
 801174c:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 8011750:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 8011754:	f7ff b943 	b.w	80109de <iNemoEngine_API_Update+0x1ad6>
 8011758:	eddf 9a31 	vldr	s19, [pc, #196]	@ 8011820 <iNemoEngine_API_Update+0x2918>
 801175c:	eddf 3a31 	vldr	s7, [pc, #196]	@ 8011824 <iNemoEngine_API_Update+0x291c>
 8011760:	eddf 4a31 	vldr	s9, [pc, #196]	@ 8011828 <iNemoEngine_API_Update+0x2920>
 8011764:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 801182c <iNemoEngine_API_Update+0x2924>
 8011768:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011830 <iNemoEngine_API_Update+0x2928>
 801176c:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011770:	f7ff b8c4 	b.w	80108fc <iNemoEngine_API_Update+0x19f4>
 8011774:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8011778:	2600      	movs	r6, #0
 801177a:	f7fe bfc0 	b.w	80106fe <iNemoEngine_API_Update+0x17f6>
 801177e:	ee07 3a90 	vmov	s15, r3
 8011782:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011786:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8011834 <iNemoEngine_API_Update+0x292c>
 801178a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801178e:	f7fd bdc6 	b.w	800f31e <iNemoEngine_API_Update+0x416>
 8011792:	eddf 9a29 	vldr	s19, [pc, #164]	@ 8011838 <iNemoEngine_API_Update+0x2930>
 8011796:	4a29      	ldr	r2, [pc, #164]	@ (801183c <iNemoEngine_API_Update+0x2934>)
 8011798:	eef0 8a67 	vmov.f32	s17, s15
 801179c:	f7fd bda3 	b.w	800f2e6 <iNemoEngine_API_Update+0x3de>
 80117a0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80117a4:	ee17 0a90 	vmov	r0, s15
 80117a8:	f7ee fe72 	bl	8000490 <__aeabi_f2d>
 80117ac:	ec41 0b10 	vmov	d0, r0, r1
 80117b0:	f002 fbba 	bl	8013f28 <floor>
 80117b4:	ec51 0b10 	vmov	r0, r1, d0
 80117b8:	f7ef f972 	bl	8000aa0 <__aeabi_d2f>
 80117bc:	ee08 0a10 	vmov	s16, r0
 80117c0:	f7fe b891 	b.w	800f8e6 <iNemoEngine_API_Update+0x9de>
 80117c4:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80117c8:	ee17 0a90 	vmov	r0, s15
 80117cc:	f7ee fe60 	bl	8000490 <__aeabi_f2d>
 80117d0:	ec41 0b10 	vmov	d0, r0, r1
 80117d4:	f002 fba8 	bl	8013f28 <floor>
 80117d8:	ec51 0b10 	vmov	r0, r1, d0
 80117dc:	f7ef f960 	bl	8000aa0 <__aeabi_d2f>
 80117e0:	ee0e 0a90 	vmov	s29, r0
 80117e4:	f7fe b816 	b.w	800f814 <iNemoEngine_API_Update+0x90c>
 80117e8:	ee78 7a27 	vadd.f32	s15, s16, s15
 80117ec:	ee17 0a90 	vmov	r0, s15
 80117f0:	f7ee fe4e 	bl	8000490 <__aeabi_f2d>
 80117f4:	ec41 0b10 	vmov	d0, r0, r1
 80117f8:	f002 fb96 	bl	8013f28 <floor>
 80117fc:	ec51 0b10 	vmov	r0, r1, d0
 8011800:	f7ef f94e 	bl	8000aa0 <__aeabi_d2f>
 8011804:	ee08 0a10 	vmov	s16, r0
 8011808:	f7fd bfd9 	b.w	800f7be <iNemoEngine_API_Update+0x8b6>
 801180c:	f3af 8000 	nop.w
 8011810:	20000000 	.word	0x20000000
 8011814:	404ca5dc 	.word	0x404ca5dc
 8011818:	3d088889 	.word	0x3d088889
 801181c:	40568000 	.word	0x40568000
 8011820:	43168000 	.word	0x43168000
 8011824:	391d4951 	.word	0x391d4951
 8011828:	383cbe62 	.word	0x383cbe62
 801182c:	3c75c28f 	.word	0x3c75c28f
 8011830:	469c3e00 	.word	0x469c3e00
 8011834:	3d4ccccd 	.word	0x3d4ccccd
 8011838:	3dcccccd 	.word	0x3dcccccd
 801183c:	3a83126f 	.word	0x3a83126f
 8011840:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011844:	ee17 0a90 	vmov	r0, s15
 8011848:	f7ee fe22 	bl	8000490 <__aeabi_f2d>
 801184c:	ec41 0b10 	vmov	d0, r0, r1
 8011850:	f002 fb6a 	bl	8013f28 <floor>
 8011854:	ec51 0b10 	vmov	r0, r1, d0
 8011858:	f7ef f922 	bl	8000aa0 <__aeabi_d2f>
 801185c:	ee09 0a10 	vmov	s18, r0
 8011860:	f7fd bf82 	b.w	800f768 <iNemoEngine_API_Update+0x860>
 8011864:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8011868:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 801186c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8011870:	eee7 3a83 	vfma.f32	s7, s15, s6
 8011874:	f7fe bf1a 	b.w	80106ac <iNemoEngine_API_Update+0x17a4>
 8011878:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 801187c:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8011880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011884:	f340 8722 	ble.w	80126cc <iNemoEngine_API_Update+0x37c4>
 8011888:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 801188c:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011890:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011898:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801189c:	f100 87d2 	bmi.w	8012844 <iNemoEngine_API_Update+0x393c>
 80118a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118a4:	f141 833e 	bpl.w	8012f24 <iNemoEngine_API_Update+0x401c>
 80118a8:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 80118ac:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 80118b0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80118b4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80118b8:	ee78 5a65 	vsub.f32	s11, s16, s11
 80118bc:	ee63 5aa5 	vmul.f32	s11, s7, s11
 80118c0:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 80118c4:	ee39 9a03 	vadd.f32	s18, s18, s6
 80118c8:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 80118cc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80118d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118d4:	f2c1 833e 	blt.w	8012f54 <iNemoEngine_API_Update+0x404c>
 80118d8:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 80118dc:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80118e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e4:	f141 84b3 	bpl.w	801324e <iNemoEngine_API_Update+0x4346>
 80118e8:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 80118ec:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 80118f0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80118f4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80118f8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80118fc:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011900:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011904:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011908:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 801190c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011914:	f2c1 833e 	blt.w	8012f94 <iNemoEngine_API_Update+0x408c>
 8011918:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 801191c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011924:	f141 848c 	bpl.w	8013240 <iNemoEngine_API_Update+0x4338>
 8011928:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 801192c:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 8011930:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011934:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011938:	ee78 7a67 	vsub.f32	s15, s16, s15
 801193c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011940:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011944:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011948:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 801194c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011954:	f2c1 833e 	blt.w	8012fd4 <iNemoEngine_API_Update+0x40cc>
 8011958:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 801195c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011964:	f141 8469 	bpl.w	801323a <iNemoEngine_API_Update+0x4332>
 8011968:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 801196c:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 8011970:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011974:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011978:	ee78 7a67 	vsub.f32	s15, s16, s15
 801197c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011980:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011984:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011988:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 801198c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011994:	f2c1 833e 	blt.w	8013014 <iNemoEngine_API_Update+0x410c>
 8011998:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 801199c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80119a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119a4:	f141 84f1 	bpl.w	801338a <iNemoEngine_API_Update+0x4482>
 80119a8:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 80119ac:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 80119b0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80119b4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80119b8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80119bc:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80119c0:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80119c4:	ee39 9a03 	vadd.f32	s18, s18, s6
 80119c8:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 80119cc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80119d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119d4:	f6fe acbf 	blt.w	8010356 <iNemoEngine_API_Update+0x144e>
 80119d8:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 80119dc:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 80119e0:	ee35 5a67 	vsub.f32	s10, s10, s15
 80119e4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80119e8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80119ec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80119f0:	ee87 9a85 	vdiv.f32	s18, s15, s10
 80119f4:	ee39 9a23 	vadd.f32	s18, s18, s7
 80119f8:	f7fe bcad 	b.w	8010356 <iNemoEngine_API_Update+0x144e>
 80119fc:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011a00:	ee17 0a90 	vmov	r0, s15
 8011a04:	f7ee fd44 	bl	8000490 <__aeabi_f2d>
 8011a08:	ec41 0b10 	vmov	d0, r0, r1
 8011a0c:	f002 fa8c 	bl	8013f28 <floor>
 8011a10:	ec51 0b10 	vmov	r0, r1, d0
 8011a14:	f7ef f844 	bl	8000aa0 <__aeabi_d2f>
 8011a18:	ee08 0a10 	vmov	s16, r0
 8011a1c:	f7fe b878 	b.w	800fb10 <iNemoEngine_API_Update+0xc08>
 8011a20:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011a24:	ee17 0a90 	vmov	r0, s15
 8011a28:	f7ee fd32 	bl	8000490 <__aeabi_f2d>
 8011a2c:	ec41 0b10 	vmov	d0, r0, r1
 8011a30:	f002 fa7a 	bl	8013f28 <floor>
 8011a34:	ec51 0b10 	vmov	r0, r1, d0
 8011a38:	f7ef f832 	bl	8000aa0 <__aeabi_d2f>
 8011a3c:	ee0e 0a90 	vmov	s29, r0
 8011a40:	f7fe b83b 	b.w	800faba <iNemoEngine_API_Update+0xbb2>
 8011a44:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011a48:	ee17 0a90 	vmov	r0, s15
 8011a4c:	f7ee fd20 	bl	8000490 <__aeabi_f2d>
 8011a50:	ec41 0b10 	vmov	d0, r0, r1
 8011a54:	f002 fa68 	bl	8013f28 <floor>
 8011a58:	ec51 0b10 	vmov	r0, r1, d0
 8011a5c:	f7ef f820 	bl	8000aa0 <__aeabi_d2f>
 8011a60:	ee09 0a10 	vmov	s18, r0
 8011a64:	f7fd bf95 	b.w	800f992 <iNemoEngine_API_Update+0xa8a>
 8011a68:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011a6c:	ee17 0a90 	vmov	r0, s15
 8011a70:	f7ee fd0e 	bl	8000490 <__aeabi_f2d>
 8011a74:	ec41 0b10 	vmov	d0, r0, r1
 8011a78:	f002 fa56 	bl	8013f28 <floor>
 8011a7c:	ec51 0b10 	vmov	r0, r1, d0
 8011a80:	f7ef f80e 	bl	8000aa0 <__aeabi_d2f>
 8011a84:	ee0e 0a90 	vmov	s29, r0
 8011a88:	f7fd bf58 	b.w	800f93c <iNemoEngine_API_Update+0xa34>
 8011a8c:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011a90:	ee17 0a90 	vmov	r0, s15
 8011a94:	f7ee fcfc 	bl	8000490 <__aeabi_f2d>
 8011a98:	ec41 0b10 	vmov	d0, r0, r1
 8011a9c:	f002 fa44 	bl	8013f28 <floor>
 8011aa0:	ec51 0b10 	vmov	r0, r1, d0
 8011aa4:	f7ee fffc 	bl	8000aa0 <__aeabi_d2f>
 8011aa8:	ee09 0a10 	vmov	s18, r0
 8011aac:	f7fd bfda 	b.w	800fa64 <iNemoEngine_API_Update+0xb5c>
 8011ab0:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 8011ab4:	edd7 9a05 	vldr	s19, [r7, #20]
 8011ab8:	4ab1      	ldr	r2, [pc, #708]	@ (8011d80 <iNemoEngine_API_Update+0x2e78>)
 8011aba:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8011abe:	f7fd bc12 	b.w	800f2e6 <iNemoEngine_API_Update+0x3de>
 8011ac2:	edd7 9a05 	vldr	s19, [r7, #20]
 8011ac6:	4aaf      	ldr	r2, [pc, #700]	@ (8011d84 <iNemoEngine_API_Update+0x2e7c>)
 8011ac8:	eef0 8a67 	vmov.f32	s17, s15
 8011acc:	f7fd bc0b 	b.w	800f2e6 <iNemoEngine_API_Update+0x3de>
 8011ad0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011ad2:	2a00      	cmp	r2, #0
 8011ad4:	dd0c      	ble.n	8011af0 <iNemoEngine_API_Update+0x2be8>
 8011ad6:	ed9d 6a03 	vldr	s12, [sp, #12]
 8011ada:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 8011ade:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ae6:	dd03      	ble.n	8011af0 <iNemoEngine_API_Update+0x2be8>
 8011ae8:	3a01      	subs	r2, #1
 8011aea:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8011aec:	f7fe bfe5 	b.w	8010aba <iNemoEngine_API_Update+0x1bb2>
 8011af0:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 8011af4:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 8011af8:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8011afc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011b00:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b08:	f57e afd7 	bpl.w	8010aba <iNemoEngine_API_Update+0x1bb2>
 8011b0c:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 8011b10:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011b14:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8011b18:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b20:	f57e afcb 	bpl.w	8010aba <iNemoEngine_API_Update+0x1bb2>
 8011b24:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8011b28:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8011b2c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011b30:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b38:	f341 83ac 	ble.w	8013294 <iNemoEngine_API_Update+0x438c>
 8011b3c:	3303      	adds	r3, #3
 8011b3e:	e4f8      	b.n	8011532 <iNemoEngine_API_Update+0x262a>
 8011b40:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 8011d88 <iNemoEngine_API_Update+0x2e80>
 8011b44:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b4c:	f57e ae8e 	bpl.w	801086c <iNemoEngine_API_Update+0x1964>
 8011b50:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 8011d8c <iNemoEngine_API_Update+0x2e84>
 8011b54:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5c:	f280 80b5 	bge.w	8011cca <iNemoEngine_API_Update+0x2dc2>
 8011b60:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8011b64:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8011d90 <iNemoEngine_API_Update+0x2e88>
 8011b68:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b70:	f280 80bd 	bge.w	8011cee <iNemoEngine_API_Update+0x2de6>
 8011b74:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 8011d94 <iNemoEngine_API_Update+0x2e8c>
 8011b78:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b80:	f280 80c7 	bge.w	8011d12 <iNemoEngine_API_Update+0x2e0a>
 8011b84:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8011d98 <iNemoEngine_API_Update+0x2e90>
 8011b88:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b90:	f280 80d1 	bge.w	8011d36 <iNemoEngine_API_Update+0x2e2e>
 8011b94:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 8011d9c <iNemoEngine_API_Update+0x2e94>
 8011b98:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba0:	f280 80db 	bge.w	8011d5a <iNemoEngine_API_Update+0x2e52>
 8011ba4:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011ba8:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb0:	db09      	blt.n	8011bc6 <iNemoEngine_API_Update+0x2cbe>
 8011bb2:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011bb6:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011bba:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8011da0 <iNemoEngine_API_Update+0x2e98>
 8011bbe:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 8011da4 <iNemoEngine_API_Update+0x2e9c>
 8011bc2:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011bc6:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8011bca:	ee76 4a24 	vadd.f32	s9, s12, s9
 8011bce:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 8011bd2:	ee84 5a24 	vdiv.f32	s10, s8, s9
 8011bd6:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011d8c <iNemoEngine_API_Update+0x2e84>
 8011bda:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8011da8 <iNemoEngine_API_Update+0x2ea0>
 8011bde:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 8011d88 <iNemoEngine_API_Update+0x2e80>
 8011be2:	eeb4 5ae4 	vcmpe.f32	s10, s9
 8011be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bea:	bfb8      	it	lt
 8011bec:	eeb0 5a64 	vmovlt.f32	s10, s9
 8011bf0:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011bf4:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011dac <iNemoEngine_API_Update+0x2ea4>
 8011bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bfc:	ee65 4a24 	vmul.f32	s9, s10, s9
 8011c00:	ee65 3a04 	vmul.f32	s7, s10, s8
 8011c04:	f141 810f 	bpl.w	8012e26 <iNemoEngine_API_Update+0x3f1e>
 8011c08:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c10:	f2c1 810f 	blt.w	8012e32 <iNemoEngine_API_Update+0x3f2a>
 8011c14:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 8011d8c <iNemoEngine_API_Update+0x2e84>
 8011c18:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c20:	f141 8112 	bpl.w	8012e48 <iNemoEngine_API_Update+0x3f40>
 8011c24:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 8011d88 <iNemoEngine_API_Update+0x2e80>
 8011c28:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8011db0 <iNemoEngine_API_Update+0x2ea8>
 8011c2c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011c30:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8011c34:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011c38:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8011d90 <iNemoEngine_API_Update+0x2e88>
 8011c3c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c44:	f2c1 8112 	blt.w	8012e6c <iNemoEngine_API_Update+0x3f64>
 8011c48:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 8011d94 <iNemoEngine_API_Update+0x2e8c>
 8011c4c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c54:	f141 8112 	bpl.w	8012e7c <iNemoEngine_API_Update+0x3f74>
 8011c58:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8011d90 <iNemoEngine_API_Update+0x2e88>
 8011c5c:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 8011db4 <iNemoEngine_API_Update+0x2eac>
 8011c60:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8011db8 <iNemoEngine_API_Update+0x2eb0>
 8011c64:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011c68:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011c6c:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8011d98 <iNemoEngine_API_Update+0x2e90>
 8011c70:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c78:	f2c1 8112 	blt.w	8012ea0 <iNemoEngine_API_Update+0x3f98>
 8011c7c:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8011d9c <iNemoEngine_API_Update+0x2e94>
 8011c80:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c88:	f141 8112 	bpl.w	8012eb0 <iNemoEngine_API_Update+0x3fa8>
 8011c8c:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8011d98 <iNemoEngine_API_Update+0x2e90>
 8011c90:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 8011dbc <iNemoEngine_API_Update+0x2eb4>
 8011c94:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011c98:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 8011c9c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011ca0:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011ca4:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cac:	db09      	blt.n	8011cc2 <iNemoEngine_API_Update+0x2dba>
 8011cae:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011cb2:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011cb6:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8011dc0 <iNemoEngine_API_Update+0x2eb8>
 8011cba:	eddf 9a42 	vldr	s19, [pc, #264]	@ 8011dc4 <iNemoEngine_API_Update+0x2ebc>
 8011cbe:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011cc2:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011cc6:	f7fe be19 	b.w	80108fc <iNemoEngine_API_Update+0x19f4>
 8011cca:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011d90 <iNemoEngine_API_Update+0x2e88>
 8011cce:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cd6:	d50a      	bpl.n	8011cee <iNemoEngine_API_Update+0x2de6>
 8011cd8:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 8011d8c <iNemoEngine_API_Update+0x2e84>
 8011cdc:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8011dc8 <iNemoEngine_API_Update+0x2ec0>
 8011ce0:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8011dcc <iNemoEngine_API_Update+0x2ec4>
 8011ce4:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011ce8:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011cec:	e742      	b.n	8011b74 <iNemoEngine_API_Update+0x2c6c>
 8011cee:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 8011d94 <iNemoEngine_API_Update+0x2e8c>
 8011cf2:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cfa:	d50a      	bpl.n	8011d12 <iNemoEngine_API_Update+0x2e0a>
 8011cfc:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8011d90 <iNemoEngine_API_Update+0x2e88>
 8011d00:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8011dd0 <iNemoEngine_API_Update+0x2ec8>
 8011d04:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011d08:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8011d0c:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011d10:	e738      	b.n	8011b84 <iNemoEngine_API_Update+0x2c7c>
 8011d12:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011d98 <iNemoEngine_API_Update+0x2e90>
 8011d16:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d1e:	d50a      	bpl.n	8011d36 <iNemoEngine_API_Update+0x2e2e>
 8011d20:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 8011d94 <iNemoEngine_API_Update+0x2e8c>
 8011d24:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 8011dd4 <iNemoEngine_API_Update+0x2ecc>
 8011d28:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011d2c:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 8011d30:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011d34:	e72e      	b.n	8011b94 <iNemoEngine_API_Update+0x2c8c>
 8011d36:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8011d9c <iNemoEngine_API_Update+0x2e94>
 8011d3a:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d42:	d50a      	bpl.n	8011d5a <iNemoEngine_API_Update+0x2e52>
 8011d44:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8011d98 <iNemoEngine_API_Update+0x2e90>
 8011d48:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8011dd8 <iNemoEngine_API_Update+0x2ed0>
 8011d4c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011d50:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 8011d54:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011d58:	e724      	b.n	8011ba4 <iNemoEngine_API_Update+0x2c9c>
 8011d5a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8011d5e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d66:	f57f af24 	bpl.w	8011bb2 <iNemoEngine_API_Update+0x2caa>
 8011d6a:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 8011d9c <iNemoEngine_API_Update+0x2e94>
 8011d6e:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 8011ddc <iNemoEngine_API_Update+0x2ed4>
 8011d72:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8011de0 <iNemoEngine_API_Update+0x2ed8>
 8011d76:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011d7a:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011d7e:	e722      	b.n	8011bc6 <iNemoEngine_API_Update+0x2cbe>
 8011d80:	3727c5ac 	.word	0x3727c5ac
 8011d84:	3ac49ba6 	.word	0x3ac49ba6
 8011d88:	3c23d70a 	.word	0x3c23d70a
 8011d8c:	3c75c28f 	.word	0x3c75c28f
 8011d90:	3cf5c28f 	.word	0x3cf5c28f
 8011d94:	3d4ccccd 	.word	0x3d4ccccd
 8011d98:	3dcccccd 	.word	0x3dcccccd
 8011d9c:	3e4ccccd 	.word	0x3e4ccccd
 8011da0:	47179000 	.word	0x47179000
 8011da4:	4415c000 	.word	0x4415c000
 8011da8:	3ba3d70a 	.word	0x3ba3d70a
 8011dac:	3b449ba6 	.word	0x3b449ba6
 8011db0:	411ffff6 	.word	0x411ffff6
 8011db4:	418c0000 	.word	0x418c0000
 8011db8:	3f933333 	.word	0x3f933333
 8011dbc:	42af0000 	.word	0x42af0000
 8011dc0:	43480000 	.word	0x43480000
 8011dc4:	424a0000 	.word	0x424a0000
 8011dc8:	41d55556 	.word	0x41d55556
 8011dcc:	3fcccccd 	.word	0x3fcccccd
 8011dd0:	4315ffff 	.word	0x4315ffff
 8011dd4:	43200000 	.word	0x43200000
 8011dd8:	44848000 	.word	0x44848000
 8011ddc:	44c80000 	.word	0x44c80000
 8011de0:	42ee0000 	.word	0x42ee0000
 8011de4:	2000      	movs	r0, #0
 8011de6:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 8011dea:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 8011dee:	49d7      	ldr	r1, [pc, #860]	@ (801214c <iNemoEngine_API_Update+0x3244>)
 8011df0:	6001      	str	r1, [r0, #0]
 8011df2:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 8011df6:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 8011dfa:	4ad5      	ldr	r2, [pc, #852]	@ (8012150 <iNemoEngine_API_Update+0x3248>)
 8011dfc:	4bd5      	ldr	r3, [pc, #852]	@ (8012154 <iNemoEngine_API_Update+0x324c>)
 8011dfe:	600a      	str	r2, [r1, #0]
 8011e00:	f8cb 3000 	str.w	r3, [fp]
 8011e04:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 8011e08:	9005      	str	r0, [sp, #20]
 8011e0a:	9106      	str	r1, [sp, #24]
 8011e0c:	2e00      	cmp	r6, #0
 8011e0e:	f001 82f7 	beq.w	8013400 <iNemoEngine_API_Update+0x44f8>
 8011e12:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8012158 <iNemoEngine_API_Update+0x3250>
 8011e16:	ee69 da27 	vmul.f32	s27, s18, s15
 8011e1a:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011e1e:	ee28 ea27 	vmul.f32	s28, s16, s15
 8011e22:	ee6e aaa7 	vmul.f32	s21, s29, s15
 8011e26:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011e2a:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8011e2e:	ee17 0a90 	vmov	r0, s15
 8011e32:	f7ee fb2d 	bl	8000490 <__aeabi_f2d>
 8011e36:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011e3a:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011e3e:	ee17 0a90 	vmov	r0, s15
 8011e42:	f7ee fb25 	bl	8000490 <__aeabi_f2d>
 8011e46:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011e4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011e4e:	ee17 0a90 	vmov	r0, s15
 8011e52:	f7ee fb1d 	bl	8000490 <__aeabi_f2d>
 8011e56:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011e5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011e5e:	ee17 0a90 	vmov	r0, s15
 8011e62:	f7ee fb15 	bl	8000490 <__aeabi_f2d>
 8011e66:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011e6a:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011e6e:	ee17 0a90 	vmov	r0, s15
 8011e72:	f7ee fb0d 	bl	8000490 <__aeabi_f2d>
 8011e76:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011e7a:	4602      	mov	r2, r0
 8011e7c:	460b      	mov	r3, r1
 8011e7e:	ee17 0a90 	vmov	r0, s15
 8011e82:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011e86:	f7ee fb03 	bl	8000490 <__aeabi_f2d>
 8011e8a:	230c      	movs	r3, #12
 8011e8c:	eef0 7aea 	vabs.f32	s15, s21
 8011e90:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011e94:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 801215c <iNemoEngine_API_Update+0x3254>
 8011e98:	edcd 7a03 	vstr	s15, [sp, #12]
 8011e9c:	fb13 5606 	smlabb	r6, r3, r6, r5
 8011ea0:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8011ea4:	eef0 caed 	vabs.f32	s25, s27
 8011ea8:	eeb0 bace 	vabs.f32	s22, s28
 8011eac:	46aa      	mov	sl, r5
 8011eae:	e060      	b.n	8011f72 <iNemoEngine_API_Update+0x306a>
 8011eb0:	eddf 7aab 	vldr	s15, [pc, #684]	@ 8012160 <iNemoEngine_API_Update+0x3258>
 8011eb4:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ebc:	f280 815a 	bge.w	8012174 <iNemoEngine_API_Update+0x326c>
 8011ec0:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8012164 <iNemoEngine_API_Update+0x325c>
 8011ec4:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ecc:	f300 816a 	bgt.w	80121a4 <iNemoEngine_API_Update+0x329c>
 8011ed0:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011ed4:	f001 ffac 	bl	8013e30 <ceil>
 8011ed8:	ec51 0b10 	vmov	r0, r1, d0
 8011edc:	f7ee fde0 	bl	8000aa0 <__aeabi_d2f>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011eea:	f8ca 3000 	str.w	r3, [sl]
 8011eee:	d54e      	bpl.n	8011f8e <iNemoEngine_API_Update+0x3086>
 8011ef0:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8012160 <iNemoEngine_API_Update+0x3258>
 8011ef4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011efc:	f280 811b 	bge.w	8012136 <iNemoEngine_API_Update+0x322e>
 8011f00:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8012164 <iNemoEngine_API_Update+0x325c>
 8011f04:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f0c:	f300 8148 	bgt.w	80121a0 <iNemoEngine_API_Update+0x3298>
 8011f10:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011f14:	f001 ff8c 	bl	8013e30 <ceil>
 8011f18:	ec51 0b10 	vmov	r0, r1, d0
 8011f1c:	f7ee fdc0 	bl	8000aa0 <__aeabi_d2f>
 8011f20:	4603      	mov	r3, r0
 8011f22:	eddd 7a03 	vldr	s15, [sp, #12]
 8011f26:	f8ca 3004 	str.w	r3, [sl, #4]
 8011f2a:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f32:	d52f      	bpl.n	8011f94 <iNemoEngine_API_Update+0x308c>
 8011f34:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 8012160 <iNemoEngine_API_Update+0x3258>
 8011f38:	eef4 eae7 	vcmpe.f32	s29, s15
 8011f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f40:	f280 8122 	bge.w	8012188 <iNemoEngine_API_Update+0x3280>
 8011f44:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8012164 <iNemoEngine_API_Update+0x325c>
 8011f48:	eef4 eae7 	vcmpe.f32	s29, s15
 8011f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f50:	f300 8124 	bgt.w	801219c <iNemoEngine_API_Update+0x3294>
 8011f54:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011f58:	f001 ff6a 	bl	8013e30 <ceil>
 8011f5c:	ec51 0b10 	vmov	r0, r1, d0
 8011f60:	f7ee fd9e 	bl	8000aa0 <__aeabi_d2f>
 8011f64:	4603      	mov	r3, r0
 8011f66:	f8ca 3008 	str.w	r3, [sl, #8]
 8011f6a:	f10a 0a0c 	add.w	sl, sl, #12
 8011f6e:	45b2      	cmp	sl, r6
 8011f70:	d018      	beq.n	8011fa4 <iNemoEngine_API_Update+0x309c>
 8011f72:	eef4 cae9 	vcmpe.f32	s25, s19
 8011f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f7a:	d499      	bmi.n	8011eb0 <iNemoEngine_API_Update+0x2fa8>
 8011f7c:	ee1d 3a90 	vmov	r3, s27
 8011f80:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f88:	f8ca 3000 	str.w	r3, [sl]
 8011f8c:	d4b0      	bmi.n	8011ef0 <iNemoEngine_API_Update+0x2fe8>
 8011f8e:	ee1e 3a10 	vmov	r3, s28
 8011f92:	e7c6      	b.n	8011f22 <iNemoEngine_API_Update+0x301a>
 8011f94:	ee1a 3a90 	vmov	r3, s21
 8011f98:	f10a 0a0c 	add.w	sl, sl, #12
 8011f9c:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011fa0:	45b2      	cmp	sl, r6
 8011fa2:	d1e6      	bne.n	8011f72 <iNemoEngine_API_Update+0x306a>
 8011fa4:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8011fa8:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011fac:	f1ba 0f00 	cmp.w	sl, #0
 8011fb0:	f000 81ff 	beq.w	80123b2 <iNemoEngine_API_Update+0x34aa>
 8011fb4:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8012168 <iNemoEngine_API_Update+0x3260>
 8011fb8:	ee6c da27 	vmul.f32	s27, s24, s15
 8011fbc:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011fc0:	ee2d ea27 	vmul.f32	s28, s26, s15
 8011fc4:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8011fc8:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011fcc:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011fd0:	ee17 0a90 	vmov	r0, s15
 8011fd4:	f7ee fa5c 	bl	8000490 <__aeabi_f2d>
 8011fd8:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011fdc:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011fe0:	ee17 0a90 	vmov	r0, s15
 8011fe4:	f7ee fa54 	bl	8000490 <__aeabi_f2d>
 8011fe8:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011fec:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011ff0:	ee17 0a90 	vmov	r0, s15
 8011ff4:	f7ee fa4c 	bl	8000490 <__aeabi_f2d>
 8011ff8:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011ffc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012000:	ee17 0a90 	vmov	r0, s15
 8012004:	f7ee fa44 	bl	8000490 <__aeabi_f2d>
 8012008:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 801200c:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8012010:	ee17 0a90 	vmov	r0, s15
 8012014:	f7ee fa3c 	bl	8000490 <__aeabi_f2d>
 8012018:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 801201c:	4602      	mov	r2, r0
 801201e:	460b      	mov	r3, r1
 8012020:	ee17 0a90 	vmov	r0, s15
 8012024:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8012028:	f7ee fa32 	bl	8000490 <__aeabi_f2d>
 801202c:	230c      	movs	r3, #12
 801202e:	eef0 7aea 	vabs.f32	s15, s21
 8012032:	fb13 690a 	smlabb	r9, r3, sl, r6
 8012036:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 801203a:	eddf 9a48 	vldr	s19, [pc, #288]	@ 801215c <iNemoEngine_API_Update+0x3254>
 801203e:	edcd 7a03 	vstr	s15, [sp, #12]
 8012042:	eef0 caed 	vabs.f32	s25, s27
 8012046:	eeb0 bace 	vabs.f32	s22, s28
 801204a:	46b2      	mov	sl, r6
 801204c:	e062      	b.n	8012114 <iNemoEngine_API_Update+0x320c>
 801204e:	eddf 7a47 	vldr	s15, [pc, #284]	@ 801216c <iNemoEngine_API_Update+0x3264>
 8012052:	eeb4 cae7 	vcmpe.f32	s24, s15
 8012056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801205a:	f280 82d3 	bge.w	8012604 <iNemoEngine_API_Update+0x36fc>
 801205e:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8012170 <iNemoEngine_API_Update+0x3268>
 8012062:	eeb4 cae7 	vcmpe.f32	s24, s15
 8012066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801206a:	f300 82e5 	bgt.w	8012638 <iNemoEngine_API_Update+0x3730>
 801206e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012072:	f001 fedd 	bl	8013e30 <ceil>
 8012076:	ec51 0b10 	vmov	r0, r1, d0
 801207a:	f7ee fd11 	bl	8000aa0 <__aeabi_d2f>
 801207e:	4603      	mov	r3, r0
 8012080:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012088:	f8ca 3000 	str.w	r3, [sl]
 801208c:	d550      	bpl.n	8012130 <iNemoEngine_API_Update+0x3228>
 801208e:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801216c <iNemoEngine_API_Update+0x3264>
 8012092:	eeb4 dae7 	vcmpe.f32	s26, s15
 8012096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801209a:	f280 82a9 	bge.w	80125f0 <iNemoEngine_API_Update+0x36e8>
 801209e:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8012170 <iNemoEngine_API_Update+0x3268>
 80120a2:	eeb4 dae7 	vcmpe.f32	s26, s15
 80120a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120aa:	f300 82c2 	bgt.w	8012632 <iNemoEngine_API_Update+0x372a>
 80120ae:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 80120b2:	f001 febd 	bl	8013e30 <ceil>
 80120b6:	ec51 0b10 	vmov	r0, r1, d0
 80120ba:	f7ee fcf1 	bl	8000aa0 <__aeabi_d2f>
 80120be:	4603      	mov	r3, r0
 80120c0:	eddd 7a03 	vldr	s15, [sp, #12]
 80120c4:	f8ca 3004 	str.w	r3, [sl, #4]
 80120c8:	eef4 7ae9 	vcmpe.f32	s15, s19
 80120cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120d0:	f140 8166 	bpl.w	80123a0 <iNemoEngine_API_Update+0x3498>
 80120d4:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801216c <iNemoEngine_API_Update+0x3264>
 80120d8:	eef4 bae7 	vcmpe.f32	s23, s15
 80120dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120e0:	f280 829a 	bge.w	8012618 <iNemoEngine_API_Update+0x3710>
 80120e4:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8012170 <iNemoEngine_API_Update+0x3268>
 80120e8:	eef4 bae7 	vcmpe.f32	s23, s15
 80120ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120f0:	f300 829c 	bgt.w	801262c <iNemoEngine_API_Update+0x3724>
 80120f4:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 80120f8:	f001 fe9a 	bl	8013e30 <ceil>
 80120fc:	ec51 0b10 	vmov	r0, r1, d0
 8012100:	f7ee fcce 	bl	8000aa0 <__aeabi_d2f>
 8012104:	4603      	mov	r3, r0
 8012106:	f8ca 3008 	str.w	r3, [sl, #8]
 801210a:	f10a 0a0c 	add.w	sl, sl, #12
 801210e:	45ca      	cmp	sl, r9
 8012110:	f000 814f 	beq.w	80123b2 <iNemoEngine_API_Update+0x34aa>
 8012114:	eef4 cae9 	vcmpe.f32	s25, s19
 8012118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801211c:	d497      	bmi.n	801204e <iNemoEngine_API_Update+0x3146>
 801211e:	ee1d 3a90 	vmov	r3, s27
 8012122:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801212a:	f8ca 3000 	str.w	r3, [sl]
 801212e:	d4ae      	bmi.n	801208e <iNemoEngine_API_Update+0x3186>
 8012130:	ee1e 3a10 	vmov	r3, s28
 8012134:	e7c4      	b.n	80120c0 <iNemoEngine_API_Update+0x31b8>
 8012136:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 801213a:	f001 fef5 	bl	8013f28 <floor>
 801213e:	ec51 0b10 	vmov	r0, r1, d0
 8012142:	f7ee fcad 	bl	8000aa0 <__aeabi_d2f>
 8012146:	4603      	mov	r3, r0
 8012148:	e6eb      	b.n	8011f22 <iNemoEngine_API_Update+0x301a>
 801214a:	bf00      	nop
 801214c:	3a7001e0 	.word	0x3a7001e0
 8012150:	3a000100 	.word	0x3a000100
 8012154:	3a8c0118 	.word	0x3a8c0118
 8012158:	44888777 	.word	0x44888777
 801215c:	4b000000 	.word	0x4b000000
 8012160:	39f001e1 	.word	0x39f001e1
 8012164:	b9f001e1 	.word	0xb9f001e1
 8012168:	44fffe00 	.word	0x44fffe00
 801216c:	39800100 	.word	0x39800100
 8012170:	b9800100 	.word	0xb9800100
 8012174:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012178:	f001 fed6 	bl	8013f28 <floor>
 801217c:	ec51 0b10 	vmov	r0, r1, d0
 8012180:	f7ee fc8e 	bl	8000aa0 <__aeabi_d2f>
 8012184:	4603      	mov	r3, r0
 8012186:	e6ac      	b.n	8011ee2 <iNemoEngine_API_Update+0x2fda>
 8012188:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801218c:	f001 fecc 	bl	8013f28 <floor>
 8012190:	ec51 0b10 	vmov	r0, r1, d0
 8012194:	f7ee fc84 	bl	8000aa0 <__aeabi_d2f>
 8012198:	4603      	mov	r3, r0
 801219a:	e6e4      	b.n	8011f66 <iNemoEngine_API_Update+0x305e>
 801219c:	464b      	mov	r3, r9
 801219e:	e6e2      	b.n	8011f66 <iNemoEngine_API_Update+0x305e>
 80121a0:	464b      	mov	r3, r9
 80121a2:	e6be      	b.n	8011f22 <iNemoEngine_API_Update+0x301a>
 80121a4:	464b      	mov	r3, r9
 80121a6:	e69c      	b.n	8011ee2 <iNemoEngine_API_Update+0x2fda>
 80121a8:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 80121ac:	4bb1      	ldr	r3, [pc, #708]	@ (8012474 <iNemoEngine_API_Update+0x356c>)
 80121ae:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80121b2:	2100      	movs	r1, #0
 80121b4:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 80121b8:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 80121bc:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 80121c0:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80121c4:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 80121c8:	f001 fbfc 	bl	80139c4 <memset>
 80121cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80121d0:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 8012478 <iNemoEngine_API_Update+0x3570>
 80121d4:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 801247c <iNemoEngine_API_Update+0x3574>
 80121d8:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 8012480 <iNemoEngine_API_Update+0x3578>
 80121dc:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 8012484 <iNemoEngine_API_Update+0x357c>
 80121e0:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 8012488 <iNemoEngine_API_Update+0x3580>
 80121e4:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 80121e8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80121ec:	2300      	movs	r3, #0
 80121ee:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 80121f2:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801248c <iNemoEngine_API_Update+0x3584>
 80121f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80121fa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80121fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8012202:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 8012206:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012490 <iNemoEngine_API_Update+0x3588>
 801220a:	4ba2      	ldr	r3, [pc, #648]	@ (8012494 <iNemoEngine_API_Update+0x358c>)
 801220c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012210:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012214:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012218:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 801221c:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8012498 <iNemoEngine_API_Update+0x3590>
 8012220:	4b9e      	ldr	r3, [pc, #632]	@ (801249c <iNemoEngine_API_Update+0x3594>)
 8012222:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012226:	ee66 7a27 	vmul.f32	s15, s12, s15
 801222a:	4b9d      	ldr	r3, [pc, #628]	@ (80124a0 <iNemoEngine_API_Update+0x3598>)
 801222c:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 8012230:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 80124a4 <iNemoEngine_API_Update+0x359c>
 8012234:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8012238:	ee66 7a27 	vmul.f32	s15, s12, s15
 801223c:	4b9a      	ldr	r3, [pc, #616]	@ (80124a8 <iNemoEngine_API_Update+0x35a0>)
 801223e:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 8012242:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8012246:	eddf 7a99 	vldr	s15, [pc, #612]	@ 80124ac <iNemoEngine_API_Update+0x35a4>
 801224a:	4b99      	ldr	r3, [pc, #612]	@ (80124b0 <iNemoEngine_API_Update+0x35a8>)
 801224c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8012250:	4b98      	ldr	r3, [pc, #608]	@ (80124b4 <iNemoEngine_API_Update+0x35ac>)
 8012252:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012256:	ee66 5a25 	vmul.f32	s11, s12, s11
 801225a:	4b97      	ldr	r3, [pc, #604]	@ (80124b8 <iNemoEngine_API_Update+0x35b0>)
 801225c:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8012260:	ee26 5a05 	vmul.f32	s10, s12, s10
 8012264:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012268:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 801226c:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8012270:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012274:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012278:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 801227c:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8012280:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8012284:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012288:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801228c:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8012290:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 8012294:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8012298:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 801229c:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80124bc <iNemoEngine_API_Update+0x35b4>
 80122a0:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80124c0 <iNemoEngine_API_Update+0x35b8>
 80122a4:	eddf 7a87 	vldr	s15, [pc, #540]	@ 80124c4 <iNemoEngine_API_Update+0x35bc>
 80122a8:	eddf 4a87 	vldr	s9, [pc, #540]	@ 80124c8 <iNemoEngine_API_Update+0x35c0>
 80122ac:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 80122b0:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 80122b4:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 80122b8:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 80122bc:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80122c0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80122c4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80122c8:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 80122cc:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 80122d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80122d4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80122d8:	ee66 6a26 	vmul.f32	s13, s12, s13
 80122dc:	ee26 7a07 	vmul.f32	s14, s12, s14
 80122e0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80122e4:	ee66 2a23 	vmul.f32	s5, s12, s7
 80122e8:	ee26 3a02 	vmul.f32	s6, s12, s4
 80122ec:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80122f0:	ee66 4a24 	vmul.f32	s9, s12, s9
 80122f4:	4b75      	ldr	r3, [pc, #468]	@ (80124cc <iNemoEngine_API_Update+0x35c4>)
 80122f6:	4a76      	ldr	r2, [pc, #472]	@ (80124d0 <iNemoEngine_API_Update+0x35c8>)
 80122f8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80122fc:	ee66 1a04 	vmul.f32	s3, s12, s8
 8012300:	4b74      	ldr	r3, [pc, #464]	@ (80124d4 <iNemoEngine_API_Update+0x35cc>)
 8012302:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 80124f0 <iNemoEngine_API_Update+0x35e8>
 8012306:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 80124f4 <iNemoEngine_API_Update+0x35ec>
 801230a:	4e73      	ldr	r6, [pc, #460]	@ (80124d8 <iNemoEngine_API_Update+0x35d0>)
 801230c:	4d73      	ldr	r5, [pc, #460]	@ (80124dc <iNemoEngine_API_Update+0x35d4>)
 801230e:	4874      	ldr	r0, [pc, #464]	@ (80124e0 <iNemoEngine_API_Update+0x35d8>)
 8012310:	4974      	ldr	r1, [pc, #464]	@ (80124e4 <iNemoEngine_API_Update+0x35dc>)
 8012312:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8012316:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 801231a:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 801231e:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 8012322:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 8012326:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 801232a:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 801232e:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 8012332:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 8012336:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 801233a:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 801233e:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 8012342:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8012346:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 801234a:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 801234e:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 8012352:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 8012356:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 801235a:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 801235e:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 8012362:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 8012366:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 801236a:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 801236e:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 8012372:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 8012376:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 801237a:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 801237e:	787b      	ldrb	r3, [r7, #1]
 8012380:	2b00      	cmp	r3, #0
 8012382:	f000 81a7 	beq.w	80126d4 <iNemoEngine_API_Update+0x37cc>
 8012386:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 801238a:	932b      	str	r3, [sp, #172]	@ 0xac
 801238c:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8012390:	932c      	str	r3, [sp, #176]	@ 0xb0
 8012392:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8012396:	932d      	str	r3, [sp, #180]	@ 0xb4
 8012398:	2300      	movs	r3, #0
 801239a:	707b      	strb	r3, [r7, #1]
 801239c:	f7fd b8ad 	b.w	800f4fa <iNemoEngine_API_Update+0x5f2>
 80123a0:	ee1a 3a90 	vmov	r3, s21
 80123a4:	f10a 0a0c 	add.w	sl, sl, #12
 80123a8:	f84a 3c04 	str.w	r3, [sl, #-4]
 80123ac:	45ca      	cmp	sl, r9
 80123ae:	f47f aeb1 	bne.w	8012114 <iNemoEngine_API_Update+0x320c>
 80123b2:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 80123b6:	f1ba 0f00 	cmp.w	sl, #0
 80123ba:	f000 87f3 	beq.w	80133a4 <iNemoEngine_API_Update+0x449c>
 80123be:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 80124e8 <iNemoEngine_API_Update+0x35e0>
 80123c2:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 80123c6:	ee6f daa7 	vmul.f32	s27, s31, s15
 80123ca:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 80123ce:	ee67 aa27 	vmul.f32	s21, s14, s15
 80123d2:	ee2f ea27 	vmul.f32	s28, s30, s15
 80123d6:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 80123da:	eef0 caed 	vabs.f32	s25, s27
 80123de:	ee17 0a90 	vmov	r0, s15
 80123e2:	f7ee f855 	bl	8000490 <__aeabi_f2d>
 80123e6:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 80123ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80123ee:	ee17 0a90 	vmov	r0, s15
 80123f2:	f7ee f84d 	bl	8000490 <__aeabi_f2d>
 80123f6:	ee7e 7a69 	vsub.f32	s15, s28, s19
 80123fa:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80123fe:	ee17 0a90 	vmov	r0, s15
 8012402:	f7ee f845 	bl	8000490 <__aeabi_f2d>
 8012406:	ee7e 7a29 	vadd.f32	s15, s28, s19
 801240a:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801240e:	ee17 0a90 	vmov	r0, s15
 8012412:	f7ee f83d 	bl	8000490 <__aeabi_f2d>
 8012416:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 801241a:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 801241e:	ee17 0a90 	vmov	r0, s15
 8012422:	f7ee f835 	bl	8000490 <__aeabi_f2d>
 8012426:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 801242a:	4602      	mov	r2, r0
 801242c:	460b      	mov	r3, r1
 801242e:	ee17 0a90 	vmov	r0, s15
 8012432:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8012436:	f7ee f82b 	bl	8000490 <__aeabi_f2d>
 801243a:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 801243e:	eef0 7aea 	vabs.f32	s15, s21
 8012442:	220c      	movs	r2, #12
 8012444:	fb12 320a 	smlabb	r2, r2, sl, r3
 8012448:	edcd 7a03 	vstr	s15, [sp, #12]
 801244c:	eef0 7a4d 	vmov.f32	s15, s26
 8012450:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 8012454:	eeb0 da6e 	vmov.f32	s26, s29
 8012458:	eddf 9a24 	vldr	s19, [pc, #144]	@ 80124ec <iNemoEngine_API_Update+0x35e4>
 801245c:	930e      	str	r3, [sp, #56]	@ 0x38
 801245e:	eef0 ea6b 	vmov.f32	s29, s23
 8012462:	eeb0 bace 	vabs.f32	s22, s28
 8012466:	eef0 ba49 	vmov.f32	s23, s18
 801246a:	469a      	mov	sl, r3
 801246c:	4691      	mov	r9, r2
 801246e:	eeb0 9a67 	vmov.f32	s18, s15
 8012472:	e0ac      	b.n	80125ce <iNemoEngine_API_Update+0x36c6>
 8012474:	bf666666 	.word	0xbf666666
 8012478:	3d072b02 	.word	0x3d072b02
 801247c:	3ca3d70a 	.word	0x3ca3d70a
 8012480:	3d4ccccd 	.word	0x3d4ccccd
 8012484:	3ecccccd 	.word	0x3ecccccd
 8012488:	3f4ccccd 	.word	0x3f4ccccd
 801248c:	3cb43958 	.word	0x3cb43958
 8012490:	3cf5c28f 	.word	0x3cf5c28f
 8012494:	3eb33333 	.word	0x3eb33333
 8012498:	3d75c28f 	.word	0x3d75c28f
 801249c:	3ee66666 	.word	0x3ee66666
 80124a0:	3f866666 	.word	0x3f866666
 80124a4:	3d23d70a 	.word	0x3d23d70a
 80124a8:	3f8ccccd 	.word	0x3f8ccccd
 80124ac:	3d8f5c29 	.word	0x3d8f5c29
 80124b0:	3f933333 	.word	0x3f933333
 80124b4:	3ebd70a4 	.word	0x3ebd70a4
 80124b8:	40a00000 	.word	0x40a00000
 80124bc:	3dcccccd 	.word	0x3dcccccd
 80124c0:	3e4ccccd 	.word	0x3e4ccccd
 80124c4:	3e99999a 	.word	0x3e99999a
 80124c8:	3f666666 	.word	0x3f666666
 80124cc:	40200000 	.word	0x40200000
 80124d0:	3f99999a 	.word	0x3f99999a
 80124d4:	40400000 	.word	0x40400000
 80124d8:	3fb9999a 	.word	0x3fb9999a
 80124dc:	3fcccccd 	.word	0x3fcccccd
 80124e0:	3fe66666 	.word	0x3fe66666
 80124e4:	3f333333 	.word	0x3f333333
 80124e8:	446a0ccd 	.word	0x446a0ccd
 80124ec:	4b000000 	.word	0x4b000000
 80124f0:	3fa66666 	.word	0x3fa66666
 80124f4:	3f19999a 	.word	0x3f19999a
 80124f8:	3cfaad3b 	.word	0x3cfaad3b
 80124fc:	bcfaad3b 	.word	0xbcfaad3b
 8012500:	80000000 	.word	0x80000000
 8012504:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 8012508:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 80124f8 <iNemoEngine_API_Update+0x35f0>
 801250c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012514:	f280 80b1 	bge.w	801267a <iNemoEngine_API_Update+0x3772>
 8012518:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 80124fc <iNemoEngine_API_Update+0x35f4>
 801251c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012524:	f300 80c3 	bgt.w	80126ae <iNemoEngine_API_Update+0x37a6>
 8012528:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801252c:	f001 fc80 	bl	8013e30 <ceil>
 8012530:	ec51 0b10 	vmov	r0, r1, d0
 8012534:	f7ee fab4 	bl	8000aa0 <__aeabi_d2f>
 8012538:	4603      	mov	r3, r0
 801253a:	eeb4 bae9 	vcmpe.f32	s22, s19
 801253e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012542:	f8ca 3000 	str.w	r3, [sl]
 8012546:	d550      	bpl.n	80125ea <iNemoEngine_API_Update+0x36e2>
 8012548:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 801254c:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 80124f8 <iNemoEngine_API_Update+0x35f0>
 8012550:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012558:	f280 8085 	bge.w	8012666 <iNemoEngine_API_Update+0x375e>
 801255c:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 80124fc <iNemoEngine_API_Update+0x35f4>
 8012560:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012568:	f300 809e 	bgt.w	80126a8 <iNemoEngine_API_Update+0x37a0>
 801256c:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012570:	f001 fc5e 	bl	8013e30 <ceil>
 8012574:	ec51 0b10 	vmov	r0, r1, d0
 8012578:	f7ee fa92 	bl	8000aa0 <__aeabi_d2f>
 801257c:	4603      	mov	r3, r0
 801257e:	eddd 7a03 	vldr	s15, [sp, #12]
 8012582:	f8ca 3004 	str.w	r3, [sl, #4]
 8012586:	eef4 7ae9 	vcmpe.f32	s15, s19
 801258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801258e:	d556      	bpl.n	801263e <iNemoEngine_API_Update+0x3736>
 8012590:	eddd 7a08 	vldr	s15, [sp, #32]
 8012594:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 80124f8 <iNemoEngine_API_Update+0x35f0>
 8012598:	eef4 7ac7 	vcmpe.f32	s15, s14
 801259c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125a0:	da75      	bge.n	801268e <iNemoEngine_API_Update+0x3786>
 80125a2:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 80124fc <iNemoEngine_API_Update+0x35f4>
 80125a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80125aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125ae:	dc78      	bgt.n	80126a2 <iNemoEngine_API_Update+0x379a>
 80125b0:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 80125b4:	f001 fc3c 	bl	8013e30 <ceil>
 80125b8:	ec51 0b10 	vmov	r0, r1, d0
 80125bc:	f7ee fa70 	bl	8000aa0 <__aeabi_d2f>
 80125c0:	4603      	mov	r3, r0
 80125c2:	f8ca 3008 	str.w	r3, [sl, #8]
 80125c6:	f10a 0a0c 	add.w	sl, sl, #12
 80125ca:	45ca      	cmp	sl, r9
 80125cc:	d03f      	beq.n	801264e <iNemoEngine_API_Update+0x3746>
 80125ce:	eef4 cae9 	vcmpe.f32	s25, s19
 80125d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125d6:	d495      	bmi.n	8012504 <iNemoEngine_API_Update+0x35fc>
 80125d8:	ee1d 3a90 	vmov	r3, s27
 80125dc:	eeb4 bae9 	vcmpe.f32	s22, s19
 80125e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125e4:	f8ca 3000 	str.w	r3, [sl]
 80125e8:	d4ae      	bmi.n	8012548 <iNemoEngine_API_Update+0x3640>
 80125ea:	ee1e 3a10 	vmov	r3, s28
 80125ee:	e7c6      	b.n	801257e <iNemoEngine_API_Update+0x3676>
 80125f0:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80125f4:	f001 fc98 	bl	8013f28 <floor>
 80125f8:	ec51 0b10 	vmov	r0, r1, d0
 80125fc:	f7ee fa50 	bl	8000aa0 <__aeabi_d2f>
 8012600:	4603      	mov	r3, r0
 8012602:	e55d      	b.n	80120c0 <iNemoEngine_API_Update+0x31b8>
 8012604:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012608:	f001 fc8e 	bl	8013f28 <floor>
 801260c:	ec51 0b10 	vmov	r0, r1, d0
 8012610:	f7ee fa46 	bl	8000aa0 <__aeabi_d2f>
 8012614:	4603      	mov	r3, r0
 8012616:	e533      	b.n	8012080 <iNemoEngine_API_Update+0x3178>
 8012618:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801261c:	f001 fc84 	bl	8013f28 <floor>
 8012620:	ec51 0b10 	vmov	r0, r1, d0
 8012624:	f7ee fa3c 	bl	8000aa0 <__aeabi_d2f>
 8012628:	4603      	mov	r3, r0
 801262a:	e56c      	b.n	8012106 <iNemoEngine_API_Update+0x31fe>
 801262c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012630:	e569      	b.n	8012106 <iNemoEngine_API_Update+0x31fe>
 8012632:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012636:	e543      	b.n	80120c0 <iNemoEngine_API_Update+0x31b8>
 8012638:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801263c:	e520      	b.n	8012080 <iNemoEngine_API_Update+0x3178>
 801263e:	ee1a 3a90 	vmov	r3, s21
 8012642:	f10a 0a0c 	add.w	sl, sl, #12
 8012646:	f84a 3c04 	str.w	r3, [sl, #-4]
 801264a:	45ca      	cmp	sl, r9
 801264c:	d1bf      	bne.n	80125ce <iNemoEngine_API_Update+0x36c6>
 801264e:	eef0 7a49 	vmov.f32	s15, s18
 8012652:	eeb0 9a6b 	vmov.f32	s18, s23
 8012656:	eef0 ba6e 	vmov.f32	s23, s29
 801265a:	eef0 ea4d 	vmov.f32	s29, s26
 801265e:	eeb0 da67 	vmov.f32	s26, s15
 8012662:	f7fc bf5e 	b.w	800f522 <iNemoEngine_API_Update+0x61a>
 8012666:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 801266a:	f001 fc5d 	bl	8013f28 <floor>
 801266e:	ec51 0b10 	vmov	r0, r1, d0
 8012672:	f7ee fa15 	bl	8000aa0 <__aeabi_d2f>
 8012676:	4603      	mov	r3, r0
 8012678:	e781      	b.n	801257e <iNemoEngine_API_Update+0x3676>
 801267a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801267e:	f001 fc53 	bl	8013f28 <floor>
 8012682:	ec51 0b10 	vmov	r0, r1, d0
 8012686:	f7ee fa0b 	bl	8000aa0 <__aeabi_d2f>
 801268a:	4603      	mov	r3, r0
 801268c:	e755      	b.n	801253a <iNemoEngine_API_Update+0x3632>
 801268e:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 8012692:	f001 fc49 	bl	8013f28 <floor>
 8012696:	ec51 0b10 	vmov	r0, r1, d0
 801269a:	f7ee fa01 	bl	8000aa0 <__aeabi_d2f>
 801269e:	4603      	mov	r3, r0
 80126a0:	e78f      	b.n	80125c2 <iNemoEngine_API_Update+0x36ba>
 80126a2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80126a6:	e78c      	b.n	80125c2 <iNemoEngine_API_Update+0x36ba>
 80126a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80126ac:	e767      	b.n	801257e <iNemoEngine_API_Update+0x3676>
 80126ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80126b2:	e742      	b.n	801253a <iNemoEngine_API_Update+0x3632>
 80126b4:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 80126b8:	ee2a aa2e 	vmul.f32	s20, s20, s29
 80126bc:	f7fd bfd2 	b.w	8010664 <iNemoEngine_API_Update+0x175c>
 80126c0:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 80126c4:	ee2a aa2e 	vmul.f32	s20, s20, s29
 80126c8:	f7fd bfcc 	b.w	8010664 <iNemoEngine_API_Update+0x175c>
 80126cc:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 80126d0:	f7fd be41 	b.w	8010356 <iNemoEngine_API_Update+0x144e>
 80126d4:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 80126d8:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 80126dc:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 80126e0:	932b      	str	r3, [sp, #172]	@ 0xac
 80126e2:	681b      	ldr	r3, [r3, #0]
 80126e4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80126e8:	6813      	ldr	r3, [r2, #0]
 80126ea:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80126ee:	680b      	ldr	r3, [r1, #0]
 80126f0:	922c      	str	r2, [sp, #176]	@ 0xb0
 80126f2:	912d      	str	r1, [sp, #180]	@ 0xb4
 80126f4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80126f8:	e64e      	b.n	8012398 <iNemoEngine_API_Update+0x3490>
 80126fa:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 80126fe:	ed93 0a00 	vldr	s0, [r3]
 8012702:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 8012706:	f7fa ff35 	bl	800d574 <dataDerivative5>
 801270a:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 801270e:	eeb0 3a40 	vmov.f32	s6, s0
 8012712:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 8012716:	ed93 0a00 	vldr	s0, [r3]
 801271a:	f7fa ff2b 	bl	800d574 <dataDerivative5>
 801271e:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 8012722:	eef0 2a40 	vmov.f32	s5, s0
 8012726:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 801272a:	ed9b 0a00 	vldr	s0, [fp]
 801272e:	f7fa ff21 	bl	800d574 <dataDerivative5>
 8012732:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 8012736:	ee07 3a90 	vmov	s15, r3
 801273a:	3301      	adds	r3, #1
 801273c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8012740:	ee07 3a90 	vmov	s15, r3
 8012744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012748:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801274c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8012750:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 8012754:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 8012758:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 801275c:	b21b      	sxth	r3, r3
 801275e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012762:	ed90 7a00 	vldr	s14, [r0]
 8012766:	ed91 5a00 	vldr	s10, [r1]
 801276a:	eef0 7a43 	vmov.f32	s15, s6
 801276e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8012772:	eeb0 7a62 	vmov.f32	s14, s5
 8012776:	eea5 7a85 	vfma.f32	s14, s11, s10
 801277a:	ed92 5a00 	vldr	s10, [r2]
 801277e:	eef0 6a40 	vmov.f32	s13, s0
 8012782:	eee5 6a85 	vfma.f32	s13, s11, s10
 8012786:	ee67 7a86 	vmul.f32	s15, s15, s12
 801278a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801278e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012792:	edc0 7a00 	vstr	s15, [r0]
 8012796:	ed81 7a00 	vstr	s14, [r1]
 801279a:	edc2 6a00 	vstr	s13, [r2]
 801279e:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 80127a2:	f47c abd8 	bne.w	800ef56 <iNemoEngine_API_Update+0x4e>
 80127a6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80127aa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80127ae:	ee66 6a86 	vmul.f32	s13, s13, s12
 80127b2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80127b6:	2300      	movs	r3, #0
 80127b8:	ed87 7a07 	vstr	s14, [r7, #28]
 80127bc:	edc7 6a08 	vstr	s13, [r7, #32]
 80127c0:	edc7 7a06 	vstr	s15, [r7, #24]
 80127c4:	6003      	str	r3, [r0, #0]
 80127c6:	600b      	str	r3, [r1, #0]
 80127c8:	6013      	str	r3, [r2, #0]
 80127ca:	2300      	movs	r3, #0
 80127cc:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 80127d0:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 80127d4:	f7fc bbbf 	b.w	800ef56 <iNemoEngine_API_Update+0x4e>
 80127d8:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 80127dc:	f7fd b942 	b.w	800fa64 <iNemoEngine_API_Update+0xb5c>
 80127e0:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 80127e4:	f7fd b994 	b.w	800fb10 <iNemoEngine_API_Update+0xc08>
 80127e8:	9b03      	ldr	r3, [sp, #12]
 80127ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80127ec:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80127f0:	939f      	str	r3, [sp, #636]	@ 0x27c
 80127f2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80127f6:	93a0      	str	r3, [sp, #640]	@ 0x280
 80127f8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80127fc:	93a1      	str	r3, [sp, #644]	@ 0x284
 80127fe:	2300      	movs	r3, #0
 8012800:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012804:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012808:	f7fe bc68 	b.w	80110dc <iNemoEngine_API_Update+0x21d4>
 801280c:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012810:	f7fd b953 	b.w	800faba <iNemoEngine_API_Update+0xbb2>
 8012814:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012818:	f7fd b8bb 	b.w	800f992 <iNemoEngine_API_Update+0xa8a>
 801281c:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012820:	f7fd b88c 	b.w	800f93c <iNemoEngine_API_Update+0xa34>
 8012824:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012828:	f7fd b85d 	b.w	800f8e6 <iNemoEngine_API_Update+0x9de>
 801282c:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012830:	f7fc bff0 	b.w	800f814 <iNemoEngine_API_Update+0x90c>
 8012834:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012838:	f7fc bfc1 	b.w	800f7be <iNemoEngine_API_Update+0x8b6>
 801283c:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 8012500 <iNemoEngine_API_Update+0x35f8>
 8012840:	f7fc bf92 	b.w	800f768 <iNemoEngine_API_Update+0x860>
 8012844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012848:	f280 836c 	bge.w	8012f24 <iNemoEngine_API_Update+0x401c>
 801284c:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 8012850:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8012854:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8012858:	ee77 7ac3 	vsub.f32	s15, s15, s6
 801285c:	ee78 3a63 	vsub.f32	s7, s16, s7
 8012860:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012864:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012868:	ee39 9a03 	vadd.f32	s18, s18, s6
 801286c:	f7ff b82c 	b.w	80118c8 <iNemoEngine_API_Update+0x29c0>
 8012870:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8012874:	3301      	adds	r3, #1
 8012876:	b29b      	uxth	r3, r3
 8012878:	2a00      	cmp	r2, #0
 801287a:	f040 85cf 	bne.w	801341c <iNemoEngine_API_Update+0x4514>
 801287e:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 8012c18 <iNemoEngine_API_Update+0x3d10>
 8012882:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 8012c1c <iNemoEngine_API_Update+0x3d14>
 8012886:	2b31      	cmp	r3, #49	@ 0x31
 8012888:	bf98      	it	ls
 801288a:	eef0 7a66 	vmovls.f32	s15, s13
 801288e:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012892:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8012896:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801289a:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 801289e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80128a2:	f000 85b1 	beq.w	8013408 <iNemoEngine_API_Update+0x4500>
 80128a6:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 80128aa:	f47e adc9 	bne.w	8011440 <iNemoEngine_API_Update+0x2538>
 80128ae:	2301      	movs	r3, #1
 80128b0:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 80128b4:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 80128b8:	edd3 5a00 	vldr	s11, [r3]
 80128bc:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 80128c0:	ed93 7a00 	vldr	s14, [r3]
 80128c4:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 80128c8:	ed93 5a00 	vldr	s10, [r3]
 80128cc:	ee65 4aa5 	vmul.f32	s9, s11, s11
 80128d0:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 80128d4:	eee5 4a05 	vfma.f32	s9, s10, s10
 80128d8:	a84d      	add	r0, sp, #308	@ 0x134
 80128da:	462a      	mov	r2, r5
 80128dc:	edd3 6a00 	vldr	s13, [r3]
 80128e0:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 80128e4:	edd3 7a00 	vldr	s15, [r3]
 80128e8:	eee7 4aa7 	vfma.f32	s9, s15, s15
 80128ec:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 80128f0:	a947      	add	r1, sp, #284	@ 0x11c
 80128f2:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80128f6:	eef1 3ae4 	vsqrt.f32	s7, s9
 80128fa:	462e      	mov	r6, r5
 80128fc:	4654      	mov	r4, sl
 80128fe:	ee27 6a07 	vmul.f32	s12, s14, s14
 8012902:	eec4 4a23 	vdiv.f32	s9, s8, s7
 8012906:	eea6 6aa6 	vfma.f32	s12, s13, s13
 801290a:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801290e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8012912:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8012916:	edd3 7a00 	vldr	s15, [r3]
 801291a:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 801291e:	eea7 6aa7 	vfma.f32	s12, s15, s15
 8012922:	ee25 5a24 	vmul.f32	s10, s10, s9
 8012926:	eef1 5ac6 	vsqrt.f32	s11, s12
 801292a:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 801292e:	ee84 6a25 	vdiv.f32	s12, s8, s11
 8012932:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012936:	ee67 7a86 	vmul.f32	s15, s15, s12
 801293a:	ee66 6a86 	vmul.f32	s13, s13, s12
 801293e:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 8012942:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 8012946:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 801294a:	f7fa fef9 	bl	800d740 <getRotationMatrix>
 801294e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012950:	46de      	mov	lr, fp
 8012952:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012956:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012958:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801295c:	6836      	ldr	r6, [r6, #0]
 801295e:	f8ce 6000 	str.w	r6, [lr]
 8012962:	46dc      	mov	ip, fp
 8012964:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801296a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801296e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012970:	ed9b 7a00 	vldr	s14, [fp]
 8012974:	eddb 7a01 	vldr	s15, [fp, #4]
 8012978:	6026      	str	r6, [r4, #0]
 801297a:	eeb0 7ac7 	vabs.f32	s14, s14
 801297e:	eef0 7ae7 	vabs.f32	s15, s15
 8012982:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801298a:	f100 8574 	bmi.w	8013476 <iNemoEngine_API_Update+0x456e>
 801298e:	2304      	movs	r3, #4
 8012990:	2000      	movs	r0, #0
 8012992:	eef0 7a47 	vmov.f32	s15, s14
 8012996:	4699      	mov	r9, r3
 8012998:	2103      	movs	r1, #3
 801299a:	2606      	movs	r6, #6
 801299c:	f04f 0e07 	mov.w	lr, #7
 80129a0:	461a      	mov	r2, r3
 80129a2:	f04f 0c01 	mov.w	ip, #1
 80129a6:	9004      	str	r0, [sp, #16]
 80129a8:	ed9b 7a02 	vldr	s14, [fp, #8]
 80129ac:	eeb0 7ac7 	vabs.f32	s14, s14
 80129b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80129b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129b8:	f300 854d 	bgt.w	8013456 <iNemoEngine_API_Update+0x454e>
 80129bc:	2305      	movs	r3, #5
 80129be:	2408      	movs	r4, #8
 80129c0:	e9cd 3405 	strd	r3, r4, [sp, #20]
 80129c4:	2302      	movs	r3, #2
 80129c6:	464c      	mov	r4, r9
 80129c8:	445c      	add	r4, fp
 80129ca:	4458      	add	r0, fp
 80129cc:	edd4 6a00 	vldr	s13, [r4]
 80129d0:	ed90 7a00 	vldr	s14, [r0]
 80129d4:	9804      	ldr	r0, [sp, #16]
 80129d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80129da:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 80129de:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 80129e2:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 80129e6:	0080      	lsls	r0, r0, #2
 80129e8:	9004      	str	r0, [sp, #16]
 80129ea:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 80129ee:	0089      	lsls	r1, r1, #2
 80129f0:	9107      	str	r1, [sp, #28]
 80129f2:	009b      	lsls	r3, r3, #2
 80129f4:	edcb 7a00 	vstr	s15, [fp]
 80129f8:	ed94 7a00 	vldr	s14, [r4]
 80129fc:	edd9 7a00 	vldr	s15, [r9]
 8012a00:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8012a04:	ea4f 098e 	mov.w	r9, lr, lsl #2
 8012a08:	edc4 6a00 	vstr	s13, [r4]
 8012a0c:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 8012a10:	ed9b 6a00 	vldr	s12, [fp]
 8012a14:	ed90 7a00 	vldr	s14, [r0]
 8012a18:	edd4 7a00 	vldr	s15, [r4]
 8012a1c:	eee6 7a47 	vfms.f32	s15, s12, s14
 8012a20:	edc4 7a00 	vstr	s15, [r4]
 8012a24:	edd0 7a00 	vldr	s15, [r0]
 8012a28:	9805      	ldr	r0, [sp, #20]
 8012a2a:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 8012a2e:	ed91 7a00 	vldr	s14, [r1]
 8012a32:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8012a36:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 8012a3a:	00b0      	lsls	r0, r6, #2
 8012a3c:	9005      	str	r0, [sp, #20]
 8012a3e:	ed81 7a00 	vstr	s14, [r1]
 8012a42:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 8012a46:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012a4a:	ed91 5a00 	vldr	s10, [r1]
 8012a4e:	edd0 7a00 	vldr	s15, [r0]
 8012a52:	9e06      	ldr	r6, [sp, #24]
 8012a54:	eee6 7a45 	vfms.f32	s15, s12, s10
 8012a58:	eef0 5ac7 	vabs.f32	s11, s14
 8012a5c:	edc0 7a00 	vstr	s15, [r0]
 8012a60:	ed91 6a00 	vldr	s12, [r1]
 8012a64:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012a68:	edd1 7a00 	vldr	s15, [r1]
 8012a6c:	eee6 7ac6 	vfms.f32	s15, s13, s12
 8012a70:	00b6      	lsls	r6, r6, #2
 8012a72:	edc1 7a00 	vstr	s15, [r1]
 8012a76:	edd4 6a00 	vldr	s13, [r4]
 8012a7a:	eeb0 6ae6 	vabs.f32	s12, s13
 8012a7e:	eef4 5ac6 	vcmpe.f32	s11, s12
 8012a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a86:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8012a8a:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8012a8e:	f300 84cd 	bgt.w	801342c <iNemoEngine_API_Update+0x4524>
 8012a92:	ed90 6a00 	vldr	s12, [r0]
 8012a96:	9804      	ldr	r0, [sp, #16]
 8012a98:	eec7 1a26 	vdiv.f32	s3, s14, s13
 8012a9c:	eb0a 020b 	add.w	r2, sl, fp
 8012aa0:	4456      	add	r6, sl
 8012aa2:	4454      	add	r4, sl
 8012aa4:	eb0a 0b09 	add.w	fp, sl, r9
 8012aa8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8012aac:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8012ab0:	edc2 1a00 	vstr	s3, [r2]
 8012ab4:	9a05      	ldr	r2, [sp, #20]
 8012ab6:	edc6 7a00 	vstr	s15, [r6]
 8012aba:	4452      	add	r2, sl
 8012abc:	ed92 3a00 	vldr	s6, [r2]
 8012ac0:	9a07      	ldr	r2, [sp, #28]
 8012ac2:	ed9b 2a00 	vldr	s4, [fp]
 8012ac6:	4452      	add	r2, sl
 8012ac8:	edd2 4a00 	vldr	s9, [r2]
 8012acc:	9a03      	ldr	r2, [sp, #12]
 8012ace:	9209      	str	r2, [sp, #36]	@ 0x24
 8012ad0:	eb0a 0201 	add.w	r2, sl, r1
 8012ad4:	ed92 0a00 	vldr	s0, [r2]
 8012ad8:	eb0a 0203 	add.w	r2, sl, r3
 8012adc:	edd2 2a00 	vldr	s5, [r2]
 8012ae0:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012ae2:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 8012ae6:	4402      	add	r2, r0
 8012ae8:	edd2 6a00 	vldr	s13, [r2]
 8012aec:	edd4 7a00 	vldr	s15, [r4]
 8012af0:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012af2:	440a      	add	r2, r1
 8012af4:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 8012af8:	edd2 7a00 	vldr	s15, [r2]
 8012afc:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012afe:	441a      	add	r2, r3
 8012b00:	ed92 7a00 	vldr	s14, [r2]
 8012b04:	eee0 7a66 	vfms.f32	s15, s0, s13
 8012b08:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012b0a:	4402      	add	r2, r0
 8012b0c:	eea2 7ae6 	vfms.f32	s14, s5, s13
 8012b10:	eea1 7ae7 	vfms.f32	s14, s3, s15
 8012b14:	ee21 7a07 	vmul.f32	s14, s2, s14
 8012b18:	eee2 7a47 	vfms.f32	s15, s4, s14
 8012b1c:	eee3 6a47 	vfms.f32	s13, s6, s14
 8012b20:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8012b24:	ed85 7a02 	vstr	s14, [r5, #8]
 8012b28:	eee4 6ae7 	vfms.f32	s13, s9, s15
 8012b2c:	edc5 7a01 	vstr	s15, [r5, #4]
 8012b30:	eeb0 4a66 	vmov.f32	s8, s13
 8012b34:	edd2 6a00 	vldr	s13, [r2]
 8012b38:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012b3a:	440a      	add	r2, r1
 8012b3c:	ed92 6a00 	vldr	s12, [r2]
 8012b40:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012b42:	441a      	add	r2, r3
 8012b44:	edd2 5a00 	vldr	s11, [r2]
 8012b48:	aa78      	add	r2, sp, #480	@ 0x1e0
 8012b4a:	4411      	add	r1, r2
 8012b4c:	4413      	add	r3, r2
 8012b4e:	4402      	add	r2, r0
 8012b50:	ed92 5a00 	vldr	s10, [r2]
 8012b54:	edd1 7a00 	vldr	s15, [r1]
 8012b58:	ed93 7a00 	vldr	s14, [r3]
 8012b5c:	eea0 6a66 	vfms.f32	s12, s0, s13
 8012b60:	eb0a 0300 	add.w	r3, sl, r0
 8012b64:	a95c      	add	r1, sp, #368	@ 0x170
 8012b66:	eee5 7a40 	vfms.f32	s15, s10, s0
 8012b6a:	4628      	mov	r0, r5
 8012b6c:	eee2 5ae6 	vfms.f32	s11, s5, s13
 8012b70:	eea5 7a62 	vfms.f32	s14, s10, s5
 8012b74:	ed93 0a00 	vldr	s0, [r3]
 8012b78:	eee1 5ac6 	vfms.f32	s11, s3, s12
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	eea1 7ae7 	vfms.f32	s14, s3, s15
 8012b82:	eec0 2a80 	vdiv.f32	s5, s1, s0
 8012b86:	ee27 7a01 	vmul.f32	s14, s14, s2
 8012b8a:	ee61 5a25 	vmul.f32	s11, s2, s11
 8012b8e:	eee7 7a42 	vfms.f32	s15, s14, s4
 8012b92:	eea2 6a65 	vfms.f32	s12, s4, s11
 8012b96:	eee3 6a65 	vfms.f32	s13, s6, s11
 8012b9a:	edc5 5a05 	vstr	s11, [r5, #20]
 8012b9e:	eef0 5a45 	vmov.f32	s11, s10
 8012ba2:	eee7 5a43 	vfms.f32	s11, s14, s6
 8012ba6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012baa:	ee23 6a86 	vmul.f32	s12, s7, s12
 8012bae:	eee7 5ae4 	vfms.f32	s11, s15, s9
 8012bb2:	eee4 6ac6 	vfms.f32	s13, s9, s12
 8012bb6:	ee22 4a84 	vmul.f32	s8, s5, s8
 8012bba:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8012bbe:	ee62 2aa5 	vmul.f32	s5, s5, s11
 8012bc2:	edc5 6a03 	vstr	s13, [r5, #12]
 8012bc6:	ed85 7a08 	vstr	s14, [r5, #32]
 8012bca:	edc5 7a07 	vstr	s15, [r5, #28]
 8012bce:	ed85 4a00 	vstr	s8, [r5]
 8012bd2:	ed85 6a04 	vstr	s12, [r5, #16]
 8012bd6:	edc5 2a06 	vstr	s5, [r5, #24]
 8012bda:	f7fa fd11 	bl	800d600 <b_dcm2q>
 8012bde:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 8012be2:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 8012be6:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 8012bea:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012bee:	ee37 7a07 	vadd.f32	s14, s14, s14
 8012bf2:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8012bf6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012bfa:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 8012bfe:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 8012c02:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8012c06:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012c0a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012c0e:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012c12:	f7fe ba63 	b.w	80110dc <iNemoEngine_API_Update+0x21d4>
 8012c16:	bf00      	nop
 8012c18:	3e4cccce 	.word	0x3e4cccce
 8012c1c:	3eaaaaab 	.word	0x3eaaaaab
 8012c20:	a958      	add	r1, sp, #352	@ 0x160
 8012c22:	a872      	add	r0, sp, #456	@ 0x1c8
 8012c24:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 8012c28:	ed8d 0a08 	vstr	s0, [sp, #32]
 8012c2c:	edcd 6a07 	vstr	s13, [sp, #28]
 8012c30:	ed8d 7a06 	vstr	s14, [sp, #24]
 8012c34:	f7fa fce4 	bl	800d600 <b_dcm2q>
 8012c38:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8012c3c:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012c40:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 8012c44:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 8012c48:	4631      	mov	r1, r6
 8012c4a:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8012c4e:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8012c52:	f000 feb7 	bl	80139c4 <memset>
 8012c56:	4ba0      	ldr	r3, [pc, #640]	@ (8012ed8 <iNemoEngine_API_Update+0x3fd0>)
 8012c58:	703e      	strb	r6, [r7, #0]
 8012c5a:	eef0 7a69 	vmov.f32	s15, s19
 8012c5e:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 8012c62:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 8012c66:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 8012c6a:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 8012c6e:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 8012c72:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 8012c76:	ed9d 0a08 	vldr	s0, [sp, #32]
 8012c7a:	eddd 6a07 	vldr	s13, [sp, #28]
 8012c7e:	ed9d 7a06 	vldr	s14, [sp, #24]
 8012c82:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8012c86:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8012c8a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8012c8e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012c92:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012c96:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012c9a:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8012c9e:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8012ca2:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012ca6:	2601      	movs	r6, #1
 8012ca8:	f7fd bd29 	b.w	80106fe <iNemoEngine_API_Update+0x17f6>
 8012cac:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8012f00 <iNemoEngine_API_Update+0x3ff8>
 8012cb0:	eeb4 eae7 	vcmpe.f32	s28, s15
 8012cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cb8:	f53d aeb2 	bmi.w	8010a20 <iNemoEngine_API_Update+0x1b18>
 8012cbc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	f47d aeb7 	bne.w	8010a32 <iNemoEngine_API_Update+0x1b2a>
 8012cc4:	f7fd beac 	b.w	8010a20 <iNemoEngine_API_Update+0x1b18>
 8012cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ccc:	d511      	bpl.n	8012cf2 <iNemoEngine_API_Update+0x3dea>
 8012cce:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 8012cd2:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 8012cd6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8012cda:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012cde:	ee78 5a65 	vsub.f32	s11, s16, s11
 8012ce2:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8012ce6:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 8012cea:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012cee:	f7fd bb68 	b.w	80103c2 <iNemoEngine_API_Update+0x14ba>
 8012cf2:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 8012cf6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cfe:	f140 834a 	bpl.w	8013396 <iNemoEngine_API_Update+0x448e>
 8012d02:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 8012d06:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 8012d0a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012d0e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012d12:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012d16:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012d1a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012d1e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012d22:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8012d26:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d2e:	f6fd ab68 	blt.w	8010402 <iNemoEngine_API_Update+0x14fa>
 8012d32:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 8012d36:	eef4 5ac8 	vcmpe.f32	s11, s16
 8012d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d3e:	f340 8295 	ble.w	801326c <iNemoEngine_API_Update+0x4364>
 8012d42:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 8012d46:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 8012d4a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012d4e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012d52:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012d56:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012d5a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012d5e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012d62:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8012d66:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d6e:	f6fd ab68 	blt.w	8010442 <iNemoEngine_API_Update+0x153a>
 8012d72:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 8012d76:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d7e:	f140 8258 	bpl.w	8013232 <iNemoEngine_API_Update+0x432a>
 8012d82:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 8012d86:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 8012d8a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012d8e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012d92:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012d96:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012d9a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012d9e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012da2:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 8012da6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dae:	f6fd ab68 	blt.w	8010482 <iNemoEngine_API_Update+0x157a>
 8012db2:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 8012db6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dbe:	f140 825f 	bpl.w	8013280 <iNemoEngine_API_Update+0x4378>
 8012dc2:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 8012dc6:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 8012dca:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012dce:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012dd2:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012dd6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012dda:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012dde:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012de2:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 8012de6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dee:	f6fd ab68 	blt.w	80104c2 <iNemoEngine_API_Update+0x15ba>
 8012df2:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 8012df6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dfe:	f140 82d6 	bpl.w	80133ae <iNemoEngine_API_Update+0x44a6>
 8012e02:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8012e06:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 8012e0a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012e0e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012e12:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012e16:	ee25 5a27 	vmul.f32	s10, s10, s15
 8012e1a:	eec5 ea25 	vdiv.f32	s29, s10, s11
 8012e1e:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8012e22:	f7fd bb65 	b.w	80104f0 <iNemoEngine_API_Update+0x15e8>
 8012e26:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e2e:	f57e aef1 	bpl.w	8011c14 <iNemoEngine_API_Update+0x2d0c>
 8012e32:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8012edc <iNemoEngine_API_Update+0x3fd4>
 8012e36:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e3e:	da03      	bge.n	8012e48 <iNemoEngine_API_Update+0x3f40>
 8012e40:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012e44:	f7fe bef8 	b.w	8011c38 <iNemoEngine_API_Update+0x2d30>
 8012e48:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8012ee0 <iNemoEngine_API_Update+0x3fd8>
 8012e4c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e54:	f57e aef8 	bpl.w	8011c48 <iNemoEngine_API_Update+0x2d40>
 8012e58:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8012edc <iNemoEngine_API_Update+0x3fd4>
 8012e5c:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 8012ee4 <iNemoEngine_API_Update+0x3fdc>
 8012e60:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8012ee8 <iNemoEngine_API_Update+0x3fe0>
 8012e64:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012e68:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012e6c:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8012eec <iNemoEngine_API_Update+0x3fe4>
 8012e70:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e78:	f6fe aef8 	blt.w	8011c6c <iNemoEngine_API_Update+0x2d64>
 8012e7c:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8012ef0 <iNemoEngine_API_Update+0x3fe8>
 8012e80:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e88:	f57e aef8 	bpl.w	8011c7c <iNemoEngine_API_Update+0x2d74>
 8012e8c:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8012eec <iNemoEngine_API_Update+0x3fe4>
 8012e90:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012e94:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8012e98:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8012e9c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012ea0:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 8012ef4 <iNemoEngine_API_Update+0x3fec>
 8012ea4:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012eac:	f6fe aef8 	blt.w	8011ca0 <iNemoEngine_API_Update+0x2d98>
 8012eb0:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8012eb4:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ebc:	f57e aef7 	bpl.w	8011cae <iNemoEngine_API_Update+0x2da6>
 8012ec0:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 8012ef4 <iNemoEngine_API_Update+0x3fec>
 8012ec4:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8012ef8 <iNemoEngine_API_Update+0x3ff0>
 8012ec8:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012ecc:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8012ed0:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012ed4:	f7fe bef5 	b.w	8011cc2 <iNemoEngine_API_Update+0x2dba>
 8012ed8:	40a00000 	.word	0x40a00000
 8012edc:	3c75c28f 	.word	0x3c75c28f
 8012ee0:	3cf5c28f 	.word	0x3cf5c28f
 8012ee4:	40d5555a 	.word	0x40d5555a
 8012ee8:	3f866666 	.word	0x3f866666
 8012eec:	3d4ccccd 	.word	0x3d4ccccd
 8012ef0:	3dcccccd 	.word	0x3dcccccd
 8012ef4:	3e4ccccd 	.word	0x3e4ccccd
 8012ef8:	43055555 	.word	0x43055555
 8012efc:	43c7ffff 	.word	0x43c7ffff
 8012f00:	3ecccccd 	.word	0x3ecccccd
 8012f04:	3e999998 	.word	0x3e999998
 8012f08:	3f99999a 	.word	0x3f99999a
 8012f0c:	42100000 	.word	0x42100000
 8012f10:	42c7ffff 	.word	0x42c7ffff
 8012f14:	3d088889 	.word	0x3d088889
 8012f18:	3d0d3dcb 	.word	0x3d0d3dcb
 8012f1c:	3e4cccd0 	.word	0x3e4cccd0
 8012f20:	3f8ccccd 	.word	0x3f8ccccd
 8012f24:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 8012f28:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f30:	f140 8278 	bpl.w	8013424 <iNemoEngine_API_Update+0x451c>
 8012f34:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 8012f38:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 8012f3c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012f40:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012f44:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012f48:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012f4c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012f50:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012f54:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012f58:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f60:	f6fe acd2 	blt.w	8011908 <iNemoEngine_API_Update+0x2a00>
 8012f64:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 8012f68:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f70:	f140 8178 	bpl.w	8013264 <iNemoEngine_API_Update+0x435c>
 8012f74:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 8012f78:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 8012f7c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012f80:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012f84:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012f88:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012f8c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012f90:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012f94:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8012f98:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fa0:	f6fe acd2 	blt.w	8011948 <iNemoEngine_API_Update+0x2a40>
 8012fa4:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8012fa8:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fb0:	f140 8154 	bpl.w	801325c <iNemoEngine_API_Update+0x4354>
 8012fb4:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8012fb8:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8012fbc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012fc0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012fc4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012fc8:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012fcc:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012fd0:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012fd4:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8012fd8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fe0:	f6fe acd2 	blt.w	8011988 <iNemoEngine_API_Update+0x2a80>
 8012fe4:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8012fe8:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ff0:	f140 8130 	bpl.w	8013254 <iNemoEngine_API_Update+0x434c>
 8012ff4:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8012ff8:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8012ffc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013000:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013004:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013008:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801300c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013010:	ee39 9a03 	vadd.f32	s18, s18, s6
 8013014:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8013018:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801301c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013020:	f6fe acd2 	blt.w	80119c8 <iNemoEngine_API_Update+0x2ac0>
 8013024:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 8013028:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801302c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013030:	f140 8109 	bpl.w	8013246 <iNemoEngine_API_Update+0x433e>
 8013034:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8013038:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 801303c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013040:	ee35 5a63 	vsub.f32	s10, s10, s7
 8013044:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013048:	ee65 7a27 	vmul.f32	s15, s10, s15
 801304c:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8013050:	ee39 9a23 	vadd.f32	s18, s18, s7
 8013054:	f7fd b97f 	b.w	8010356 <iNemoEngine_API_Update+0x144e>
 8013058:	eeb0 ba6a 	vmov.f32	s22, s21
 801305c:	f7fc bac7 	b.w	800f5ee <iNemoEngine_API_Update+0x6e6>
 8013060:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8013064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013068:	dd45      	ble.n	80130f6 <iNemoEngine_API_Update+0x41ee>
 801306a:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8012efc <iNemoEngine_API_Update+0x3ff4>
 801306e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013076:	f140 80d7 	bpl.w	8013228 <iNemoEngine_API_Update+0x4320>
 801307a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801307e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013086:	f140 80bc 	bpl.w	8013202 <iNemoEngine_API_Update+0x42fa>
 801308a:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 801308e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013096:	da33      	bge.n	8013100 <iNemoEngine_API_Update+0x41f8>
 8013098:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8012f1c <iNemoEngine_API_Update+0x4014>
 801309c:	eee6 7a86 	vfma.f32	s15, s13, s12
 80130a0:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 80130a4:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80130a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130ac:	db39      	blt.n	8013122 <iNemoEngine_API_Update+0x421a>
 80130ae:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8012f0c <iNemoEngine_API_Update+0x4004>
 80130b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80130b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130ba:	d539      	bpl.n	8013130 <iNemoEngine_API_Update+0x4228>
 80130bc:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80130c0:	ee36 6ac6 	vsub.f32	s12, s13, s12
 80130c4:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80130c8:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80130cc:	eee6 7a25 	vfma.f32	s15, s12, s11
 80130d0:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8012f10 <iNemoEngine_API_Update+0x4008>
 80130d4:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80130d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130dc:	db09      	blt.n	80130f2 <iNemoEngine_API_Update+0x41ea>
 80130de:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 80130e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80130e6:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8012f00 <iNemoEngine_API_Update+0x3ff8>
 80130ea:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80130ee:	eee6 7a86 	vfma.f32	s15, s13, s12
 80130f2:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80130f6:	2300      	movs	r3, #0
 80130f8:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 80130fc:	f7fe b9a0 	b.w	8011440 <iNemoEngine_API_Update+0x2538>
 8013100:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8013104:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801310c:	d5cf      	bpl.n	80130ae <iNemoEngine_API_Update+0x41a6>
 801310e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8013112:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8013116:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 8012f04 <iNemoEngine_API_Update+0x3ffc>
 801311a:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8012f08 <iNemoEngine_API_Update+0x4000>
 801311e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013122:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8012f0c <iNemoEngine_API_Update+0x4004>
 8013126:	eeb4 7ac6 	vcmpe.f32	s14, s12
 801312a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801312e:	dbcf      	blt.n	80130d0 <iNemoEngine_API_Update+0x41c8>
 8013130:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8012f10 <iNemoEngine_API_Update+0x4008>
 8013134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801313c:	d5cf      	bpl.n	80130de <iNemoEngine_API_Update+0x41d6>
 801313e:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8013142:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8013146:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801314a:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801314e:	eee6 7a86 	vfma.f32	s15, s13, s12
 8013152:	e7ce      	b.n	80130f2 <iNemoEngine_API_Update+0x41ea>
 8013154:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 8012f14 <iNemoEngine_API_Update+0x400c>
 8013158:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8012f18 <iNemoEngine_API_Update+0x4010>
 801315c:	ac4d      	add	r4, sp, #308	@ 0x134
 801315e:	f04f 31ff 	mov.w	r1, #4294967295
 8013162:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 8013166:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 801316a:	3101      	adds	r1, #1
 801316c:	eeb0 7a67 	vmov.f32	s14, s15
 8013170:	461a      	mov	r2, r3
 8013172:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 8013176:	320c      	adds	r2, #12
 8013178:	4290      	cmp	r0, r2
 801317a:	ee37 7a06 	vadd.f32	s14, s14, s12
 801317e:	d1f8      	bne.n	8013172 <iNemoEngine_API_Update+0x426a>
 8013180:	ee27 7a04 	vmul.f32	s14, s14, s8
 8013184:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013188:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801318c:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8013190:	330c      	adds	r3, #12
 8013192:	ee36 6a47 	vsub.f32	s12, s12, s14
 8013196:	4298      	cmp	r0, r3
 8013198:	eee6 7a06 	vfma.f32	s15, s12, s12
 801319c:	d1f6      	bne.n	801318c <iNemoEngine_API_Update+0x4284>
 801319e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80131a2:	2902      	cmp	r1, #2
 80131a4:	f100 0004 	add.w	r0, r0, #4
 80131a8:	ece4 7a01 	vstmia	r4!, {s15}
 80131ac:	d1d9      	bne.n	8013162 <iNemoEngine_API_Update+0x425a>
 80131ae:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 80131b2:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 80131b6:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 80131ba:	eef1 3ac6 	vsqrt.f32	s7, s12
 80131be:	eeb1 4ae7 	vsqrt.f32	s8, s15
 80131c2:	eef1 5ac7 	vsqrt.f32	s11, s14
 80131c6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80131ca:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 80131ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80131d2:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 80131d6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80131da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131de:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 80131e2:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 80131e6:	f57e a98e 	bpl.w	8011506 <iNemoEngine_API_Update+0x25fe>
 80131ea:	2300      	movs	r3, #0
 80131ec:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 80131f0:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 80131f4:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 80131f8:	707b      	strb	r3, [r7, #1]
 80131fa:	9b03      	ldr	r3, [sp, #12]
 80131fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80131fe:	f7fd bf6d 	b.w	80110dc <iNemoEngine_API_Update+0x21d4>
 8013202:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8013206:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801320a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801320e:	f57f af77 	bpl.w	8013100 <iNemoEngine_API_Update+0x41f8>
 8013212:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013216:	ee36 6ac6 	vsub.f32	s12, s13, s12
 801321a:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8012f1c <iNemoEngine_API_Update+0x4014>
 801321e:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8012f20 <iNemoEngine_API_Update+0x4018>
 8013222:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013226:	e73b      	b.n	80130a0 <iNemoEngine_API_Update+0x4198>
 8013228:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 801322c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8013230:	e761      	b.n	80130f6 <iNemoEngine_API_Update+0x41ee>
 8013232:	eef0 7a65 	vmov.f32	s15, s11
 8013236:	f7fd b90c 	b.w	8010452 <iNemoEngine_API_Update+0x154a>
 801323a:	eef0 7a65 	vmov.f32	s15, s11
 801323e:	e6d1      	b.n	8012fe4 <iNemoEngine_API_Update+0x40dc>
 8013240:	eef0 7a65 	vmov.f32	s15, s11
 8013244:	e6ae      	b.n	8012fa4 <iNemoEngine_API_Update+0x409c>
 8013246:	eef0 7a65 	vmov.f32	s15, s11
 801324a:	f7fe bbc5 	b.w	80119d8 <iNemoEngine_API_Update+0x2ad0>
 801324e:	eef0 7a65 	vmov.f32	s15, s11
 8013252:	e687      	b.n	8012f64 <iNemoEngine_API_Update+0x405c>
 8013254:	eef0 7a65 	vmov.f32	s15, s11
 8013258:	f7fe bb9e 	b.w	8011998 <iNemoEngine_API_Update+0x2a90>
 801325c:	eef0 7a65 	vmov.f32	s15, s11
 8013260:	f7fe bb7a 	b.w	8011958 <iNemoEngine_API_Update+0x2a50>
 8013264:	eef0 7a65 	vmov.f32	s15, s11
 8013268:	f7fe bb56 	b.w	8011918 <iNemoEngine_API_Update+0x2a10>
 801326c:	eef0 7a65 	vmov.f32	s15, s11
 8013270:	f7fd b8cf 	b.w	8010412 <iNemoEngine_API_Update+0x150a>
 8013274:	eef0 7a65 	vmov.f32	s15, s11
 8013278:	e59b      	b.n	8012db2 <iNemoEngine_API_Update+0x3eaa>
 801327a:	eef0 7a65 	vmov.f32	s15, s11
 801327e:	e5b8      	b.n	8012df2 <iNemoEngine_API_Update+0x3eea>
 8013280:	eef0 7a65 	vmov.f32	s15, s11
 8013284:	f7fd b905 	b.w	8010492 <iNemoEngine_API_Update+0x158a>
 8013288:	eef0 aa69 	vmov.f32	s21, s19
 801328c:	eeb0 ba69 	vmov.f32	s22, s19
 8013290:	f7fc b9ad 	b.w	800f5ee <iNemoEngine_API_Update+0x6e6>
 8013294:	2a00      	cmp	r2, #0
 8013296:	f73e a94d 	bgt.w	8011534 <iNemoEngine_API_Update+0x262c>
 801329a:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 801329e:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 80132a2:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 80132a6:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 80132aa:	ee25 5a25 	vmul.f32	s10, s10, s11
 80132ae:	ee26 6a25 	vmul.f32	s12, s12, s11
 80132b2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80132b6:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 80132ba:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 80132be:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 80132c2:	f7fd bbfa 	b.w	8010aba <iNemoEngine_API_Update+0x1bb2>
 80132c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80132c8:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 80132cc:	2a01      	cmp	r2, #1
 80132ce:	d002      	beq.n	80132d6 <iNemoEngine_API_Update+0x43ce>
 80132d0:	2301      	movs	r3, #1
 80132d2:	f7fe b84a 	b.w	801136a <iNemoEngine_API_Update+0x2462>
 80132d6:	2b0a      	cmp	r3, #10
 80132d8:	d01b      	beq.n	8013312 <iNemoEngine_API_Update+0x440a>
 80132da:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8013498 <iNemoEngine_API_Update+0x4590>
 80132de:	3301      	adds	r3, #1
 80132e0:	eef4 9ae7 	vcmpe.f32	s19, s15
 80132e4:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 80132e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132ec:	f04f 0300 	mov.w	r3, #0
 80132f0:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80132f4:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80132f8:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80132fc:	da32      	bge.n	8013364 <iNemoEngine_API_Update+0x445c>
 80132fe:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8013302:	2b31      	cmp	r3, #49	@ 0x31
 8013304:	f63e a942 	bhi.w	801158c <iNemoEngine_API_Update+0x2684>
 8013308:	3301      	adds	r3, #1
 801330a:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 801330e:	f7fe b93d 	b.w	801158c <iNemoEngine_API_Update+0x2684>
 8013312:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8013316:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 801331a:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 801331e:	3301      	adds	r3, #1
 8013320:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8013324:	787b      	ldrb	r3, [r7, #1]
 8013326:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 801332a:	f240 1201 	movw	r2, #257	@ 0x101
 801332e:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8013332:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8013336:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 801333a:	b13b      	cbz	r3, 801334c <iNemoEngine_API_Update+0x4444>
 801333c:	2300      	movs	r3, #0
 801333e:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 8013342:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 8013346:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 801334a:	707b      	strb	r3, [r7, #1]
 801334c:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8013498 <iNemoEngine_API_Update+0x4590>
 8013350:	eef4 9ae7 	vcmpe.f32	s19, s15
 8013354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013358:	db08      	blt.n	801336c <iNemoEngine_API_Update+0x4464>
 801335a:	2300      	movs	r3, #0
 801335c:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8013360:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8013364:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013368:	f7fe b910 	b.w	801158c <iNemoEngine_API_Update+0x2684>
 801336c:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8013370:	2b31      	cmp	r3, #49	@ 0x31
 8013372:	f63e a90b 	bhi.w	801158c <iNemoEngine_API_Update+0x2684>
 8013376:	3301      	adds	r3, #1
 8013378:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 801337c:	2300      	movs	r3, #0
 801337e:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8013382:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8013386:	f7fe b901 	b.w	801158c <iNemoEngine_API_Update+0x2684>
 801338a:	eef0 7a65 	vmov.f32	s15, s11
 801338e:	e649      	b.n	8013024 <iNemoEngine_API_Update+0x411c>
 8013390:	eef0 7a65 	vmov.f32	s15, s11
 8013394:	e4cd      	b.n	8012d32 <iNemoEngine_API_Update+0x3e2a>
 8013396:	eef0 7a65 	vmov.f32	s15, s11
 801339a:	f7fd b81a 	b.w	80103d2 <iNemoEngine_API_Update+0x14ca>
 801339e:	eef0 7a65 	vmov.f32	s15, s11
 80133a2:	e4e6      	b.n	8012d72 <iNemoEngine_API_Update+0x3e6a>
 80133a4:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 80133a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80133aa:	f7fc b8ba 	b.w	800f522 <iNemoEngine_API_Update+0x61a>
 80133ae:	eef0 7a65 	vmov.f32	s15, s11
 80133b2:	f7fd b88d 	b.w	80104d0 <iNemoEngine_API_Update+0x15c8>
 80133b6:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 80133ba:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 80133be:	2b27      	cmp	r3, #39	@ 0x27
 80133c0:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 80133c4:	f103 0301 	add.w	r3, r3, #1
 80133c8:	bf98      	it	ls
 80133ca:	eef0 fa64 	vmovls.f32	s31, s9
 80133ce:	bf98      	it	ls
 80133d0:	eeb0 fa45 	vmovls.f32	s30, s10
 80133d4:	bf98      	it	ls
 80133d6:	eef0 7a66 	vmovls.f32	s15, s13
 80133da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80133de:	f04f 0201 	mov.w	r2, #1
 80133e2:	bf14      	ite	ne
 80133e4:	b29b      	uxthne	r3, r3
 80133e6:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 80133ea:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 80133ee:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 80133f2:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 80133f6:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 80133fa:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 80133fe:	e6fc      	b.n	80131fa <iNemoEngine_API_Update+0x42f2>
 8013400:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8013404:	f7fe bdce 	b.w	8011fa4 <iNemoEngine_API_Update+0x309c>
 8013408:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 801340c:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8013410:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8013414:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8013418:	f7fe b812 	b.w	8011440 <iNemoEngine_API_Update+0x2538>
 801341c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013420:	f7ff ba35 	b.w	801288e <iNemoEngine_API_Update+0x3986>
 8013424:	eef0 7a65 	vmov.f32	s15, s11
 8013428:	f7fe ba56 	b.w	80118d8 <iNemoEngine_API_Update+0x29d0>
 801342c:	eef0 5a47 	vmov.f32	s11, s14
 8013430:	eeb0 6a67 	vmov.f32	s12, s15
 8013434:	eeb0 7a66 	vmov.f32	s14, s13
 8013438:	4619      	mov	r1, r3
 801343a:	465c      	mov	r4, fp
 801343c:	46b1      	mov	r9, r6
 801343e:	edd0 7a00 	vldr	s15, [r0]
 8013442:	eef0 6a65 	vmov.f32	s13, s11
 8013446:	ea4f 038c 	mov.w	r3, ip, lsl #2
 801344a:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 801344e:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8013452:	f7ff bb20 	b.w	8012a96 <iNemoEngine_API_Update+0x3b8e>
 8013456:	2306      	movs	r3, #6
 8013458:	2608      	movs	r6, #8
 801345a:	2204      	movs	r2, #4
 801345c:	2402      	movs	r4, #2
 801345e:	9306      	str	r3, [sp, #24]
 8013460:	f04f 0e07 	mov.w	lr, #7
 8013464:	2105      	movs	r1, #5
 8013466:	4630      	mov	r0, r6
 8013468:	4691      	mov	r9, r2
 801346a:	2300      	movs	r3, #0
 801346c:	f04f 0c01 	mov.w	ip, #1
 8013470:	9404      	str	r4, [sp, #16]
 8013472:	f7ff baa8 	b.w	80129c6 <iNemoEngine_API_Update+0x3abe>
 8013476:	2104      	movs	r1, #4
 8013478:	2301      	movs	r3, #1
 801347a:	2203      	movs	r2, #3
 801347c:	2607      	movs	r6, #7
 801347e:	f04f 0e06 	mov.w	lr, #6
 8013482:	4608      	mov	r0, r1
 8013484:	f04f 0c00 	mov.w	ip, #0
 8013488:	9304      	str	r3, [sp, #16]
 801348a:	f7ff ba8d 	b.w	80129a8 <iNemoEngine_API_Update+0x3aa0>
 801348e:	eddf 9a03 	vldr	s19, [pc, #12]	@ 801349c <iNemoEngine_API_Update+0x4594>
 8013492:	f7fb be94 	b.w	800f1be <iNemoEngine_API_Update+0x2b6>
 8013496:	bf00      	nop
 8013498:	42480000 	.word	0x42480000
 801349c:	00000000 	.word	0x00000000

080134a0 <MotionFX_GetStateSize>:
 80134a0:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 80134a4:	4770      	bx	lr
 80134a6:	bf00      	nop

080134a8 <MotionFX_initialize>:
 80134a8:	4a4b      	ldr	r2, [pc, #300]	@ (80135d8 <MotionFX_initialize+0x130>)
 80134aa:	6813      	ldr	r3, [r2, #0]
 80134ac:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 80134b0:	f023 0301 	bic.w	r3, r3, #1
 80134b4:	b530      	push	{r4, r5, lr}
 80134b6:	6013      	str	r3, [r2, #0]
 80134b8:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 80134bc:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 80134c0:	400b      	ands	r3, r1
 80134c2:	f24c 2240 	movw	r2, #49728	@ 0xc240
 80134c6:	4293      	cmp	r3, r2
 80134c8:	b085      	sub	sp, #20
 80134ca:	4604      	mov	r4, r0
 80134cc:	d013      	beq.n	80134f6 <MotionFX_initialize+0x4e>
 80134ce:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 80134d2:	f24c 2270 	movw	r2, #49776	@ 0xc270
 80134d6:	400b      	ands	r3, r1
 80134d8:	4293      	cmp	r3, r2
 80134da:	d00c      	beq.n	80134f6 <MotionFX_initialize+0x4e>
 80134dc:	4a3f      	ldr	r2, [pc, #252]	@ (80135dc <MotionFX_initialize+0x134>)
 80134de:	2301      	movs	r3, #1
 80134e0:	6093      	str	r3, [r2, #8]
 80134e2:	6893      	ldr	r3, [r2, #8]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d1fc      	bne.n	80134e2 <MotionFX_initialize+0x3a>
 80134e8:	4b3d      	ldr	r3, [pc, #244]	@ (80135e0 <MotionFX_initialize+0x138>)
 80134ea:	6013      	str	r3, [r2, #0]
 80134ec:	6812      	ldr	r2, [r2, #0]
 80134ee:	4b3d      	ldr	r3, [pc, #244]	@ (80135e4 <MotionFX_initialize+0x13c>)
 80134f0:	429a      	cmp	r2, r3
 80134f2:	d02c      	beq.n	801354e <MotionFX_initialize+0xa6>
 80134f4:	e7fe      	b.n	80134f4 <MotionFX_initialize+0x4c>
 80134f6:	4b3c      	ldr	r3, [pc, #240]	@ (80135e8 <MotionFX_initialize+0x140>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d1ee      	bne.n	80134dc <MotionFX_initialize+0x34>
 80134fe:	4a3b      	ldr	r2, [pc, #236]	@ (80135ec <MotionFX_initialize+0x144>)
 8013500:	6813      	ldr	r3, [r2, #0]
 8013502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013506:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 801350a:	d054      	beq.n	80135b6 <MotionFX_initialize+0x10e>
 801350c:	6813      	ldr	r3, [r2, #0]
 801350e:	f240 4183 	movw	r1, #1155	@ 0x483
 8013512:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013516:	428b      	cmp	r3, r1
 8013518:	d04d      	beq.n	80135b6 <MotionFX_initialize+0x10e>
 801351a:	6813      	ldr	r3, [r2, #0]
 801351c:	f240 4285 	movw	r2, #1157	@ 0x485
 8013520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013524:	4293      	cmp	r3, r2
 8013526:	d046      	beq.n	80135b6 <MotionFX_initialize+0x10e>
 8013528:	4b31      	ldr	r3, [pc, #196]	@ (80135f0 <MotionFX_initialize+0x148>)
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013530:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8013534:	d1d2      	bne.n	80134dc <MotionFX_initialize+0x34>
 8013536:	4a2f      	ldr	r2, [pc, #188]	@ (80135f4 <MotionFX_initialize+0x14c>)
 8013538:	2301      	movs	r3, #1
 801353a:	6093      	str	r3, [r2, #8]
 801353c:	6893      	ldr	r3, [r2, #8]
 801353e:	2b00      	cmp	r3, #0
 8013540:	d1fc      	bne.n	801353c <MotionFX_initialize+0x94>
 8013542:	4b27      	ldr	r3, [pc, #156]	@ (80135e0 <MotionFX_initialize+0x138>)
 8013544:	6013      	str	r3, [r2, #0]
 8013546:	6812      	ldr	r2, [r2, #0]
 8013548:	4b26      	ldr	r3, [pc, #152]	@ (80135e4 <MotionFX_initialize+0x13c>)
 801354a:	429a      	cmp	r2, r3
 801354c:	d1d2      	bne.n	80134f4 <MotionFX_initialize+0x4c>
 801354e:	4b2a      	ldr	r3, [pc, #168]	@ (80135f8 <MotionFX_initialize+0x150>)
 8013550:	4a2a      	ldr	r2, [pc, #168]	@ (80135fc <MotionFX_initialize+0x154>)
 8013552:	9303      	str	r3, [sp, #12]
 8013554:	2501      	movs	r5, #1
 8013556:	4620      	mov	r0, r4
 8013558:	e9cd 3301 	strd	r3, r3, [sp, #4]
 801355c:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 8013560:	f7fb f9e8 	bl	800e934 <MFX_emptyAttitude>
 8013564:	a901      	add	r1, sp, #4
 8013566:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 801356a:	f7f9 ff45 	bl	800d3f8 <updateOrientation>
 801356e:	a903      	add	r1, sp, #12
 8013570:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013574:	f7f9 ff40 	bl	800d3f8 <updateOrientation>
 8013578:	a902      	add	r1, sp, #8
 801357a:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801357e:	f7f9 ff3b 	bl	800d3f8 <updateOrientation>
 8013582:	4b1f      	ldr	r3, [pc, #124]	@ (8013600 <MotionFX_initialize+0x158>)
 8013584:	491f      	ldr	r1, [pc, #124]	@ (8013604 <MotionFX_initialize+0x15c>)
 8013586:	61a3      	str	r3, [r4, #24]
 8013588:	4b1f      	ldr	r3, [pc, #124]	@ (8013608 <MotionFX_initialize+0x160>)
 801358a:	4a20      	ldr	r2, [pc, #128]	@ (801360c <MotionFX_initialize+0x164>)
 801358c:	62a1      	str	r1, [r4, #40]	@ 0x28
 801358e:	6223      	str	r3, [r4, #32]
 8013590:	491f      	ldr	r1, [pc, #124]	@ (8013610 <MotionFX_initialize+0x168>)
 8013592:	61e2      	str	r2, [r4, #28]
 8013594:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013598:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 801359c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80135a0:	8723      	strh	r3, [r4, #56]	@ 0x38
 80135a2:	f240 1301 	movw	r3, #257	@ 0x101
 80135a6:	62e0      	str	r0, [r4, #44]	@ 0x2c
 80135a8:	6361      	str	r1, [r4, #52]	@ 0x34
 80135aa:	80a2      	strh	r2, [r4, #4]
 80135ac:	f8a4 300d 	strh.w	r3, [r4, #13]
 80135b0:	73e5      	strb	r5, [r4, #15]
 80135b2:	b005      	add	sp, #20
 80135b4:	bd30      	pop	{r4, r5, pc}
 80135b6:	4a17      	ldr	r2, [pc, #92]	@ (8013614 <MotionFX_initialize+0x16c>)
 80135b8:	2301      	movs	r3, #1
 80135ba:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80135be:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d1fb      	bne.n	80135be <MotionFX_initialize+0x116>
 80135c6:	4b06      	ldr	r3, [pc, #24]	@ (80135e0 <MotionFX_initialize+0x138>)
 80135c8:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80135cc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80135d0:	4b04      	ldr	r3, [pc, #16]	@ (80135e4 <MotionFX_initialize+0x13c>)
 80135d2:	429a      	cmp	r2, r3
 80135d4:	d0bb      	beq.n	801354e <MotionFX_initialize+0xa6>
 80135d6:	e78d      	b.n	80134f4 <MotionFX_initialize+0x4c>
 80135d8:	e0002000 	.word	0xe0002000
 80135dc:	40023000 	.word	0x40023000
 80135e0:	f407a5c2 	.word	0xf407a5c2
 80135e4:	b5e8b5cd 	.word	0xb5e8b5cd
 80135e8:	e0042000 	.word	0xe0042000
 80135ec:	5c001000 	.word	0x5c001000
 80135f0:	50081000 	.word	0x50081000
 80135f4:	4c004000 	.word	0x4c004000
 80135f8:	00756e65 	.word	0x00756e65
 80135fc:	200001a8 	.word	0x200001a8
 8013600:	3a51b717 	.word	0x3a51b717
 8013604:	3f666666 	.word	0x3f666666
 8013608:	3b378034 	.word	0x3b378034
 801360c:	3a378034 	.word	0x3a378034
 8013610:	3f2ac083 	.word	0x3f2ac083
 8013614:	58024000 	.word	0x58024000

08013618 <MotionFX_setKnobs>:
 8013618:	4b24      	ldr	r3, [pc, #144]	@ (80136ac <MotionFX_setKnobs+0x94>)
 801361a:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 801361e:	b902      	cbnz	r2, 8013622 <MotionFX_setKnobs+0xa>
 8013620:	4770      	bx	lr
 8013622:	460b      	mov	r3, r1
 8013624:	2900      	cmp	r1, #0
 8013626:	d0fb      	beq.n	8013620 <MotionFX_setKnobs+0x8>
 8013628:	b510      	push	{r4, lr}
 801362a:	4604      	mov	r4, r0
 801362c:	689a      	ldr	r2, [r3, #8]
 801362e:	6808      	ldr	r0, [r1, #0]
 8013630:	6849      	ldr	r1, [r1, #4]
 8013632:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8013634:	62a0      	str	r0, [r4, #40]	@ 0x28
 8013636:	6362      	str	r2, [r4, #52]	@ 0x34
 8013638:	7b1a      	ldrb	r2, [r3, #12]
 801363a:	7162      	strb	r2, [r4, #5]
 801363c:	6918      	ldr	r0, [r3, #16]
 801363e:	6959      	ldr	r1, [r3, #20]
 8013640:	699a      	ldr	r2, [r3, #24]
 8013642:	6222      	str	r2, [r4, #32]
 8013644:	61a0      	str	r0, [r4, #24]
 8013646:	61e1      	str	r1, [r4, #28]
 8013648:	7f1a      	ldrb	r2, [r3, #28]
 801364a:	7122      	strb	r2, [r4, #4]
 801364c:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8013650:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 8013654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013656:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 801365a:	b084      	sub	sp, #16
 801365c:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 8013660:	7fda      	ldrb	r2, [r3, #31]
 8013662:	f88d 2006 	strb.w	r2, [sp, #6]
 8013666:	f8ad 1004 	strh.w	r1, [sp, #4]
 801366a:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 801366e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8013672:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8013676:	f88d 200a 	strb.w	r2, [sp, #10]
 801367a:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 801367e:	f8ad 200c 	strh.w	r2, [sp, #12]
 8013682:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8013686:	f88d 300e 	strb.w	r3, [sp, #14]
 801368a:	a901      	add	r1, sp, #4
 801368c:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013690:	f7f9 feb2 	bl	800d3f8 <updateOrientation>
 8013694:	a903      	add	r1, sp, #12
 8013696:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801369a:	f7f9 fead 	bl	800d3f8 <updateOrientation>
 801369e:	a902      	add	r1, sp, #8
 80136a0:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80136a4:	f7f9 fea8 	bl	800d3f8 <updateOrientation>
 80136a8:	b004      	add	sp, #16
 80136aa:	bd10      	pop	{r4, pc}
 80136ac:	200001a8 	.word	0x200001a8

080136b0 <MotionFX_getKnobs>:
 80136b0:	4b1d      	ldr	r3, [pc, #116]	@ (8013728 <MotionFX_getKnobs+0x78>)
 80136b2:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80136b6:	b903      	cbnz	r3, 80136ba <MotionFX_getKnobs+0xa>
 80136b8:	4770      	bx	lr
 80136ba:	460a      	mov	r2, r1
 80136bc:	2900      	cmp	r1, #0
 80136be:	d0fb      	beq.n	80136b8 <MotionFX_getKnobs+0x8>
 80136c0:	b510      	push	{r4, lr}
 80136c2:	4604      	mov	r4, r0
 80136c4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80136c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80136c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80136ca:	6093      	str	r3, [r2, #8]
 80136cc:	6010      	str	r0, [r2, #0]
 80136ce:	6051      	str	r1, [r2, #4]
 80136d0:	7963      	ldrb	r3, [r4, #5]
 80136d2:	7313      	strb	r3, [r2, #12]
 80136d4:	69a0      	ldr	r0, [r4, #24]
 80136d6:	69e1      	ldr	r1, [r4, #28]
 80136d8:	6a23      	ldr	r3, [r4, #32]
 80136da:	6193      	str	r3, [r2, #24]
 80136dc:	6110      	str	r0, [r2, #16]
 80136de:	6151      	str	r1, [r2, #20]
 80136e0:	7923      	ldrb	r3, [r4, #4]
 80136e2:	7713      	strb	r3, [r2, #28]
 80136e4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80136e8:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 80136ec:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 80136f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80136f2:	f102 011d 	add.w	r1, r2, #29
 80136f6:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 80136fa:	f7f9 fd11 	bl	800d120 <findAxis>
 80136fe:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 8013702:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8013706:	f7f9 fd0b 	bl	800d120 <findAxis>
 801370a:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 801370e:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013712:	f7f9 fd05 	bl	800d120 <findAxis>
 8013716:	2300      	movs	r3, #0
 8013718:	f882 3020 	strb.w	r3, [r2, #32]
 801371c:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 8013720:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 8013724:	bd10      	pop	{r4, pc}
 8013726:	bf00      	nop
 8013728:	200001a8 	.word	0x200001a8

0801372c <MotionFX_enable_6X>:
 801372c:	4b0e      	ldr	r3, [pc, #56]	@ (8013768 <MotionFX_enable_6X+0x3c>)
 801372e:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 8013732:	b903      	cbnz	r3, 8013736 <MotionFX_enable_6X+0xa>
 8013734:	4770      	bx	lr
 8013736:	2900      	cmp	r1, #0
 8013738:	d0fc      	beq.n	8013734 <MotionFX_enable_6X+0x8>
 801373a:	b530      	push	{r4, r5, lr}
 801373c:	1d05      	adds	r5, r0, #4
 801373e:	b099      	sub	sp, #100	@ 0x64
 8013740:	4604      	mov	r4, r0
 8013742:	4629      	mov	r1, r5
 8013744:	225c      	movs	r2, #92	@ 0x5c
 8013746:	a801      	add	r0, sp, #4
 8013748:	f000 f96e 	bl	8013a28 <memcpy>
 801374c:	4620      	mov	r0, r4
 801374e:	f7fb f8f1 	bl	800e934 <MFX_emptyAttitude>
 8013752:	225c      	movs	r2, #92	@ 0x5c
 8013754:	a901      	add	r1, sp, #4
 8013756:	4628      	mov	r0, r5
 8013758:	f000 f966 	bl	8013a28 <memcpy>
 801375c:	2300      	movs	r3, #0
 801375e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8013762:	7363      	strb	r3, [r4, #13]
 8013764:	b019      	add	sp, #100	@ 0x64
 8013766:	bd30      	pop	{r4, r5, pc}
 8013768:	200001a8 	.word	0x200001a8

0801376c <MotionFX_enable_9X>:
 801376c:	4b0e      	ldr	r3, [pc, #56]	@ (80137a8 <MotionFX_enable_9X+0x3c>)
 801376e:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 8013772:	b903      	cbnz	r3, 8013776 <MotionFX_enable_9X+0xa>
 8013774:	4770      	bx	lr
 8013776:	2900      	cmp	r1, #0
 8013778:	d0fc      	beq.n	8013774 <MotionFX_enable_9X+0x8>
 801377a:	b530      	push	{r4, r5, lr}
 801377c:	1d05      	adds	r5, r0, #4
 801377e:	b099      	sub	sp, #100	@ 0x64
 8013780:	4604      	mov	r4, r0
 8013782:	4629      	mov	r1, r5
 8013784:	225c      	movs	r2, #92	@ 0x5c
 8013786:	a801      	add	r0, sp, #4
 8013788:	f000 f94e 	bl	8013a28 <memcpy>
 801378c:	4620      	mov	r0, r4
 801378e:	f7fb f8d1 	bl	800e934 <MFX_emptyAttitude>
 8013792:	225c      	movs	r2, #92	@ 0x5c
 8013794:	a901      	add	r1, sp, #4
 8013796:	4628      	mov	r0, r5
 8013798:	f000 f946 	bl	8013a28 <memcpy>
 801379c:	2301      	movs	r3, #1
 801379e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 80137a2:	7363      	strb	r3, [r4, #13]
 80137a4:	b019      	add	sp, #100	@ 0x64
 80137a6:	bd30      	pop	{r4, r5, pc}
 80137a8:	200001a8 	.word	0x200001a8

080137ac <MotionFX_update>:
 80137ac:	b430      	push	{r4, r5}
 80137ae:	4c06      	ldr	r4, [pc, #24]	@ (80137c8 <MotionFX_update+0x1c>)
 80137b0:	9d02      	ldr	r5, [sp, #8]
 80137b2:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 80137b6:	b90c      	cbnz	r4, 80137bc <MotionFX_update+0x10>
 80137b8:	bc30      	pop	{r4, r5}
 80137ba:	4770      	bx	lr
 80137bc:	ed93 0a00 	vldr	s0, [r3]
 80137c0:	462b      	mov	r3, r5
 80137c2:	bc30      	pop	{r4, r5}
 80137c4:	f7fb bba0 	b.w	800ef08 <iNemoEngine_API_Update>
 80137c8:	200001a8 	.word	0x200001a8

080137cc <MotionFX_propagate>:
 80137cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80137ce:	ed2d 8b06 	vpush	{d8-d10}
 80137d2:	4c79      	ldr	r4, [pc, #484]	@ (80139b8 <MotionFX_propagate+0x1ec>)
 80137d4:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 80137d8:	b09d      	sub	sp, #116	@ 0x74
 80137da:	b91e      	cbnz	r6, 80137e4 <MotionFX_propagate+0x18>
 80137dc:	b01d      	add	sp, #116	@ 0x74
 80137de:	ecbd 8b06 	vpop	{d8-d10}
 80137e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137e4:	4694      	mov	ip, r2
 80137e6:	4604      	mov	r4, r0
 80137e8:	460d      	mov	r5, r1
 80137ea:	68d0      	ldr	r0, [r2, #12]
 80137ec:	6911      	ldr	r1, [r2, #16]
 80137ee:	6952      	ldr	r2, [r2, #20]
 80137f0:	ed93 0a00 	vldr	s0, [r3]
 80137f4:	ab0f      	add	r3, sp, #60	@ 0x3c
 80137f6:	c307      	stmia	r3!, {r0, r1, r2}
 80137f8:	f8dc 0018 	ldr.w	r0, [ip, #24]
 80137fc:	f8dc 101c 	ldr.w	r1, [ip, #28]
 8013800:	f8dc 2020 	ldr.w	r2, [ip, #32]
 8013804:	c307      	stmia	r3!, {r0, r1, r2}
 8013806:	aa12      	add	r2, sp, #72	@ 0x48
 8013808:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 801380c:	a802      	add	r0, sp, #8
 801380e:	f7f9 fc25 	bl	800d05c <rotVect>
 8013812:	7923      	ldrb	r3, [r4, #4]
 8013814:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 8013818:	2b00      	cmp	r3, #0
 801381a:	f000 80bf 	beq.w	801399c <MotionFX_propagate+0x1d0>
 801381e:	ee07 3a90 	vmov	s15, r3
 8013822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013826:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801382a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801382e:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 8013832:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 8013836:	edd3 7a00 	vldr	s15, [r3]
 801383a:	eddd 5a02 	vldr	s11, [sp, #8]
 801383e:	ed9d 5a03 	vldr	s10, [sp, #12]
 8013842:	ed9d 6a04 	vldr	s12, [sp, #16]
 8013846:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 80139bc <MotionFX_propagate+0x1f0>
 801384a:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 80139c0 <MotionFX_propagate+0x1f4>
 801384e:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8013852:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8013856:	edc3 7a00 	vstr	s15, [r3]
 801385a:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 801385e:	edd3 7a00 	vldr	s15, [r3]
 8013862:	eee5 7a26 	vfma.f32	s15, s10, s13
 8013866:	ee20 0a04 	vmul.f32	s0, s0, s8
 801386a:	edc3 7a00 	vstr	s15, [r3]
 801386e:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 8013872:	edd3 7a00 	vldr	s15, [r3]
 8013876:	eee6 7a26 	vfma.f32	s15, s12, s13
 801387a:	edc3 7a00 	vstr	s15, [r3]
 801387e:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 8013882:	edd3 8a00 	vldr	s17, [r3]
 8013886:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 801388a:	ed93 9a00 	vldr	s18, [r3]
 801388e:	eed5 8a07 	vfnms.f32	s17, s10, s14
 8013892:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 8013896:	ee95 9a87 	vfnms.f32	s18, s11, s14
 801389a:	ee68 7aa8 	vmul.f32	s15, s17, s17
 801389e:	ed93 8a00 	vldr	s16, [r3]
 80138a2:	eee9 7a09 	vfma.f32	s15, s18, s18
 80138a6:	ee96 8a07 	vfnms.f32	s16, s12, s14
 80138aa:	eee8 7a08 	vfma.f32	s15, s16, s16
 80138ae:	eef4 7ae4 	vcmpe.f32	s15, s9
 80138b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138b6:	dd76      	ble.n	80139a6 <MotionFX_propagate+0x1da>
 80138b8:	eeb1 aae7 	vsqrt.f32	s20, s15
 80138bc:	ee6a 9a00 	vmul.f32	s19, s20, s0
 80138c0:	eeb0 0a69 	vmov.f32	s0, s19
 80138c4:	f000 f966 	bl	8013b94 <sinf>
 80138c8:	eeb0 7a40 	vmov.f32	s14, s0
 80138cc:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 80138d0:	eeb0 0a69 	vmov.f32	s0, s19
 80138d4:	ee29 9a27 	vmul.f32	s18, s18, s15
 80138d8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80138dc:	ee28 8a27 	vmul.f32	s16, s16, s15
 80138e0:	f000 f90c 	bl	8013afc <cosf>
 80138e4:	a805      	add	r0, sp, #20
 80138e6:	4632      	mov	r2, r6
 80138e8:	4631      	mov	r1, r6
 80138ea:	ed8d 0a08 	vstr	s0, [sp, #32]
 80138ee:	ed8d 9a05 	vstr	s18, [sp, #20]
 80138f2:	edcd 8a06 	vstr	s17, [sp, #24]
 80138f6:	ed8d 8a07 	vstr	s16, [sp, #28]
 80138fa:	f7f9 fe01 	bl	800d500 <qmult>
 80138fe:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 8013902:	ed9c 7a00 	vldr	s14, [ip]
 8013906:	ed96 6a00 	vldr	s12, [r6]
 801390a:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 801390e:	edde 6a00 	vldr	s13, [lr]
 8013912:	ee67 7a07 	vmul.f32	s15, s14, s14
 8013916:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 801391a:	eee6 7aa6 	vfma.f32	s15, s13, s13
 801391e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8013920:	4639      	mov	r1, r7
 8013922:	edd3 5a00 	vldr	s11, [r3]
 8013926:	eee6 7a06 	vfma.f32	s15, s12, s12
 801392a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 801392e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8013932:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8013936:	eec4 7a85 	vdiv.f32	s15, s9, s10
 801393a:	ee27 4a86 	vmul.f32	s8, s15, s12
 801393e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8013942:	ee27 5a27 	vmul.f32	s10, s14, s15
 8013946:	ee67 5aa5 	vmul.f32	s11, s15, s11
 801394a:	ed86 4a00 	vstr	s8, [r6]
 801394e:	edce 4a00 	vstr	s9, [lr]
 8013952:	ed8c 5a00 	vstr	s10, [ip]
 8013956:	edc3 5a00 	vstr	s11, [r3]
 801395a:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 801395e:	3301      	adds	r3, #1
 8013960:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 8013964:	f7f9 fb7a 	bl	800d05c <rotVect>
 8013968:	ed85 4a03 	vstr	s8, [r5, #12]
 801396c:	edc5 4a04 	vstr	s9, [r5, #16]
 8013970:	ed85 5a05 	vstr	s10, [r5, #20]
 8013974:	edc5 5a06 	vstr	s11, [r5, #24]
 8013978:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 801397c:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 8013980:	e9cd 3200 	strd	r3, r2, [sp]
 8013984:	4601      	mov	r1, r0
 8013986:	f105 031c 	add.w	r3, r5, #28
 801398a:	462a      	mov	r2, r5
 801398c:	f105 000c 	add.w	r0, r5, #12
 8013990:	f7fa ff02 	bl	800e798 <output_update>
 8013994:	b01d      	add	sp, #116	@ 0x74
 8013996:	ecbd 8b06 	vpop	{d8-d10}
 801399a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801399c:	2301      	movs	r3, #1
 801399e:	7123      	strb	r3, [r4, #4]
 80139a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80139a4:	e743      	b.n	801382e <MotionFX_propagate+0x62>
 80139a6:	ee29 9a00 	vmul.f32	s18, s18, s0
 80139aa:	ee68 8a80 	vmul.f32	s17, s17, s0
 80139ae:	ee28 8a00 	vmul.f32	s16, s16, s0
 80139b2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80139b6:	e795      	b.n	80138e4 <MotionFX_propagate+0x118>
 80139b8:	200001a8 	.word	0x200001a8
 80139bc:	3c8efa35 	.word	0x3c8efa35
 80139c0:	38d1b718 	.word	0x38d1b718

080139c4 <memset>:
 80139c4:	4402      	add	r2, r0
 80139c6:	4603      	mov	r3, r0
 80139c8:	4293      	cmp	r3, r2
 80139ca:	d100      	bne.n	80139ce <memset+0xa>
 80139cc:	4770      	bx	lr
 80139ce:	f803 1b01 	strb.w	r1, [r3], #1
 80139d2:	e7f9      	b.n	80139c8 <memset+0x4>

080139d4 <__errno>:
 80139d4:	4b01      	ldr	r3, [pc, #4]	@ (80139dc <__errno+0x8>)
 80139d6:	6818      	ldr	r0, [r3, #0]
 80139d8:	4770      	bx	lr
 80139da:	bf00      	nop
 80139dc:	2000013c 	.word	0x2000013c

080139e0 <__libc_init_array>:
 80139e0:	b570      	push	{r4, r5, r6, lr}
 80139e2:	4d0d      	ldr	r5, [pc, #52]	@ (8013a18 <__libc_init_array+0x38>)
 80139e4:	4c0d      	ldr	r4, [pc, #52]	@ (8013a1c <__libc_init_array+0x3c>)
 80139e6:	1b64      	subs	r4, r4, r5
 80139e8:	10a4      	asrs	r4, r4, #2
 80139ea:	2600      	movs	r6, #0
 80139ec:	42a6      	cmp	r6, r4
 80139ee:	d109      	bne.n	8013a04 <__libc_init_array+0x24>
 80139f0:	4d0b      	ldr	r5, [pc, #44]	@ (8013a20 <__libc_init_array+0x40>)
 80139f2:	4c0c      	ldr	r4, [pc, #48]	@ (8013a24 <__libc_init_array+0x44>)
 80139f4:	f001 fd9a 	bl	801552c <_init>
 80139f8:	1b64      	subs	r4, r4, r5
 80139fa:	10a4      	asrs	r4, r4, #2
 80139fc:	2600      	movs	r6, #0
 80139fe:	42a6      	cmp	r6, r4
 8013a00:	d105      	bne.n	8013a0e <__libc_init_array+0x2e>
 8013a02:	bd70      	pop	{r4, r5, r6, pc}
 8013a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a08:	4798      	blx	r3
 8013a0a:	3601      	adds	r6, #1
 8013a0c:	e7ee      	b.n	80139ec <__libc_init_array+0xc>
 8013a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a12:	4798      	blx	r3
 8013a14:	3601      	adds	r6, #1
 8013a16:	e7f2      	b.n	80139fe <__libc_init_array+0x1e>
 8013a18:	08015aa8 	.word	0x08015aa8
 8013a1c:	08015aa8 	.word	0x08015aa8
 8013a20:	08015aa8 	.word	0x08015aa8
 8013a24:	08015aac 	.word	0x08015aac

08013a28 <memcpy>:
 8013a28:	440a      	add	r2, r1
 8013a2a:	4291      	cmp	r1, r2
 8013a2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8013a30:	d100      	bne.n	8013a34 <memcpy+0xc>
 8013a32:	4770      	bx	lr
 8013a34:	b510      	push	{r4, lr}
 8013a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a3e:	4291      	cmp	r1, r2
 8013a40:	d1f9      	bne.n	8013a36 <memcpy+0xe>
 8013a42:	bd10      	pop	{r4, pc}

08013a44 <atan2>:
 8013a44:	f000 baec 	b.w	8014020 <__ieee754_atan2>

08013a48 <sqrt>:
 8013a48:	b538      	push	{r3, r4, r5, lr}
 8013a4a:	ed2d 8b02 	vpush	{d8}
 8013a4e:	ec55 4b10 	vmov	r4, r5, d0
 8013a52:	f000 f917 	bl	8013c84 <__ieee754_sqrt>
 8013a56:	4622      	mov	r2, r4
 8013a58:	462b      	mov	r3, r5
 8013a5a:	4620      	mov	r0, r4
 8013a5c:	4629      	mov	r1, r5
 8013a5e:	eeb0 8a40 	vmov.f32	s16, s0
 8013a62:	eef0 8a60 	vmov.f32	s17, s1
 8013a66:	f7ed f805 	bl	8000a74 <__aeabi_dcmpun>
 8013a6a:	b990      	cbnz	r0, 8013a92 <sqrt+0x4a>
 8013a6c:	2200      	movs	r2, #0
 8013a6e:	2300      	movs	r3, #0
 8013a70:	4620      	mov	r0, r4
 8013a72:	4629      	mov	r1, r5
 8013a74:	f7ec ffd6 	bl	8000a24 <__aeabi_dcmplt>
 8013a78:	b158      	cbz	r0, 8013a92 <sqrt+0x4a>
 8013a7a:	f7ff ffab 	bl	80139d4 <__errno>
 8013a7e:	2321      	movs	r3, #33	@ 0x21
 8013a80:	6003      	str	r3, [r0, #0]
 8013a82:	2200      	movs	r2, #0
 8013a84:	2300      	movs	r3, #0
 8013a86:	4610      	mov	r0, r2
 8013a88:	4619      	mov	r1, r3
 8013a8a:	f7ec fe83 	bl	8000794 <__aeabi_ddiv>
 8013a8e:	ec41 0b18 	vmov	d8, r0, r1
 8013a92:	eeb0 0a48 	vmov.f32	s0, s16
 8013a96:	eef0 0a68 	vmov.f32	s1, s17
 8013a9a:	ecbd 8b02 	vpop	{d8}
 8013a9e:	bd38      	pop	{r3, r4, r5, pc}

08013aa0 <asinf>:
 8013aa0:	b508      	push	{r3, lr}
 8013aa2:	ed2d 8b02 	vpush	{d8}
 8013aa6:	eeb0 8a40 	vmov.f32	s16, s0
 8013aaa:	f000 fea1 	bl	80147f0 <__ieee754_asinf>
 8013aae:	eeb4 8a48 	vcmp.f32	s16, s16
 8013ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ab6:	eef0 8a40 	vmov.f32	s17, s0
 8013aba:	d615      	bvs.n	8013ae8 <asinf+0x48>
 8013abc:	eeb0 0a48 	vmov.f32	s0, s16
 8013ac0:	f000 f860 	bl	8013b84 <fabsf>
 8013ac4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013ac8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ad0:	dd0a      	ble.n	8013ae8 <asinf+0x48>
 8013ad2:	f7ff ff7f 	bl	80139d4 <__errno>
 8013ad6:	ecbd 8b02 	vpop	{d8}
 8013ada:	2321      	movs	r3, #33	@ 0x21
 8013adc:	6003      	str	r3, [r0, #0]
 8013ade:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013ae2:	4804      	ldr	r0, [pc, #16]	@ (8013af4 <asinf+0x54>)
 8013ae4:	f000 b8c8 	b.w	8013c78 <nanf>
 8013ae8:	eeb0 0a68 	vmov.f32	s0, s17
 8013aec:	ecbd 8b02 	vpop	{d8}
 8013af0:	bd08      	pop	{r3, pc}
 8013af2:	bf00      	nop
 8013af4:	08015610 	.word	0x08015610

08013af8 <atan2f>:
 8013af8:	f000 bf5e 	b.w	80149b8 <__ieee754_atan2f>

08013afc <cosf>:
 8013afc:	ee10 3a10 	vmov	r3, s0
 8013b00:	b507      	push	{r0, r1, r2, lr}
 8013b02:	4a1e      	ldr	r2, [pc, #120]	@ (8013b7c <cosf+0x80>)
 8013b04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013b08:	4293      	cmp	r3, r2
 8013b0a:	d806      	bhi.n	8013b1a <cosf+0x1e>
 8013b0c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8013b80 <cosf+0x84>
 8013b10:	b003      	add	sp, #12
 8013b12:	f85d eb04 	ldr.w	lr, [sp], #4
 8013b16:	f000 bceb 	b.w	80144f0 <__kernel_cosf>
 8013b1a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013b1e:	d304      	bcc.n	8013b2a <cosf+0x2e>
 8013b20:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013b24:	b003      	add	sp, #12
 8013b26:	f85d fb04 	ldr.w	pc, [sp], #4
 8013b2a:	4668      	mov	r0, sp
 8013b2c:	f000 ffe4 	bl	8014af8 <__ieee754_rem_pio2f>
 8013b30:	f000 0003 	and.w	r0, r0, #3
 8013b34:	2801      	cmp	r0, #1
 8013b36:	d009      	beq.n	8013b4c <cosf+0x50>
 8013b38:	2802      	cmp	r0, #2
 8013b3a:	d010      	beq.n	8013b5e <cosf+0x62>
 8013b3c:	b9b0      	cbnz	r0, 8013b6c <cosf+0x70>
 8013b3e:	eddd 0a01 	vldr	s1, [sp, #4]
 8013b42:	ed9d 0a00 	vldr	s0, [sp]
 8013b46:	f000 fcd3 	bl	80144f0 <__kernel_cosf>
 8013b4a:	e7eb      	b.n	8013b24 <cosf+0x28>
 8013b4c:	eddd 0a01 	vldr	s1, [sp, #4]
 8013b50:	ed9d 0a00 	vldr	s0, [sp]
 8013b54:	f000 fd24 	bl	80145a0 <__kernel_sinf>
 8013b58:	eeb1 0a40 	vneg.f32	s0, s0
 8013b5c:	e7e2      	b.n	8013b24 <cosf+0x28>
 8013b5e:	eddd 0a01 	vldr	s1, [sp, #4]
 8013b62:	ed9d 0a00 	vldr	s0, [sp]
 8013b66:	f000 fcc3 	bl	80144f0 <__kernel_cosf>
 8013b6a:	e7f5      	b.n	8013b58 <cosf+0x5c>
 8013b6c:	eddd 0a01 	vldr	s1, [sp, #4]
 8013b70:	ed9d 0a00 	vldr	s0, [sp]
 8013b74:	2001      	movs	r0, #1
 8013b76:	f000 fd13 	bl	80145a0 <__kernel_sinf>
 8013b7a:	e7d3      	b.n	8013b24 <cosf+0x28>
 8013b7c:	3f490fd8 	.word	0x3f490fd8
 8013b80:	00000000 	.word	0x00000000

08013b84 <fabsf>:
 8013b84:	ee10 3a10 	vmov	r3, s0
 8013b88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013b8c:	ee00 3a10 	vmov	s0, r3
 8013b90:	4770      	bx	lr
	...

08013b94 <sinf>:
 8013b94:	ee10 3a10 	vmov	r3, s0
 8013b98:	b507      	push	{r0, r1, r2, lr}
 8013b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8013c18 <sinf+0x84>)
 8013b9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013ba0:	4293      	cmp	r3, r2
 8013ba2:	d807      	bhi.n	8013bb4 <sinf+0x20>
 8013ba4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8013c1c <sinf+0x88>
 8013ba8:	2000      	movs	r0, #0
 8013baa:	b003      	add	sp, #12
 8013bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8013bb0:	f000 bcf6 	b.w	80145a0 <__kernel_sinf>
 8013bb4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013bb8:	d304      	bcc.n	8013bc4 <sinf+0x30>
 8013bba:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013bbe:	b003      	add	sp, #12
 8013bc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8013bc4:	4668      	mov	r0, sp
 8013bc6:	f000 ff97 	bl	8014af8 <__ieee754_rem_pio2f>
 8013bca:	f000 0003 	and.w	r0, r0, #3
 8013bce:	2801      	cmp	r0, #1
 8013bd0:	d00a      	beq.n	8013be8 <sinf+0x54>
 8013bd2:	2802      	cmp	r0, #2
 8013bd4:	d00f      	beq.n	8013bf6 <sinf+0x62>
 8013bd6:	b9c0      	cbnz	r0, 8013c0a <sinf+0x76>
 8013bd8:	eddd 0a01 	vldr	s1, [sp, #4]
 8013bdc:	ed9d 0a00 	vldr	s0, [sp]
 8013be0:	2001      	movs	r0, #1
 8013be2:	f000 fcdd 	bl	80145a0 <__kernel_sinf>
 8013be6:	e7ea      	b.n	8013bbe <sinf+0x2a>
 8013be8:	eddd 0a01 	vldr	s1, [sp, #4]
 8013bec:	ed9d 0a00 	vldr	s0, [sp]
 8013bf0:	f000 fc7e 	bl	80144f0 <__kernel_cosf>
 8013bf4:	e7e3      	b.n	8013bbe <sinf+0x2a>
 8013bf6:	eddd 0a01 	vldr	s1, [sp, #4]
 8013bfa:	ed9d 0a00 	vldr	s0, [sp]
 8013bfe:	2001      	movs	r0, #1
 8013c00:	f000 fcce 	bl	80145a0 <__kernel_sinf>
 8013c04:	eeb1 0a40 	vneg.f32	s0, s0
 8013c08:	e7d9      	b.n	8013bbe <sinf+0x2a>
 8013c0a:	eddd 0a01 	vldr	s1, [sp, #4]
 8013c0e:	ed9d 0a00 	vldr	s0, [sp]
 8013c12:	f000 fc6d 	bl	80144f0 <__kernel_cosf>
 8013c16:	e7f5      	b.n	8013c04 <sinf+0x70>
 8013c18:	3f490fd8 	.word	0x3f490fd8
 8013c1c:	00000000 	.word	0x00000000

08013c20 <tanf>:
 8013c20:	ee10 3a10 	vmov	r3, s0
 8013c24:	b507      	push	{r0, r1, r2, lr}
 8013c26:	4a12      	ldr	r2, [pc, #72]	@ (8013c70 <tanf+0x50>)
 8013c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013c2c:	4293      	cmp	r3, r2
 8013c2e:	d807      	bhi.n	8013c40 <tanf+0x20>
 8013c30:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8013c74 <tanf+0x54>
 8013c34:	2001      	movs	r0, #1
 8013c36:	b003      	add	sp, #12
 8013c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c3c:	f000 bcf8 	b.w	8014630 <__kernel_tanf>
 8013c40:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013c44:	d304      	bcc.n	8013c50 <tanf+0x30>
 8013c46:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013c4a:	b003      	add	sp, #12
 8013c4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c50:	4668      	mov	r0, sp
 8013c52:	f000 ff51 	bl	8014af8 <__ieee754_rem_pio2f>
 8013c56:	0040      	lsls	r0, r0, #1
 8013c58:	f000 0002 	and.w	r0, r0, #2
 8013c5c:	eddd 0a01 	vldr	s1, [sp, #4]
 8013c60:	ed9d 0a00 	vldr	s0, [sp]
 8013c64:	f1c0 0001 	rsb	r0, r0, #1
 8013c68:	f000 fce2 	bl	8014630 <__kernel_tanf>
 8013c6c:	e7ed      	b.n	8013c4a <tanf+0x2a>
 8013c6e:	bf00      	nop
 8013c70:	3f490fda 	.word	0x3f490fda
 8013c74:	00000000 	.word	0x00000000

08013c78 <nanf>:
 8013c78:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013c80 <nanf+0x8>
 8013c7c:	4770      	bx	lr
 8013c7e:	bf00      	nop
 8013c80:	7fc00000 	.word	0x7fc00000

08013c84 <__ieee754_sqrt>:
 8013c84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c88:	4a66      	ldr	r2, [pc, #408]	@ (8013e24 <__ieee754_sqrt+0x1a0>)
 8013c8a:	ec55 4b10 	vmov	r4, r5, d0
 8013c8e:	43aa      	bics	r2, r5
 8013c90:	462b      	mov	r3, r5
 8013c92:	4621      	mov	r1, r4
 8013c94:	d110      	bne.n	8013cb8 <__ieee754_sqrt+0x34>
 8013c96:	4622      	mov	r2, r4
 8013c98:	4620      	mov	r0, r4
 8013c9a:	4629      	mov	r1, r5
 8013c9c:	f7ec fc50 	bl	8000540 <__aeabi_dmul>
 8013ca0:	4602      	mov	r2, r0
 8013ca2:	460b      	mov	r3, r1
 8013ca4:	4620      	mov	r0, r4
 8013ca6:	4629      	mov	r1, r5
 8013ca8:	f7ec fa94 	bl	80001d4 <__adddf3>
 8013cac:	4604      	mov	r4, r0
 8013cae:	460d      	mov	r5, r1
 8013cb0:	ec45 4b10 	vmov	d0, r4, r5
 8013cb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cb8:	2d00      	cmp	r5, #0
 8013cba:	dc0e      	bgt.n	8013cda <__ieee754_sqrt+0x56>
 8013cbc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013cc0:	4322      	orrs	r2, r4
 8013cc2:	d0f5      	beq.n	8013cb0 <__ieee754_sqrt+0x2c>
 8013cc4:	b19d      	cbz	r5, 8013cee <__ieee754_sqrt+0x6a>
 8013cc6:	4622      	mov	r2, r4
 8013cc8:	4620      	mov	r0, r4
 8013cca:	4629      	mov	r1, r5
 8013ccc:	f7ec fa80 	bl	80001d0 <__aeabi_dsub>
 8013cd0:	4602      	mov	r2, r0
 8013cd2:	460b      	mov	r3, r1
 8013cd4:	f7ec fd5e 	bl	8000794 <__aeabi_ddiv>
 8013cd8:	e7e8      	b.n	8013cac <__ieee754_sqrt+0x28>
 8013cda:	152a      	asrs	r2, r5, #20
 8013cdc:	d115      	bne.n	8013d0a <__ieee754_sqrt+0x86>
 8013cde:	2000      	movs	r0, #0
 8013ce0:	e009      	b.n	8013cf6 <__ieee754_sqrt+0x72>
 8013ce2:	0acb      	lsrs	r3, r1, #11
 8013ce4:	3a15      	subs	r2, #21
 8013ce6:	0549      	lsls	r1, r1, #21
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	d0fa      	beq.n	8013ce2 <__ieee754_sqrt+0x5e>
 8013cec:	e7f7      	b.n	8013cde <__ieee754_sqrt+0x5a>
 8013cee:	462a      	mov	r2, r5
 8013cf0:	e7fa      	b.n	8013ce8 <__ieee754_sqrt+0x64>
 8013cf2:	005b      	lsls	r3, r3, #1
 8013cf4:	3001      	adds	r0, #1
 8013cf6:	02dc      	lsls	r4, r3, #11
 8013cf8:	d5fb      	bpl.n	8013cf2 <__ieee754_sqrt+0x6e>
 8013cfa:	1e44      	subs	r4, r0, #1
 8013cfc:	1b12      	subs	r2, r2, r4
 8013cfe:	f1c0 0420 	rsb	r4, r0, #32
 8013d02:	fa21 f404 	lsr.w	r4, r1, r4
 8013d06:	4323      	orrs	r3, r4
 8013d08:	4081      	lsls	r1, r0
 8013d0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013d0e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8013d12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013d16:	07d2      	lsls	r2, r2, #31
 8013d18:	bf5c      	itt	pl
 8013d1a:	005b      	lslpl	r3, r3, #1
 8013d1c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8013d20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013d24:	bf58      	it	pl
 8013d26:	0049      	lslpl	r1, r1, #1
 8013d28:	2600      	movs	r6, #0
 8013d2a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8013d2e:	107f      	asrs	r7, r7, #1
 8013d30:	0049      	lsls	r1, r1, #1
 8013d32:	2016      	movs	r0, #22
 8013d34:	4632      	mov	r2, r6
 8013d36:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8013d3a:	1915      	adds	r5, r2, r4
 8013d3c:	429d      	cmp	r5, r3
 8013d3e:	bfde      	ittt	le
 8013d40:	192a      	addle	r2, r5, r4
 8013d42:	1b5b      	suble	r3, r3, r5
 8013d44:	1936      	addle	r6, r6, r4
 8013d46:	0fcd      	lsrs	r5, r1, #31
 8013d48:	3801      	subs	r0, #1
 8013d4a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013d4e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013d52:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8013d56:	d1f0      	bne.n	8013d3a <__ieee754_sqrt+0xb6>
 8013d58:	4605      	mov	r5, r0
 8013d5a:	2420      	movs	r4, #32
 8013d5c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013d60:	4293      	cmp	r3, r2
 8013d62:	eb0c 0e00 	add.w	lr, ip, r0
 8013d66:	dc02      	bgt.n	8013d6e <__ieee754_sqrt+0xea>
 8013d68:	d113      	bne.n	8013d92 <__ieee754_sqrt+0x10e>
 8013d6a:	458e      	cmp	lr, r1
 8013d6c:	d811      	bhi.n	8013d92 <__ieee754_sqrt+0x10e>
 8013d6e:	f1be 0f00 	cmp.w	lr, #0
 8013d72:	eb0e 000c 	add.w	r0, lr, ip
 8013d76:	da3f      	bge.n	8013df8 <__ieee754_sqrt+0x174>
 8013d78:	2800      	cmp	r0, #0
 8013d7a:	db3d      	blt.n	8013df8 <__ieee754_sqrt+0x174>
 8013d7c:	f102 0801 	add.w	r8, r2, #1
 8013d80:	1a9b      	subs	r3, r3, r2
 8013d82:	458e      	cmp	lr, r1
 8013d84:	bf88      	it	hi
 8013d86:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8013d8a:	eba1 010e 	sub.w	r1, r1, lr
 8013d8e:	4465      	add	r5, ip
 8013d90:	4642      	mov	r2, r8
 8013d92:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8013d96:	3c01      	subs	r4, #1
 8013d98:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8013d9c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013da0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8013da4:	d1dc      	bne.n	8013d60 <__ieee754_sqrt+0xdc>
 8013da6:	4319      	orrs	r1, r3
 8013da8:	d01b      	beq.n	8013de2 <__ieee754_sqrt+0x15e>
 8013daa:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8013e28 <__ieee754_sqrt+0x1a4>
 8013dae:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8013e2c <__ieee754_sqrt+0x1a8>
 8013db2:	e9da 0100 	ldrd	r0, r1, [sl]
 8013db6:	e9db 2300 	ldrd	r2, r3, [fp]
 8013dba:	f7ec fa09 	bl	80001d0 <__aeabi_dsub>
 8013dbe:	e9da 8900 	ldrd	r8, r9, [sl]
 8013dc2:	4602      	mov	r2, r0
 8013dc4:	460b      	mov	r3, r1
 8013dc6:	4640      	mov	r0, r8
 8013dc8:	4649      	mov	r1, r9
 8013dca:	f7ec fe35 	bl	8000a38 <__aeabi_dcmple>
 8013dce:	b140      	cbz	r0, 8013de2 <__ieee754_sqrt+0x15e>
 8013dd0:	f1b5 3fff 	cmp.w	r5, #4294967295
 8013dd4:	e9da 0100 	ldrd	r0, r1, [sl]
 8013dd8:	e9db 2300 	ldrd	r2, r3, [fp]
 8013ddc:	d10e      	bne.n	8013dfc <__ieee754_sqrt+0x178>
 8013dde:	3601      	adds	r6, #1
 8013de0:	4625      	mov	r5, r4
 8013de2:	1073      	asrs	r3, r6, #1
 8013de4:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8013de8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8013dec:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8013df0:	086b      	lsrs	r3, r5, #1
 8013df2:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8013df6:	e759      	b.n	8013cac <__ieee754_sqrt+0x28>
 8013df8:	4690      	mov	r8, r2
 8013dfa:	e7c1      	b.n	8013d80 <__ieee754_sqrt+0xfc>
 8013dfc:	f7ec f9ea 	bl	80001d4 <__adddf3>
 8013e00:	e9da 8900 	ldrd	r8, r9, [sl]
 8013e04:	4602      	mov	r2, r0
 8013e06:	460b      	mov	r3, r1
 8013e08:	4640      	mov	r0, r8
 8013e0a:	4649      	mov	r1, r9
 8013e0c:	f7ec fe0a 	bl	8000a24 <__aeabi_dcmplt>
 8013e10:	b120      	cbz	r0, 8013e1c <__ieee754_sqrt+0x198>
 8013e12:	1cab      	adds	r3, r5, #2
 8013e14:	bf08      	it	eq
 8013e16:	3601      	addeq	r6, #1
 8013e18:	3502      	adds	r5, #2
 8013e1a:	e7e2      	b.n	8013de2 <__ieee754_sqrt+0x15e>
 8013e1c:	1c6b      	adds	r3, r5, #1
 8013e1e:	f023 0501 	bic.w	r5, r3, #1
 8013e22:	e7de      	b.n	8013de2 <__ieee754_sqrt+0x15e>
 8013e24:	7ff00000 	.word	0x7ff00000
 8013e28:	08015620 	.word	0x08015620
 8013e2c:	08015618 	.word	0x08015618

08013e30 <ceil>:
 8013e30:	ec51 0b10 	vmov	r0, r1, d0
 8013e34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e3c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013e40:	2e13      	cmp	r6, #19
 8013e42:	460c      	mov	r4, r1
 8013e44:	4605      	mov	r5, r0
 8013e46:	4680      	mov	r8, r0
 8013e48:	dc2e      	bgt.n	8013ea8 <ceil+0x78>
 8013e4a:	2e00      	cmp	r6, #0
 8013e4c:	da11      	bge.n	8013e72 <ceil+0x42>
 8013e4e:	a332      	add	r3, pc, #200	@ (adr r3, 8013f18 <ceil+0xe8>)
 8013e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e54:	f7ec f9be 	bl	80001d4 <__adddf3>
 8013e58:	2200      	movs	r2, #0
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	f7ec fe00 	bl	8000a60 <__aeabi_dcmpgt>
 8013e60:	b120      	cbz	r0, 8013e6c <ceil+0x3c>
 8013e62:	2c00      	cmp	r4, #0
 8013e64:	db4f      	blt.n	8013f06 <ceil+0xd6>
 8013e66:	4325      	orrs	r5, r4
 8013e68:	d151      	bne.n	8013f0e <ceil+0xde>
 8013e6a:	462c      	mov	r4, r5
 8013e6c:	4621      	mov	r1, r4
 8013e6e:	4628      	mov	r0, r5
 8013e70:	e023      	b.n	8013eba <ceil+0x8a>
 8013e72:	4f2b      	ldr	r7, [pc, #172]	@ (8013f20 <ceil+0xf0>)
 8013e74:	4137      	asrs	r7, r6
 8013e76:	ea01 0307 	and.w	r3, r1, r7
 8013e7a:	4303      	orrs	r3, r0
 8013e7c:	d01d      	beq.n	8013eba <ceil+0x8a>
 8013e7e:	a326      	add	r3, pc, #152	@ (adr r3, 8013f18 <ceil+0xe8>)
 8013e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e84:	f7ec f9a6 	bl	80001d4 <__adddf3>
 8013e88:	2200      	movs	r2, #0
 8013e8a:	2300      	movs	r3, #0
 8013e8c:	f7ec fde8 	bl	8000a60 <__aeabi_dcmpgt>
 8013e90:	2800      	cmp	r0, #0
 8013e92:	d0eb      	beq.n	8013e6c <ceil+0x3c>
 8013e94:	2c00      	cmp	r4, #0
 8013e96:	bfc2      	ittt	gt
 8013e98:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8013e9c:	4133      	asrgt	r3, r6
 8013e9e:	18e4      	addgt	r4, r4, r3
 8013ea0:	ea24 0407 	bic.w	r4, r4, r7
 8013ea4:	2500      	movs	r5, #0
 8013ea6:	e7e1      	b.n	8013e6c <ceil+0x3c>
 8013ea8:	2e33      	cmp	r6, #51	@ 0x33
 8013eaa:	dd0a      	ble.n	8013ec2 <ceil+0x92>
 8013eac:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013eb0:	d103      	bne.n	8013eba <ceil+0x8a>
 8013eb2:	4602      	mov	r2, r0
 8013eb4:	460b      	mov	r3, r1
 8013eb6:	f7ec f98d 	bl	80001d4 <__adddf3>
 8013eba:	ec41 0b10 	vmov	d0, r0, r1
 8013ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ec2:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013ec6:	f04f 37ff 	mov.w	r7, #4294967295
 8013eca:	40df      	lsrs	r7, r3
 8013ecc:	4238      	tst	r0, r7
 8013ece:	d0f4      	beq.n	8013eba <ceil+0x8a>
 8013ed0:	a311      	add	r3, pc, #68	@ (adr r3, 8013f18 <ceil+0xe8>)
 8013ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ed6:	f7ec f97d 	bl	80001d4 <__adddf3>
 8013eda:	2200      	movs	r2, #0
 8013edc:	2300      	movs	r3, #0
 8013ede:	f7ec fdbf 	bl	8000a60 <__aeabi_dcmpgt>
 8013ee2:	2800      	cmp	r0, #0
 8013ee4:	d0c2      	beq.n	8013e6c <ceil+0x3c>
 8013ee6:	2c00      	cmp	r4, #0
 8013ee8:	dd0a      	ble.n	8013f00 <ceil+0xd0>
 8013eea:	2e14      	cmp	r6, #20
 8013eec:	d101      	bne.n	8013ef2 <ceil+0xc2>
 8013eee:	3401      	adds	r4, #1
 8013ef0:	e006      	b.n	8013f00 <ceil+0xd0>
 8013ef2:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013ef6:	2301      	movs	r3, #1
 8013ef8:	40b3      	lsls	r3, r6
 8013efa:	441d      	add	r5, r3
 8013efc:	45a8      	cmp	r8, r5
 8013efe:	d8f6      	bhi.n	8013eee <ceil+0xbe>
 8013f00:	ea25 0507 	bic.w	r5, r5, r7
 8013f04:	e7b2      	b.n	8013e6c <ceil+0x3c>
 8013f06:	2500      	movs	r5, #0
 8013f08:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013f0c:	e7ae      	b.n	8013e6c <ceil+0x3c>
 8013f0e:	4c05      	ldr	r4, [pc, #20]	@ (8013f24 <ceil+0xf4>)
 8013f10:	2500      	movs	r5, #0
 8013f12:	e7ab      	b.n	8013e6c <ceil+0x3c>
 8013f14:	f3af 8000 	nop.w
 8013f18:	8800759c 	.word	0x8800759c
 8013f1c:	7e37e43c 	.word	0x7e37e43c
 8013f20:	000fffff 	.word	0x000fffff
 8013f24:	3ff00000 	.word	0x3ff00000

08013f28 <floor>:
 8013f28:	ec51 0b10 	vmov	r0, r1, d0
 8013f2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f34:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013f38:	2e13      	cmp	r6, #19
 8013f3a:	460c      	mov	r4, r1
 8013f3c:	4605      	mov	r5, r0
 8013f3e:	4680      	mov	r8, r0
 8013f40:	dc34      	bgt.n	8013fac <floor+0x84>
 8013f42:	2e00      	cmp	r6, #0
 8013f44:	da17      	bge.n	8013f76 <floor+0x4e>
 8013f46:	a332      	add	r3, pc, #200	@ (adr r3, 8014010 <floor+0xe8>)
 8013f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f4c:	f7ec f942 	bl	80001d4 <__adddf3>
 8013f50:	2200      	movs	r2, #0
 8013f52:	2300      	movs	r3, #0
 8013f54:	f7ec fd84 	bl	8000a60 <__aeabi_dcmpgt>
 8013f58:	b150      	cbz	r0, 8013f70 <floor+0x48>
 8013f5a:	2c00      	cmp	r4, #0
 8013f5c:	da55      	bge.n	801400a <floor+0xe2>
 8013f5e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8013f62:	432c      	orrs	r4, r5
 8013f64:	2500      	movs	r5, #0
 8013f66:	42ac      	cmp	r4, r5
 8013f68:	4c2b      	ldr	r4, [pc, #172]	@ (8014018 <floor+0xf0>)
 8013f6a:	bf08      	it	eq
 8013f6c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8013f70:	4621      	mov	r1, r4
 8013f72:	4628      	mov	r0, r5
 8013f74:	e023      	b.n	8013fbe <floor+0x96>
 8013f76:	4f29      	ldr	r7, [pc, #164]	@ (801401c <floor+0xf4>)
 8013f78:	4137      	asrs	r7, r6
 8013f7a:	ea01 0307 	and.w	r3, r1, r7
 8013f7e:	4303      	orrs	r3, r0
 8013f80:	d01d      	beq.n	8013fbe <floor+0x96>
 8013f82:	a323      	add	r3, pc, #140	@ (adr r3, 8014010 <floor+0xe8>)
 8013f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f88:	f7ec f924 	bl	80001d4 <__adddf3>
 8013f8c:	2200      	movs	r2, #0
 8013f8e:	2300      	movs	r3, #0
 8013f90:	f7ec fd66 	bl	8000a60 <__aeabi_dcmpgt>
 8013f94:	2800      	cmp	r0, #0
 8013f96:	d0eb      	beq.n	8013f70 <floor+0x48>
 8013f98:	2c00      	cmp	r4, #0
 8013f9a:	bfbe      	ittt	lt
 8013f9c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8013fa0:	4133      	asrlt	r3, r6
 8013fa2:	18e4      	addlt	r4, r4, r3
 8013fa4:	ea24 0407 	bic.w	r4, r4, r7
 8013fa8:	2500      	movs	r5, #0
 8013faa:	e7e1      	b.n	8013f70 <floor+0x48>
 8013fac:	2e33      	cmp	r6, #51	@ 0x33
 8013fae:	dd0a      	ble.n	8013fc6 <floor+0x9e>
 8013fb0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013fb4:	d103      	bne.n	8013fbe <floor+0x96>
 8013fb6:	4602      	mov	r2, r0
 8013fb8:	460b      	mov	r3, r1
 8013fba:	f7ec f90b 	bl	80001d4 <__adddf3>
 8013fbe:	ec41 0b10 	vmov	d0, r0, r1
 8013fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fc6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013fca:	f04f 37ff 	mov.w	r7, #4294967295
 8013fce:	40df      	lsrs	r7, r3
 8013fd0:	4207      	tst	r7, r0
 8013fd2:	d0f4      	beq.n	8013fbe <floor+0x96>
 8013fd4:	a30e      	add	r3, pc, #56	@ (adr r3, 8014010 <floor+0xe8>)
 8013fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fda:	f7ec f8fb 	bl	80001d4 <__adddf3>
 8013fde:	2200      	movs	r2, #0
 8013fe0:	2300      	movs	r3, #0
 8013fe2:	f7ec fd3d 	bl	8000a60 <__aeabi_dcmpgt>
 8013fe6:	2800      	cmp	r0, #0
 8013fe8:	d0c2      	beq.n	8013f70 <floor+0x48>
 8013fea:	2c00      	cmp	r4, #0
 8013fec:	da0a      	bge.n	8014004 <floor+0xdc>
 8013fee:	2e14      	cmp	r6, #20
 8013ff0:	d101      	bne.n	8013ff6 <floor+0xce>
 8013ff2:	3401      	adds	r4, #1
 8013ff4:	e006      	b.n	8014004 <floor+0xdc>
 8013ff6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013ffa:	2301      	movs	r3, #1
 8013ffc:	40b3      	lsls	r3, r6
 8013ffe:	441d      	add	r5, r3
 8014000:	4545      	cmp	r5, r8
 8014002:	d3f6      	bcc.n	8013ff2 <floor+0xca>
 8014004:	ea25 0507 	bic.w	r5, r5, r7
 8014008:	e7b2      	b.n	8013f70 <floor+0x48>
 801400a:	2500      	movs	r5, #0
 801400c:	462c      	mov	r4, r5
 801400e:	e7af      	b.n	8013f70 <floor+0x48>
 8014010:	8800759c 	.word	0x8800759c
 8014014:	7e37e43c 	.word	0x7e37e43c
 8014018:	bff00000 	.word	0xbff00000
 801401c:	000fffff 	.word	0x000fffff

08014020 <__ieee754_atan2>:
 8014020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014024:	ec57 6b11 	vmov	r6, r7, d1
 8014028:	4273      	negs	r3, r6
 801402a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80141a8 <__ieee754_atan2+0x188>
 801402e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8014032:	4333      	orrs	r3, r6
 8014034:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8014038:	4543      	cmp	r3, r8
 801403a:	ec51 0b10 	vmov	r0, r1, d0
 801403e:	4635      	mov	r5, r6
 8014040:	d809      	bhi.n	8014056 <__ieee754_atan2+0x36>
 8014042:	4244      	negs	r4, r0
 8014044:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8014048:	4304      	orrs	r4, r0
 801404a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801404e:	4544      	cmp	r4, r8
 8014050:	468e      	mov	lr, r1
 8014052:	4681      	mov	r9, r0
 8014054:	d907      	bls.n	8014066 <__ieee754_atan2+0x46>
 8014056:	4632      	mov	r2, r6
 8014058:	463b      	mov	r3, r7
 801405a:	f7ec f8bb 	bl	80001d4 <__adddf3>
 801405e:	ec41 0b10 	vmov	d0, r0, r1
 8014062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014066:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801406a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801406e:	4334      	orrs	r4, r6
 8014070:	d103      	bne.n	801407a <__ieee754_atan2+0x5a>
 8014072:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014076:	f000 b89b 	b.w	80141b0 <atan>
 801407a:	17bc      	asrs	r4, r7, #30
 801407c:	f004 0402 	and.w	r4, r4, #2
 8014080:	ea53 0909 	orrs.w	r9, r3, r9
 8014084:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8014088:	d107      	bne.n	801409a <__ieee754_atan2+0x7a>
 801408a:	2c02      	cmp	r4, #2
 801408c:	d05f      	beq.n	801414e <__ieee754_atan2+0x12e>
 801408e:	2c03      	cmp	r4, #3
 8014090:	d1e5      	bne.n	801405e <__ieee754_atan2+0x3e>
 8014092:	a143      	add	r1, pc, #268	@ (adr r1, 80141a0 <__ieee754_atan2+0x180>)
 8014094:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014098:	e7e1      	b.n	801405e <__ieee754_atan2+0x3e>
 801409a:	4315      	orrs	r5, r2
 801409c:	d106      	bne.n	80140ac <__ieee754_atan2+0x8c>
 801409e:	f1be 0f00 	cmp.w	lr, #0
 80140a2:	db5f      	blt.n	8014164 <__ieee754_atan2+0x144>
 80140a4:	a136      	add	r1, pc, #216	@ (adr r1, 8014180 <__ieee754_atan2+0x160>)
 80140a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80140aa:	e7d8      	b.n	801405e <__ieee754_atan2+0x3e>
 80140ac:	4542      	cmp	r2, r8
 80140ae:	d10f      	bne.n	80140d0 <__ieee754_atan2+0xb0>
 80140b0:	4293      	cmp	r3, r2
 80140b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80140b6:	d107      	bne.n	80140c8 <__ieee754_atan2+0xa8>
 80140b8:	2c02      	cmp	r4, #2
 80140ba:	d84c      	bhi.n	8014156 <__ieee754_atan2+0x136>
 80140bc:	4b36      	ldr	r3, [pc, #216]	@ (8014198 <__ieee754_atan2+0x178>)
 80140be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80140c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80140c6:	e7ca      	b.n	801405e <__ieee754_atan2+0x3e>
 80140c8:	2c02      	cmp	r4, #2
 80140ca:	d848      	bhi.n	801415e <__ieee754_atan2+0x13e>
 80140cc:	4b33      	ldr	r3, [pc, #204]	@ (801419c <__ieee754_atan2+0x17c>)
 80140ce:	e7f6      	b.n	80140be <__ieee754_atan2+0x9e>
 80140d0:	4543      	cmp	r3, r8
 80140d2:	d0e4      	beq.n	801409e <__ieee754_atan2+0x7e>
 80140d4:	1a9b      	subs	r3, r3, r2
 80140d6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80140da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80140de:	da1e      	bge.n	801411e <__ieee754_atan2+0xfe>
 80140e0:	2f00      	cmp	r7, #0
 80140e2:	da01      	bge.n	80140e8 <__ieee754_atan2+0xc8>
 80140e4:	323c      	adds	r2, #60	@ 0x3c
 80140e6:	db1e      	blt.n	8014126 <__ieee754_atan2+0x106>
 80140e8:	4632      	mov	r2, r6
 80140ea:	463b      	mov	r3, r7
 80140ec:	f7ec fb52 	bl	8000794 <__aeabi_ddiv>
 80140f0:	ec41 0b10 	vmov	d0, r0, r1
 80140f4:	f000 f9f4 	bl	80144e0 <fabs>
 80140f8:	f000 f85a 	bl	80141b0 <atan>
 80140fc:	ec51 0b10 	vmov	r0, r1, d0
 8014100:	2c01      	cmp	r4, #1
 8014102:	d013      	beq.n	801412c <__ieee754_atan2+0x10c>
 8014104:	2c02      	cmp	r4, #2
 8014106:	d015      	beq.n	8014134 <__ieee754_atan2+0x114>
 8014108:	2c00      	cmp	r4, #0
 801410a:	d0a8      	beq.n	801405e <__ieee754_atan2+0x3e>
 801410c:	a318      	add	r3, pc, #96	@ (adr r3, 8014170 <__ieee754_atan2+0x150>)
 801410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014112:	f7ec f85d 	bl	80001d0 <__aeabi_dsub>
 8014116:	a318      	add	r3, pc, #96	@ (adr r3, 8014178 <__ieee754_atan2+0x158>)
 8014118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801411c:	e014      	b.n	8014148 <__ieee754_atan2+0x128>
 801411e:	a118      	add	r1, pc, #96	@ (adr r1, 8014180 <__ieee754_atan2+0x160>)
 8014120:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014124:	e7ec      	b.n	8014100 <__ieee754_atan2+0xe0>
 8014126:	2000      	movs	r0, #0
 8014128:	2100      	movs	r1, #0
 801412a:	e7e9      	b.n	8014100 <__ieee754_atan2+0xe0>
 801412c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014130:	4619      	mov	r1, r3
 8014132:	e794      	b.n	801405e <__ieee754_atan2+0x3e>
 8014134:	a30e      	add	r3, pc, #56	@ (adr r3, 8014170 <__ieee754_atan2+0x150>)
 8014136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801413a:	f7ec f849 	bl	80001d0 <__aeabi_dsub>
 801413e:	4602      	mov	r2, r0
 8014140:	460b      	mov	r3, r1
 8014142:	a10d      	add	r1, pc, #52	@ (adr r1, 8014178 <__ieee754_atan2+0x158>)
 8014144:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014148:	f7ec f842 	bl	80001d0 <__aeabi_dsub>
 801414c:	e787      	b.n	801405e <__ieee754_atan2+0x3e>
 801414e:	a10a      	add	r1, pc, #40	@ (adr r1, 8014178 <__ieee754_atan2+0x158>)
 8014150:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014154:	e783      	b.n	801405e <__ieee754_atan2+0x3e>
 8014156:	a10c      	add	r1, pc, #48	@ (adr r1, 8014188 <__ieee754_atan2+0x168>)
 8014158:	e9d1 0100 	ldrd	r0, r1, [r1]
 801415c:	e77f      	b.n	801405e <__ieee754_atan2+0x3e>
 801415e:	2000      	movs	r0, #0
 8014160:	2100      	movs	r1, #0
 8014162:	e77c      	b.n	801405e <__ieee754_atan2+0x3e>
 8014164:	a10a      	add	r1, pc, #40	@ (adr r1, 8014190 <__ieee754_atan2+0x170>)
 8014166:	e9d1 0100 	ldrd	r0, r1, [r1]
 801416a:	e778      	b.n	801405e <__ieee754_atan2+0x3e>
 801416c:	f3af 8000 	nop.w
 8014170:	33145c07 	.word	0x33145c07
 8014174:	3ca1a626 	.word	0x3ca1a626
 8014178:	54442d18 	.word	0x54442d18
 801417c:	400921fb 	.word	0x400921fb
 8014180:	54442d18 	.word	0x54442d18
 8014184:	3ff921fb 	.word	0x3ff921fb
 8014188:	54442d18 	.word	0x54442d18
 801418c:	3fe921fb 	.word	0x3fe921fb
 8014190:	54442d18 	.word	0x54442d18
 8014194:	bff921fb 	.word	0xbff921fb
 8014198:	08015640 	.word	0x08015640
 801419c:	08015628 	.word	0x08015628
 80141a0:	54442d18 	.word	0x54442d18
 80141a4:	c00921fb 	.word	0xc00921fb
 80141a8:	7ff00000 	.word	0x7ff00000
 80141ac:	00000000 	.word	0x00000000

080141b0 <atan>:
 80141b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141b4:	ec55 4b10 	vmov	r4, r5, d0
 80141b8:	4bbf      	ldr	r3, [pc, #764]	@ (80144b8 <atan+0x308>)
 80141ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80141be:	429e      	cmp	r6, r3
 80141c0:	46ab      	mov	fp, r5
 80141c2:	d918      	bls.n	80141f6 <atan+0x46>
 80141c4:	4bbd      	ldr	r3, [pc, #756]	@ (80144bc <atan+0x30c>)
 80141c6:	429e      	cmp	r6, r3
 80141c8:	d801      	bhi.n	80141ce <atan+0x1e>
 80141ca:	d109      	bne.n	80141e0 <atan+0x30>
 80141cc:	b144      	cbz	r4, 80141e0 <atan+0x30>
 80141ce:	4622      	mov	r2, r4
 80141d0:	462b      	mov	r3, r5
 80141d2:	4620      	mov	r0, r4
 80141d4:	4629      	mov	r1, r5
 80141d6:	f7eb fffd 	bl	80001d4 <__adddf3>
 80141da:	4604      	mov	r4, r0
 80141dc:	460d      	mov	r5, r1
 80141de:	e006      	b.n	80141ee <atan+0x3e>
 80141e0:	f1bb 0f00 	cmp.w	fp, #0
 80141e4:	f340 812b 	ble.w	801443e <atan+0x28e>
 80141e8:	a597      	add	r5, pc, #604	@ (adr r5, 8014448 <atan+0x298>)
 80141ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80141ee:	ec45 4b10 	vmov	d0, r4, r5
 80141f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141f6:	4bb2      	ldr	r3, [pc, #712]	@ (80144c0 <atan+0x310>)
 80141f8:	429e      	cmp	r6, r3
 80141fa:	d813      	bhi.n	8014224 <atan+0x74>
 80141fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8014200:	429e      	cmp	r6, r3
 8014202:	d80c      	bhi.n	801421e <atan+0x6e>
 8014204:	a392      	add	r3, pc, #584	@ (adr r3, 8014450 <atan+0x2a0>)
 8014206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801420a:	4620      	mov	r0, r4
 801420c:	4629      	mov	r1, r5
 801420e:	f7eb ffe1 	bl	80001d4 <__adddf3>
 8014212:	4bac      	ldr	r3, [pc, #688]	@ (80144c4 <atan+0x314>)
 8014214:	2200      	movs	r2, #0
 8014216:	f7ec fc23 	bl	8000a60 <__aeabi_dcmpgt>
 801421a:	2800      	cmp	r0, #0
 801421c:	d1e7      	bne.n	80141ee <atan+0x3e>
 801421e:	f04f 3aff 	mov.w	sl, #4294967295
 8014222:	e029      	b.n	8014278 <atan+0xc8>
 8014224:	f000 f95c 	bl	80144e0 <fabs>
 8014228:	4ba7      	ldr	r3, [pc, #668]	@ (80144c8 <atan+0x318>)
 801422a:	429e      	cmp	r6, r3
 801422c:	ec55 4b10 	vmov	r4, r5, d0
 8014230:	f200 80bc 	bhi.w	80143ac <atan+0x1fc>
 8014234:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8014238:	429e      	cmp	r6, r3
 801423a:	f200 809e 	bhi.w	801437a <atan+0x1ca>
 801423e:	4622      	mov	r2, r4
 8014240:	462b      	mov	r3, r5
 8014242:	4620      	mov	r0, r4
 8014244:	4629      	mov	r1, r5
 8014246:	f7eb ffc5 	bl	80001d4 <__adddf3>
 801424a:	4b9e      	ldr	r3, [pc, #632]	@ (80144c4 <atan+0x314>)
 801424c:	2200      	movs	r2, #0
 801424e:	f7eb ffbf 	bl	80001d0 <__aeabi_dsub>
 8014252:	2200      	movs	r2, #0
 8014254:	4606      	mov	r6, r0
 8014256:	460f      	mov	r7, r1
 8014258:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801425c:	4620      	mov	r0, r4
 801425e:	4629      	mov	r1, r5
 8014260:	f7eb ffb8 	bl	80001d4 <__adddf3>
 8014264:	4602      	mov	r2, r0
 8014266:	460b      	mov	r3, r1
 8014268:	4630      	mov	r0, r6
 801426a:	4639      	mov	r1, r7
 801426c:	f7ec fa92 	bl	8000794 <__aeabi_ddiv>
 8014270:	f04f 0a00 	mov.w	sl, #0
 8014274:	4604      	mov	r4, r0
 8014276:	460d      	mov	r5, r1
 8014278:	4622      	mov	r2, r4
 801427a:	462b      	mov	r3, r5
 801427c:	4620      	mov	r0, r4
 801427e:	4629      	mov	r1, r5
 8014280:	f7ec f95e 	bl	8000540 <__aeabi_dmul>
 8014284:	4602      	mov	r2, r0
 8014286:	460b      	mov	r3, r1
 8014288:	4680      	mov	r8, r0
 801428a:	4689      	mov	r9, r1
 801428c:	f7ec f958 	bl	8000540 <__aeabi_dmul>
 8014290:	a371      	add	r3, pc, #452	@ (adr r3, 8014458 <atan+0x2a8>)
 8014292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014296:	4606      	mov	r6, r0
 8014298:	460f      	mov	r7, r1
 801429a:	f7ec f951 	bl	8000540 <__aeabi_dmul>
 801429e:	a370      	add	r3, pc, #448	@ (adr r3, 8014460 <atan+0x2b0>)
 80142a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142a4:	f7eb ff96 	bl	80001d4 <__adddf3>
 80142a8:	4632      	mov	r2, r6
 80142aa:	463b      	mov	r3, r7
 80142ac:	f7ec f948 	bl	8000540 <__aeabi_dmul>
 80142b0:	a36d      	add	r3, pc, #436	@ (adr r3, 8014468 <atan+0x2b8>)
 80142b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142b6:	f7eb ff8d 	bl	80001d4 <__adddf3>
 80142ba:	4632      	mov	r2, r6
 80142bc:	463b      	mov	r3, r7
 80142be:	f7ec f93f 	bl	8000540 <__aeabi_dmul>
 80142c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8014470 <atan+0x2c0>)
 80142c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142c8:	f7eb ff84 	bl	80001d4 <__adddf3>
 80142cc:	4632      	mov	r2, r6
 80142ce:	463b      	mov	r3, r7
 80142d0:	f7ec f936 	bl	8000540 <__aeabi_dmul>
 80142d4:	a368      	add	r3, pc, #416	@ (adr r3, 8014478 <atan+0x2c8>)
 80142d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142da:	f7eb ff7b 	bl	80001d4 <__adddf3>
 80142de:	4632      	mov	r2, r6
 80142e0:	463b      	mov	r3, r7
 80142e2:	f7ec f92d 	bl	8000540 <__aeabi_dmul>
 80142e6:	a366      	add	r3, pc, #408	@ (adr r3, 8014480 <atan+0x2d0>)
 80142e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142ec:	f7eb ff72 	bl	80001d4 <__adddf3>
 80142f0:	4642      	mov	r2, r8
 80142f2:	464b      	mov	r3, r9
 80142f4:	f7ec f924 	bl	8000540 <__aeabi_dmul>
 80142f8:	a363      	add	r3, pc, #396	@ (adr r3, 8014488 <atan+0x2d8>)
 80142fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142fe:	4680      	mov	r8, r0
 8014300:	4689      	mov	r9, r1
 8014302:	4630      	mov	r0, r6
 8014304:	4639      	mov	r1, r7
 8014306:	f7ec f91b 	bl	8000540 <__aeabi_dmul>
 801430a:	a361      	add	r3, pc, #388	@ (adr r3, 8014490 <atan+0x2e0>)
 801430c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014310:	f7eb ff5e 	bl	80001d0 <__aeabi_dsub>
 8014314:	4632      	mov	r2, r6
 8014316:	463b      	mov	r3, r7
 8014318:	f7ec f912 	bl	8000540 <__aeabi_dmul>
 801431c:	a35e      	add	r3, pc, #376	@ (adr r3, 8014498 <atan+0x2e8>)
 801431e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014322:	f7eb ff55 	bl	80001d0 <__aeabi_dsub>
 8014326:	4632      	mov	r2, r6
 8014328:	463b      	mov	r3, r7
 801432a:	f7ec f909 	bl	8000540 <__aeabi_dmul>
 801432e:	a35c      	add	r3, pc, #368	@ (adr r3, 80144a0 <atan+0x2f0>)
 8014330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014334:	f7eb ff4c 	bl	80001d0 <__aeabi_dsub>
 8014338:	4632      	mov	r2, r6
 801433a:	463b      	mov	r3, r7
 801433c:	f7ec f900 	bl	8000540 <__aeabi_dmul>
 8014340:	a359      	add	r3, pc, #356	@ (adr r3, 80144a8 <atan+0x2f8>)
 8014342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014346:	f7eb ff43 	bl	80001d0 <__aeabi_dsub>
 801434a:	4632      	mov	r2, r6
 801434c:	463b      	mov	r3, r7
 801434e:	f7ec f8f7 	bl	8000540 <__aeabi_dmul>
 8014352:	4602      	mov	r2, r0
 8014354:	460b      	mov	r3, r1
 8014356:	4640      	mov	r0, r8
 8014358:	4649      	mov	r1, r9
 801435a:	f7eb ff3b 	bl	80001d4 <__adddf3>
 801435e:	4622      	mov	r2, r4
 8014360:	462b      	mov	r3, r5
 8014362:	f7ec f8ed 	bl	8000540 <__aeabi_dmul>
 8014366:	f1ba 3fff 	cmp.w	sl, #4294967295
 801436a:	4602      	mov	r2, r0
 801436c:	460b      	mov	r3, r1
 801436e:	d148      	bne.n	8014402 <atan+0x252>
 8014370:	4620      	mov	r0, r4
 8014372:	4629      	mov	r1, r5
 8014374:	f7eb ff2c 	bl	80001d0 <__aeabi_dsub>
 8014378:	e72f      	b.n	80141da <atan+0x2a>
 801437a:	4b52      	ldr	r3, [pc, #328]	@ (80144c4 <atan+0x314>)
 801437c:	2200      	movs	r2, #0
 801437e:	4620      	mov	r0, r4
 8014380:	4629      	mov	r1, r5
 8014382:	f7eb ff25 	bl	80001d0 <__aeabi_dsub>
 8014386:	4b4f      	ldr	r3, [pc, #316]	@ (80144c4 <atan+0x314>)
 8014388:	4606      	mov	r6, r0
 801438a:	460f      	mov	r7, r1
 801438c:	2200      	movs	r2, #0
 801438e:	4620      	mov	r0, r4
 8014390:	4629      	mov	r1, r5
 8014392:	f7eb ff1f 	bl	80001d4 <__adddf3>
 8014396:	4602      	mov	r2, r0
 8014398:	460b      	mov	r3, r1
 801439a:	4630      	mov	r0, r6
 801439c:	4639      	mov	r1, r7
 801439e:	f7ec f9f9 	bl	8000794 <__aeabi_ddiv>
 80143a2:	f04f 0a01 	mov.w	sl, #1
 80143a6:	4604      	mov	r4, r0
 80143a8:	460d      	mov	r5, r1
 80143aa:	e765      	b.n	8014278 <atan+0xc8>
 80143ac:	4b47      	ldr	r3, [pc, #284]	@ (80144cc <atan+0x31c>)
 80143ae:	429e      	cmp	r6, r3
 80143b0:	d21c      	bcs.n	80143ec <atan+0x23c>
 80143b2:	4b47      	ldr	r3, [pc, #284]	@ (80144d0 <atan+0x320>)
 80143b4:	2200      	movs	r2, #0
 80143b6:	4620      	mov	r0, r4
 80143b8:	4629      	mov	r1, r5
 80143ba:	f7eb ff09 	bl	80001d0 <__aeabi_dsub>
 80143be:	4b44      	ldr	r3, [pc, #272]	@ (80144d0 <atan+0x320>)
 80143c0:	4606      	mov	r6, r0
 80143c2:	460f      	mov	r7, r1
 80143c4:	2200      	movs	r2, #0
 80143c6:	4620      	mov	r0, r4
 80143c8:	4629      	mov	r1, r5
 80143ca:	f7ec f8b9 	bl	8000540 <__aeabi_dmul>
 80143ce:	4b3d      	ldr	r3, [pc, #244]	@ (80144c4 <atan+0x314>)
 80143d0:	2200      	movs	r2, #0
 80143d2:	f7eb feff 	bl	80001d4 <__adddf3>
 80143d6:	4602      	mov	r2, r0
 80143d8:	460b      	mov	r3, r1
 80143da:	4630      	mov	r0, r6
 80143dc:	4639      	mov	r1, r7
 80143de:	f7ec f9d9 	bl	8000794 <__aeabi_ddiv>
 80143e2:	f04f 0a02 	mov.w	sl, #2
 80143e6:	4604      	mov	r4, r0
 80143e8:	460d      	mov	r5, r1
 80143ea:	e745      	b.n	8014278 <atan+0xc8>
 80143ec:	4622      	mov	r2, r4
 80143ee:	462b      	mov	r3, r5
 80143f0:	4938      	ldr	r1, [pc, #224]	@ (80144d4 <atan+0x324>)
 80143f2:	2000      	movs	r0, #0
 80143f4:	f7ec f9ce 	bl	8000794 <__aeabi_ddiv>
 80143f8:	f04f 0a03 	mov.w	sl, #3
 80143fc:	4604      	mov	r4, r0
 80143fe:	460d      	mov	r5, r1
 8014400:	e73a      	b.n	8014278 <atan+0xc8>
 8014402:	4b35      	ldr	r3, [pc, #212]	@ (80144d8 <atan+0x328>)
 8014404:	4e35      	ldr	r6, [pc, #212]	@ (80144dc <atan+0x32c>)
 8014406:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801440e:	f7eb fedf 	bl	80001d0 <__aeabi_dsub>
 8014412:	4622      	mov	r2, r4
 8014414:	462b      	mov	r3, r5
 8014416:	f7eb fedb 	bl	80001d0 <__aeabi_dsub>
 801441a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801441e:	4602      	mov	r2, r0
 8014420:	460b      	mov	r3, r1
 8014422:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014426:	f7eb fed3 	bl	80001d0 <__aeabi_dsub>
 801442a:	f1bb 0f00 	cmp.w	fp, #0
 801442e:	4604      	mov	r4, r0
 8014430:	460d      	mov	r5, r1
 8014432:	f6bf aedc 	bge.w	80141ee <atan+0x3e>
 8014436:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801443a:	461d      	mov	r5, r3
 801443c:	e6d7      	b.n	80141ee <atan+0x3e>
 801443e:	a51c      	add	r5, pc, #112	@ (adr r5, 80144b0 <atan+0x300>)
 8014440:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014444:	e6d3      	b.n	80141ee <atan+0x3e>
 8014446:	bf00      	nop
 8014448:	54442d18 	.word	0x54442d18
 801444c:	3ff921fb 	.word	0x3ff921fb
 8014450:	8800759c 	.word	0x8800759c
 8014454:	7e37e43c 	.word	0x7e37e43c
 8014458:	e322da11 	.word	0xe322da11
 801445c:	3f90ad3a 	.word	0x3f90ad3a
 8014460:	24760deb 	.word	0x24760deb
 8014464:	3fa97b4b 	.word	0x3fa97b4b
 8014468:	a0d03d51 	.word	0xa0d03d51
 801446c:	3fb10d66 	.word	0x3fb10d66
 8014470:	c54c206e 	.word	0xc54c206e
 8014474:	3fb745cd 	.word	0x3fb745cd
 8014478:	920083ff 	.word	0x920083ff
 801447c:	3fc24924 	.word	0x3fc24924
 8014480:	5555550d 	.word	0x5555550d
 8014484:	3fd55555 	.word	0x3fd55555
 8014488:	2c6a6c2f 	.word	0x2c6a6c2f
 801448c:	bfa2b444 	.word	0xbfa2b444
 8014490:	52defd9a 	.word	0x52defd9a
 8014494:	3fadde2d 	.word	0x3fadde2d
 8014498:	af749a6d 	.word	0xaf749a6d
 801449c:	3fb3b0f2 	.word	0x3fb3b0f2
 80144a0:	fe231671 	.word	0xfe231671
 80144a4:	3fbc71c6 	.word	0x3fbc71c6
 80144a8:	9998ebc4 	.word	0x9998ebc4
 80144ac:	3fc99999 	.word	0x3fc99999
 80144b0:	54442d18 	.word	0x54442d18
 80144b4:	bff921fb 	.word	0xbff921fb
 80144b8:	440fffff 	.word	0x440fffff
 80144bc:	7ff00000 	.word	0x7ff00000
 80144c0:	3fdbffff 	.word	0x3fdbffff
 80144c4:	3ff00000 	.word	0x3ff00000
 80144c8:	3ff2ffff 	.word	0x3ff2ffff
 80144cc:	40038000 	.word	0x40038000
 80144d0:	3ff80000 	.word	0x3ff80000
 80144d4:	bff00000 	.word	0xbff00000
 80144d8:	08015658 	.word	0x08015658
 80144dc:	08015678 	.word	0x08015678

080144e0 <fabs>:
 80144e0:	ec51 0b10 	vmov	r0, r1, d0
 80144e4:	4602      	mov	r2, r0
 80144e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80144ea:	ec43 2b10 	vmov	d0, r2, r3
 80144ee:	4770      	bx	lr

080144f0 <__kernel_cosf>:
 80144f0:	ee10 3a10 	vmov	r3, s0
 80144f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80144f8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80144fc:	eef0 6a40 	vmov.f32	s13, s0
 8014500:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014504:	d204      	bcs.n	8014510 <__kernel_cosf+0x20>
 8014506:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801450a:	ee17 2a90 	vmov	r2, s15
 801450e:	b342      	cbz	r2, 8014562 <__kernel_cosf+0x72>
 8014510:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014514:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8014580 <__kernel_cosf+0x90>
 8014518:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8014584 <__kernel_cosf+0x94>
 801451c:	4a1a      	ldr	r2, [pc, #104]	@ (8014588 <__kernel_cosf+0x98>)
 801451e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014522:	4293      	cmp	r3, r2
 8014524:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801458c <__kernel_cosf+0x9c>
 8014528:	eee6 7a07 	vfma.f32	s15, s12, s14
 801452c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014590 <__kernel_cosf+0xa0>
 8014530:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014534:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8014594 <__kernel_cosf+0xa4>
 8014538:	eee6 7a07 	vfma.f32	s15, s12, s14
 801453c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014598 <__kernel_cosf+0xa8>
 8014540:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014544:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8014548:	ee26 6a07 	vmul.f32	s12, s12, s14
 801454c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014550:	eee7 0a06 	vfma.f32	s1, s14, s12
 8014554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014558:	d804      	bhi.n	8014564 <__kernel_cosf+0x74>
 801455a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801455e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014562:	4770      	bx	lr
 8014564:	4a0d      	ldr	r2, [pc, #52]	@ (801459c <__kernel_cosf+0xac>)
 8014566:	4293      	cmp	r3, r2
 8014568:	bf9a      	itte	ls
 801456a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801456e:	ee07 3a10 	vmovls	s14, r3
 8014572:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8014576:	ee30 0a47 	vsub.f32	s0, s0, s14
 801457a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801457e:	e7ec      	b.n	801455a <__kernel_cosf+0x6a>
 8014580:	ad47d74e 	.word	0xad47d74e
 8014584:	310f74f6 	.word	0x310f74f6
 8014588:	3e999999 	.word	0x3e999999
 801458c:	b493f27c 	.word	0xb493f27c
 8014590:	37d00d01 	.word	0x37d00d01
 8014594:	bab60b61 	.word	0xbab60b61
 8014598:	3d2aaaab 	.word	0x3d2aaaab
 801459c:	3f480000 	.word	0x3f480000

080145a0 <__kernel_sinf>:
 80145a0:	ee10 3a10 	vmov	r3, s0
 80145a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80145a8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80145ac:	d204      	bcs.n	80145b8 <__kernel_sinf+0x18>
 80145ae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80145b2:	ee17 3a90 	vmov	r3, s15
 80145b6:	b35b      	cbz	r3, 8014610 <__kernel_sinf+0x70>
 80145b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80145bc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014614 <__kernel_sinf+0x74>
 80145c0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8014618 <__kernel_sinf+0x78>
 80145c4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80145c8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801461c <__kernel_sinf+0x7c>
 80145cc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80145d0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8014620 <__kernel_sinf+0x80>
 80145d4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80145d8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8014624 <__kernel_sinf+0x84>
 80145dc:	ee60 6a07 	vmul.f32	s13, s0, s14
 80145e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80145e4:	b930      	cbnz	r0, 80145f4 <__kernel_sinf+0x54>
 80145e6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8014628 <__kernel_sinf+0x88>
 80145ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 80145ee:	eea6 0a26 	vfma.f32	s0, s12, s13
 80145f2:	4770      	bx	lr
 80145f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80145f8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80145fc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8014600:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8014604:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801462c <__kernel_sinf+0x8c>
 8014608:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801460c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014610:	4770      	bx	lr
 8014612:	bf00      	nop
 8014614:	2f2ec9d3 	.word	0x2f2ec9d3
 8014618:	b2d72f34 	.word	0xb2d72f34
 801461c:	3638ef1b 	.word	0x3638ef1b
 8014620:	b9500d01 	.word	0xb9500d01
 8014624:	3c088889 	.word	0x3c088889
 8014628:	be2aaaab 	.word	0xbe2aaaab
 801462c:	3e2aaaab 	.word	0x3e2aaaab

08014630 <__kernel_tanf>:
 8014630:	b508      	push	{r3, lr}
 8014632:	ee10 3a10 	vmov	r3, s0
 8014636:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801463a:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 801463e:	eef0 7a40 	vmov.f32	s15, s0
 8014642:	d217      	bcs.n	8014674 <__kernel_tanf+0x44>
 8014644:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8014648:	ee17 1a10 	vmov	r1, s14
 801464c:	bb41      	cbnz	r1, 80146a0 <__kernel_tanf+0x70>
 801464e:	1c43      	adds	r3, r0, #1
 8014650:	4313      	orrs	r3, r2
 8014652:	d108      	bne.n	8014666 <__kernel_tanf+0x36>
 8014654:	f7ff fa96 	bl	8013b84 <fabsf>
 8014658:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801465c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014660:	eeb0 0a67 	vmov.f32	s0, s15
 8014664:	bd08      	pop	{r3, pc}
 8014666:	2801      	cmp	r0, #1
 8014668:	d0fa      	beq.n	8014660 <__kernel_tanf+0x30>
 801466a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801466e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014672:	e7f5      	b.n	8014660 <__kernel_tanf+0x30>
 8014674:	494c      	ldr	r1, [pc, #304]	@ (80147a8 <__kernel_tanf+0x178>)
 8014676:	428a      	cmp	r2, r1
 8014678:	d312      	bcc.n	80146a0 <__kernel_tanf+0x70>
 801467a:	2b00      	cmp	r3, #0
 801467c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80147ac <__kernel_tanf+0x17c>
 8014680:	bfb8      	it	lt
 8014682:	eef1 7a40 	vneglt.f32	s15, s0
 8014686:	ee37 7a67 	vsub.f32	s14, s14, s15
 801468a:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80147b0 <__kernel_tanf+0x180>
 801468e:	bfb8      	it	lt
 8014690:	eef1 0a60 	vneglt.f32	s1, s1
 8014694:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014698:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80147b4 <__kernel_tanf+0x184>
 801469c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80146a0:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80146a4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80147b8 <__kernel_tanf+0x188>
 80146a8:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 80147bc <__kernel_tanf+0x18c>
 80146ac:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 80147c0 <__kernel_tanf+0x190>
 80146b0:	493d      	ldr	r1, [pc, #244]	@ (80147a8 <__kernel_tanf+0x178>)
 80146b2:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80146b6:	428a      	cmp	r2, r1
 80146b8:	eea7 6a25 	vfma.f32	s12, s14, s11
 80146bc:	eddf 5a41 	vldr	s11, [pc, #260]	@ 80147c4 <__kernel_tanf+0x194>
 80146c0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80146c4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80147c8 <__kernel_tanf+0x198>
 80146c8:	eea5 6a87 	vfma.f32	s12, s11, s14
 80146cc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80147cc <__kernel_tanf+0x19c>
 80146d0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80146d4:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80147d0 <__kernel_tanf+0x1a0>
 80146d8:	eea5 6a87 	vfma.f32	s12, s11, s14
 80146dc:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80147d4 <__kernel_tanf+0x1a4>
 80146e0:	eee7 5a05 	vfma.f32	s11, s14, s10
 80146e4:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80147d8 <__kernel_tanf+0x1a8>
 80146e8:	eea5 5a87 	vfma.f32	s10, s11, s14
 80146ec:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80147dc <__kernel_tanf+0x1ac>
 80146f0:	eee5 5a07 	vfma.f32	s11, s10, s14
 80146f4:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80147e0 <__kernel_tanf+0x1b0>
 80146f8:	eea5 5a87 	vfma.f32	s10, s11, s14
 80146fc:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80147e4 <__kernel_tanf+0x1b4>
 8014700:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014704:	eeb0 7a46 	vmov.f32	s14, s12
 8014708:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801470c:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8014710:	eeb0 6a60 	vmov.f32	s12, s1
 8014714:	eea7 6a05 	vfma.f32	s12, s14, s10
 8014718:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80147e8 <__kernel_tanf+0x1b8>
 801471c:	eee6 0a26 	vfma.f32	s1, s12, s13
 8014720:	eee5 0a07 	vfma.f32	s1, s10, s14
 8014724:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8014728:	d31d      	bcc.n	8014766 <__kernel_tanf+0x136>
 801472a:	ee07 0a10 	vmov	s14, r0
 801472e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014732:	ee26 5a06 	vmul.f32	s10, s12, s12
 8014736:	ee36 6a07 	vadd.f32	s12, s12, s14
 801473a:	179b      	asrs	r3, r3, #30
 801473c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8014740:	f003 0302 	and.w	r3, r3, #2
 8014744:	f1c3 0301 	rsb	r3, r3, #1
 8014748:	ee06 3a90 	vmov	s13, r3
 801474c:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8014750:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8014754:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014758:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801475c:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8014760:	ee66 7a87 	vmul.f32	s15, s13, s14
 8014764:	e77c      	b.n	8014660 <__kernel_tanf+0x30>
 8014766:	2801      	cmp	r0, #1
 8014768:	d01b      	beq.n	80147a2 <__kernel_tanf+0x172>
 801476a:	4b20      	ldr	r3, [pc, #128]	@ (80147ec <__kernel_tanf+0x1bc>)
 801476c:	ee16 2a10 	vmov	r2, s12
 8014770:	401a      	ands	r2, r3
 8014772:	ee05 2a90 	vmov	s11, r2
 8014776:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801477a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801477e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8014782:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8014786:	eec7 6a86 	vdiv.f32	s13, s15, s12
 801478a:	ee16 2a90 	vmov	r2, s13
 801478e:	4013      	ands	r3, r2
 8014790:	ee07 3a90 	vmov	s15, r3
 8014794:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014798:	eea0 7aa7 	vfma.f32	s14, s1, s15
 801479c:	eee7 7a26 	vfma.f32	s15, s14, s13
 80147a0:	e75e      	b.n	8014660 <__kernel_tanf+0x30>
 80147a2:	eef0 7a46 	vmov.f32	s15, s12
 80147a6:	e75b      	b.n	8014660 <__kernel_tanf+0x30>
 80147a8:	3f2ca140 	.word	0x3f2ca140
 80147ac:	3f490fda 	.word	0x3f490fda
 80147b0:	33222168 	.word	0x33222168
 80147b4:	00000000 	.word	0x00000000
 80147b8:	b79bae5f 	.word	0xb79bae5f
 80147bc:	38a3f445 	.word	0x38a3f445
 80147c0:	37d95384 	.word	0x37d95384
 80147c4:	3a1a26c8 	.word	0x3a1a26c8
 80147c8:	3b6b6916 	.word	0x3b6b6916
 80147cc:	3cb327a4 	.word	0x3cb327a4
 80147d0:	3e088889 	.word	0x3e088889
 80147d4:	3895c07a 	.word	0x3895c07a
 80147d8:	398137b9 	.word	0x398137b9
 80147dc:	3abede48 	.word	0x3abede48
 80147e0:	3c11371f 	.word	0x3c11371f
 80147e4:	3d5d0dd1 	.word	0x3d5d0dd1
 80147e8:	3eaaaaab 	.word	0x3eaaaaab
 80147ec:	fffff000 	.word	0xfffff000

080147f0 <__ieee754_asinf>:
 80147f0:	b538      	push	{r3, r4, r5, lr}
 80147f2:	ee10 5a10 	vmov	r5, s0
 80147f6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80147fa:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80147fe:	ed2d 8b04 	vpush	{d8-d9}
 8014802:	d10c      	bne.n	801481e <__ieee754_asinf+0x2e>
 8014804:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014978 <__ieee754_asinf+0x188>
 8014808:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801497c <__ieee754_asinf+0x18c>
 801480c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014810:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014814:	eeb0 0a67 	vmov.f32	s0, s15
 8014818:	ecbd 8b04 	vpop	{d8-d9}
 801481c:	bd38      	pop	{r3, r4, r5, pc}
 801481e:	d904      	bls.n	801482a <__ieee754_asinf+0x3a>
 8014820:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014824:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014828:	e7f6      	b.n	8014818 <__ieee754_asinf+0x28>
 801482a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801482e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8014832:	d20b      	bcs.n	801484c <__ieee754_asinf+0x5c>
 8014834:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8014838:	d252      	bcs.n	80148e0 <__ieee754_asinf+0xf0>
 801483a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8014980 <__ieee754_asinf+0x190>
 801483e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8014842:	eef4 7ae8 	vcmpe.f32	s15, s17
 8014846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801484a:	dce5      	bgt.n	8014818 <__ieee754_asinf+0x28>
 801484c:	f7ff f99a 	bl	8013b84 <fabsf>
 8014850:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8014854:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014858:	ee28 8a27 	vmul.f32	s16, s16, s15
 801485c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014984 <__ieee754_asinf+0x194>
 8014860:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014988 <__ieee754_asinf+0x198>
 8014864:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801498c <__ieee754_asinf+0x19c>
 8014868:	eea8 7a27 	vfma.f32	s14, s16, s15
 801486c:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014990 <__ieee754_asinf+0x1a0>
 8014870:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014874:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8014994 <__ieee754_asinf+0x1a4>
 8014878:	eea7 7a88 	vfma.f32	s14, s15, s16
 801487c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014998 <__ieee754_asinf+0x1a8>
 8014880:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014884:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801499c <__ieee754_asinf+0x1ac>
 8014888:	eea7 9a88 	vfma.f32	s18, s15, s16
 801488c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80149a0 <__ieee754_asinf+0x1b0>
 8014890:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014894:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80149a4 <__ieee754_asinf+0x1b4>
 8014898:	eea7 7a88 	vfma.f32	s14, s15, s16
 801489c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80149a8 <__ieee754_asinf+0x1b8>
 80148a0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80148a4:	eeb0 0a48 	vmov.f32	s0, s16
 80148a8:	eee7 8a88 	vfma.f32	s17, s15, s16
 80148ac:	f000 fb28 	bl	8014f00 <__ieee754_sqrtf>
 80148b0:	4b3e      	ldr	r3, [pc, #248]	@ (80149ac <__ieee754_asinf+0x1bc>)
 80148b2:	ee29 9a08 	vmul.f32	s18, s18, s16
 80148b6:	429c      	cmp	r4, r3
 80148b8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80148bc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80148c0:	d93d      	bls.n	801493e <__ieee754_asinf+0x14e>
 80148c2:	eea0 0a06 	vfma.f32	s0, s0, s12
 80148c6:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 80149b0 <__ieee754_asinf+0x1c0>
 80148ca:	eee0 7a26 	vfma.f32	s15, s0, s13
 80148ce:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801497c <__ieee754_asinf+0x18c>
 80148d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80148d6:	2d00      	cmp	r5, #0
 80148d8:	bfd8      	it	le
 80148da:	eeb1 0a40 	vnegle.f32	s0, s0
 80148de:	e79b      	b.n	8014818 <__ieee754_asinf+0x28>
 80148e0:	ee60 7a00 	vmul.f32	s15, s0, s0
 80148e4:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8014988 <__ieee754_asinf+0x198>
 80148e8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8014984 <__ieee754_asinf+0x194>
 80148ec:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801499c <__ieee754_asinf+0x1ac>
 80148f0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80148f4:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014990 <__ieee754_asinf+0x1a0>
 80148f8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80148fc:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8014994 <__ieee754_asinf+0x1a4>
 8014900:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014904:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014998 <__ieee754_asinf+0x1a8>
 8014908:	eee7 6a27 	vfma.f32	s13, s14, s15
 801490c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801498c <__ieee754_asinf+0x19c>
 8014910:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014914:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80149a0 <__ieee754_asinf+0x1b0>
 8014918:	eee7 6a86 	vfma.f32	s13, s15, s12
 801491c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 80149a4 <__ieee754_asinf+0x1b4>
 8014920:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8014924:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80149a8 <__ieee754_asinf+0x1b8>
 8014928:	eee6 6a27 	vfma.f32	s13, s12, s15
 801492c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014930:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8014934:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8014938:	eea0 0a27 	vfma.f32	s0, s0, s15
 801493c:	e76c      	b.n	8014818 <__ieee754_asinf+0x28>
 801493e:	ee10 3a10 	vmov	r3, s0
 8014942:	f36f 030b 	bfc	r3, #0, #12
 8014946:	ee07 3a10 	vmov	s14, r3
 801494a:	eea7 8a47 	vfms.f32	s16, s14, s14
 801494e:	ee70 5a00 	vadd.f32	s11, s0, s0
 8014952:	ee30 0a07 	vadd.f32	s0, s0, s14
 8014956:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014978 <__ieee754_asinf+0x188>
 801495a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801495e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80149b4 <__ieee754_asinf+0x1c4>
 8014962:	eee5 7a66 	vfms.f32	s15, s10, s13
 8014966:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801496a:	eeb0 6a40 	vmov.f32	s12, s0
 801496e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8014972:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014976:	e7ac      	b.n	80148d2 <__ieee754_asinf+0xe2>
 8014978:	b33bbd2e 	.word	0xb33bbd2e
 801497c:	3fc90fdb 	.word	0x3fc90fdb
 8014980:	7149f2ca 	.word	0x7149f2ca
 8014984:	3a4f7f04 	.word	0x3a4f7f04
 8014988:	3811ef08 	.word	0x3811ef08
 801498c:	3e2aaaab 	.word	0x3e2aaaab
 8014990:	bd241146 	.word	0xbd241146
 8014994:	3e4e0aa8 	.word	0x3e4e0aa8
 8014998:	bea6b090 	.word	0xbea6b090
 801499c:	3d9dc62e 	.word	0x3d9dc62e
 80149a0:	bf303361 	.word	0xbf303361
 80149a4:	4001572d 	.word	0x4001572d
 80149a8:	c019d139 	.word	0xc019d139
 80149ac:	3f799999 	.word	0x3f799999
 80149b0:	333bbd2e 	.word	0x333bbd2e
 80149b4:	3f490fdb 	.word	0x3f490fdb

080149b8 <__ieee754_atan2f>:
 80149b8:	ee10 2a90 	vmov	r2, s1
 80149bc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80149c0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80149c4:	b510      	push	{r4, lr}
 80149c6:	eef0 7a40 	vmov.f32	s15, s0
 80149ca:	d806      	bhi.n	80149da <__ieee754_atan2f+0x22>
 80149cc:	ee10 0a10 	vmov	r0, s0
 80149d0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80149d4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80149d8:	d904      	bls.n	80149e4 <__ieee754_atan2f+0x2c>
 80149da:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80149de:	eeb0 0a67 	vmov.f32	s0, s15
 80149e2:	bd10      	pop	{r4, pc}
 80149e4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80149e8:	d103      	bne.n	80149f2 <__ieee754_atan2f+0x3a>
 80149ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80149ee:	f000 b9b3 	b.w	8014d58 <atanf>
 80149f2:	1794      	asrs	r4, r2, #30
 80149f4:	f004 0402 	and.w	r4, r4, #2
 80149f8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80149fc:	b943      	cbnz	r3, 8014a10 <__ieee754_atan2f+0x58>
 80149fe:	2c02      	cmp	r4, #2
 8014a00:	d05e      	beq.n	8014ac0 <__ieee754_atan2f+0x108>
 8014a02:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014ad4 <__ieee754_atan2f+0x11c>
 8014a06:	2c03      	cmp	r4, #3
 8014a08:	bf08      	it	eq
 8014a0a:	eef0 7a47 	vmoveq.f32	s15, s14
 8014a0e:	e7e6      	b.n	80149de <__ieee754_atan2f+0x26>
 8014a10:	b941      	cbnz	r1, 8014a24 <__ieee754_atan2f+0x6c>
 8014a12:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8014ad8 <__ieee754_atan2f+0x120>
 8014a16:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014adc <__ieee754_atan2f+0x124>
 8014a1a:	2800      	cmp	r0, #0
 8014a1c:	bfa8      	it	ge
 8014a1e:	eef0 7a47 	vmovge.f32	s15, s14
 8014a22:	e7dc      	b.n	80149de <__ieee754_atan2f+0x26>
 8014a24:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014a28:	d110      	bne.n	8014a4c <__ieee754_atan2f+0x94>
 8014a2a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014a2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8014a32:	d107      	bne.n	8014a44 <__ieee754_atan2f+0x8c>
 8014a34:	2c02      	cmp	r4, #2
 8014a36:	d846      	bhi.n	8014ac6 <__ieee754_atan2f+0x10e>
 8014a38:	4b29      	ldr	r3, [pc, #164]	@ (8014ae0 <__ieee754_atan2f+0x128>)
 8014a3a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014a3e:	edd3 7a00 	vldr	s15, [r3]
 8014a42:	e7cc      	b.n	80149de <__ieee754_atan2f+0x26>
 8014a44:	2c02      	cmp	r4, #2
 8014a46:	d841      	bhi.n	8014acc <__ieee754_atan2f+0x114>
 8014a48:	4b26      	ldr	r3, [pc, #152]	@ (8014ae4 <__ieee754_atan2f+0x12c>)
 8014a4a:	e7f6      	b.n	8014a3a <__ieee754_atan2f+0x82>
 8014a4c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014a50:	d0df      	beq.n	8014a12 <__ieee754_atan2f+0x5a>
 8014a52:	1a5b      	subs	r3, r3, r1
 8014a54:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8014a58:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014a5c:	da1a      	bge.n	8014a94 <__ieee754_atan2f+0xdc>
 8014a5e:	2a00      	cmp	r2, #0
 8014a60:	da01      	bge.n	8014a66 <__ieee754_atan2f+0xae>
 8014a62:	313c      	adds	r1, #60	@ 0x3c
 8014a64:	db19      	blt.n	8014a9a <__ieee754_atan2f+0xe2>
 8014a66:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014a6a:	f7ff f88b 	bl	8013b84 <fabsf>
 8014a6e:	f000 f973 	bl	8014d58 <atanf>
 8014a72:	eef0 7a40 	vmov.f32	s15, s0
 8014a76:	2c01      	cmp	r4, #1
 8014a78:	d012      	beq.n	8014aa0 <__ieee754_atan2f+0xe8>
 8014a7a:	2c02      	cmp	r4, #2
 8014a7c:	d017      	beq.n	8014aae <__ieee754_atan2f+0xf6>
 8014a7e:	2c00      	cmp	r4, #0
 8014a80:	d0ad      	beq.n	80149de <__ieee754_atan2f+0x26>
 8014a82:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014ae8 <__ieee754_atan2f+0x130>
 8014a86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014a8a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8014aec <__ieee754_atan2f+0x134>
 8014a8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014a92:	e7a4      	b.n	80149de <__ieee754_atan2f+0x26>
 8014a94:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8014adc <__ieee754_atan2f+0x124>
 8014a98:	e7ed      	b.n	8014a76 <__ieee754_atan2f+0xbe>
 8014a9a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014af0 <__ieee754_atan2f+0x138>
 8014a9e:	e7ea      	b.n	8014a76 <__ieee754_atan2f+0xbe>
 8014aa0:	ee17 3a90 	vmov	r3, s15
 8014aa4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014aa8:	ee07 3a90 	vmov	s15, r3
 8014aac:	e797      	b.n	80149de <__ieee754_atan2f+0x26>
 8014aae:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8014ae8 <__ieee754_atan2f+0x130>
 8014ab2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014ab6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8014aec <__ieee754_atan2f+0x134>
 8014aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014abe:	e78e      	b.n	80149de <__ieee754_atan2f+0x26>
 8014ac0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8014aec <__ieee754_atan2f+0x134>
 8014ac4:	e78b      	b.n	80149de <__ieee754_atan2f+0x26>
 8014ac6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8014af4 <__ieee754_atan2f+0x13c>
 8014aca:	e788      	b.n	80149de <__ieee754_atan2f+0x26>
 8014acc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014af0 <__ieee754_atan2f+0x138>
 8014ad0:	e785      	b.n	80149de <__ieee754_atan2f+0x26>
 8014ad2:	bf00      	nop
 8014ad4:	c0490fdb 	.word	0xc0490fdb
 8014ad8:	bfc90fdb 	.word	0xbfc90fdb
 8014adc:	3fc90fdb 	.word	0x3fc90fdb
 8014ae0:	080156a4 	.word	0x080156a4
 8014ae4:	08015698 	.word	0x08015698
 8014ae8:	33bbbd2e 	.word	0x33bbbd2e
 8014aec:	40490fdb 	.word	0x40490fdb
 8014af0:	00000000 	.word	0x00000000
 8014af4:	3f490fdb 	.word	0x3f490fdb

08014af8 <__ieee754_rem_pio2f>:
 8014af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014afa:	ee10 6a10 	vmov	r6, s0
 8014afe:	4b88      	ldr	r3, [pc, #544]	@ (8014d20 <__ieee754_rem_pio2f+0x228>)
 8014b00:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8014b04:	429d      	cmp	r5, r3
 8014b06:	b087      	sub	sp, #28
 8014b08:	4604      	mov	r4, r0
 8014b0a:	d805      	bhi.n	8014b18 <__ieee754_rem_pio2f+0x20>
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	ed80 0a00 	vstr	s0, [r0]
 8014b12:	6043      	str	r3, [r0, #4]
 8014b14:	2000      	movs	r0, #0
 8014b16:	e022      	b.n	8014b5e <__ieee754_rem_pio2f+0x66>
 8014b18:	4b82      	ldr	r3, [pc, #520]	@ (8014d24 <__ieee754_rem_pio2f+0x22c>)
 8014b1a:	429d      	cmp	r5, r3
 8014b1c:	d83a      	bhi.n	8014b94 <__ieee754_rem_pio2f+0x9c>
 8014b1e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014b22:	2e00      	cmp	r6, #0
 8014b24:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8014d28 <__ieee754_rem_pio2f+0x230>
 8014b28:	4a80      	ldr	r2, [pc, #512]	@ (8014d2c <__ieee754_rem_pio2f+0x234>)
 8014b2a:	f023 030f 	bic.w	r3, r3, #15
 8014b2e:	dd18      	ble.n	8014b62 <__ieee754_rem_pio2f+0x6a>
 8014b30:	4293      	cmp	r3, r2
 8014b32:	ee70 7a47 	vsub.f32	s15, s0, s14
 8014b36:	bf09      	itett	eq
 8014b38:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8014d30 <__ieee754_rem_pio2f+0x238>
 8014b3c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8014d34 <__ieee754_rem_pio2f+0x23c>
 8014b40:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8014d38 <__ieee754_rem_pio2f+0x240>
 8014b44:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8014b48:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8014b4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014b50:	ed80 7a00 	vstr	s14, [r0]
 8014b54:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014b58:	edc0 7a01 	vstr	s15, [r0, #4]
 8014b5c:	2001      	movs	r0, #1
 8014b5e:	b007      	add	sp, #28
 8014b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014b62:	4293      	cmp	r3, r2
 8014b64:	ee70 7a07 	vadd.f32	s15, s0, s14
 8014b68:	bf09      	itett	eq
 8014b6a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8014d30 <__ieee754_rem_pio2f+0x238>
 8014b6e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8014d34 <__ieee754_rem_pio2f+0x23c>
 8014b72:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8014d38 <__ieee754_rem_pio2f+0x240>
 8014b76:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8014b7a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014b7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014b82:	ed80 7a00 	vstr	s14, [r0]
 8014b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014b8a:	edc0 7a01 	vstr	s15, [r0, #4]
 8014b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8014b92:	e7e4      	b.n	8014b5e <__ieee754_rem_pio2f+0x66>
 8014b94:	4b69      	ldr	r3, [pc, #420]	@ (8014d3c <__ieee754_rem_pio2f+0x244>)
 8014b96:	429d      	cmp	r5, r3
 8014b98:	d873      	bhi.n	8014c82 <__ieee754_rem_pio2f+0x18a>
 8014b9a:	f7fe fff3 	bl	8013b84 <fabsf>
 8014b9e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8014d40 <__ieee754_rem_pio2f+0x248>
 8014ba2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014ba6:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014baa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014bae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014bb2:	ee17 0a90 	vmov	r0, s15
 8014bb6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014d28 <__ieee754_rem_pio2f+0x230>
 8014bba:	eea7 0a67 	vfms.f32	s0, s14, s15
 8014bbe:	281f      	cmp	r0, #31
 8014bc0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014d34 <__ieee754_rem_pio2f+0x23c>
 8014bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014bc8:	eeb1 6a47 	vneg.f32	s12, s14
 8014bcc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014bd0:	ee16 1a90 	vmov	r1, s13
 8014bd4:	dc09      	bgt.n	8014bea <__ieee754_rem_pio2f+0xf2>
 8014bd6:	4a5b      	ldr	r2, [pc, #364]	@ (8014d44 <__ieee754_rem_pio2f+0x24c>)
 8014bd8:	1e47      	subs	r7, r0, #1
 8014bda:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014bde:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8014be2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8014be6:	4293      	cmp	r3, r2
 8014be8:	d107      	bne.n	8014bfa <__ieee754_rem_pio2f+0x102>
 8014bea:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8014bee:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8014bf2:	2a08      	cmp	r2, #8
 8014bf4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8014bf8:	dc14      	bgt.n	8014c24 <__ieee754_rem_pio2f+0x12c>
 8014bfa:	6021      	str	r1, [r4, #0]
 8014bfc:	ed94 7a00 	vldr	s14, [r4]
 8014c00:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014c04:	2e00      	cmp	r6, #0
 8014c06:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014c0a:	ed84 0a01 	vstr	s0, [r4, #4]
 8014c0e:	daa6      	bge.n	8014b5e <__ieee754_rem_pio2f+0x66>
 8014c10:	eeb1 7a47 	vneg.f32	s14, s14
 8014c14:	eeb1 0a40 	vneg.f32	s0, s0
 8014c18:	ed84 7a00 	vstr	s14, [r4]
 8014c1c:	ed84 0a01 	vstr	s0, [r4, #4]
 8014c20:	4240      	negs	r0, r0
 8014c22:	e79c      	b.n	8014b5e <__ieee754_rem_pio2f+0x66>
 8014c24:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8014d30 <__ieee754_rem_pio2f+0x238>
 8014c28:	eef0 6a40 	vmov.f32	s13, s0
 8014c2c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8014c30:	ee70 7a66 	vsub.f32	s15, s0, s13
 8014c34:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014c38:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014d38 <__ieee754_rem_pio2f+0x240>
 8014c3c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8014c40:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8014c44:	ee15 2a90 	vmov	r2, s11
 8014c48:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014c4c:	1a5b      	subs	r3, r3, r1
 8014c4e:	2b19      	cmp	r3, #25
 8014c50:	dc04      	bgt.n	8014c5c <__ieee754_rem_pio2f+0x164>
 8014c52:	edc4 5a00 	vstr	s11, [r4]
 8014c56:	eeb0 0a66 	vmov.f32	s0, s13
 8014c5a:	e7cf      	b.n	8014bfc <__ieee754_rem_pio2f+0x104>
 8014c5c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8014d48 <__ieee754_rem_pio2f+0x250>
 8014c60:	eeb0 0a66 	vmov.f32	s0, s13
 8014c64:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014c68:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8014c6c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8014d4c <__ieee754_rem_pio2f+0x254>
 8014c70:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014c74:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014c78:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014c7c:	ed84 7a00 	vstr	s14, [r4]
 8014c80:	e7bc      	b.n	8014bfc <__ieee754_rem_pio2f+0x104>
 8014c82:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8014c86:	d306      	bcc.n	8014c96 <__ieee754_rem_pio2f+0x19e>
 8014c88:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014c8c:	edc0 7a01 	vstr	s15, [r0, #4]
 8014c90:	edc0 7a00 	vstr	s15, [r0]
 8014c94:	e73e      	b.n	8014b14 <__ieee754_rem_pio2f+0x1c>
 8014c96:	15ea      	asrs	r2, r5, #23
 8014c98:	3a86      	subs	r2, #134	@ 0x86
 8014c9a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8014c9e:	ee07 3a90 	vmov	s15, r3
 8014ca2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014ca6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8014d50 <__ieee754_rem_pio2f+0x258>
 8014caa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014cae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014cb2:	ed8d 7a03 	vstr	s14, [sp, #12]
 8014cb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014cba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014cbe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014cc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014cc6:	ed8d 7a04 	vstr	s14, [sp, #16]
 8014cca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014cce:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cd6:	edcd 7a05 	vstr	s15, [sp, #20]
 8014cda:	d11e      	bne.n	8014d1a <__ieee754_rem_pio2f+0x222>
 8014cdc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8014ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ce4:	bf0c      	ite	eq
 8014ce6:	2301      	moveq	r3, #1
 8014ce8:	2302      	movne	r3, #2
 8014cea:	491a      	ldr	r1, [pc, #104]	@ (8014d54 <__ieee754_rem_pio2f+0x25c>)
 8014cec:	9101      	str	r1, [sp, #4]
 8014cee:	2102      	movs	r1, #2
 8014cf0:	9100      	str	r1, [sp, #0]
 8014cf2:	a803      	add	r0, sp, #12
 8014cf4:	4621      	mov	r1, r4
 8014cf6:	f000 f907 	bl	8014f08 <__kernel_rem_pio2f>
 8014cfa:	2e00      	cmp	r6, #0
 8014cfc:	f6bf af2f 	bge.w	8014b5e <__ieee754_rem_pio2f+0x66>
 8014d00:	edd4 7a00 	vldr	s15, [r4]
 8014d04:	eef1 7a67 	vneg.f32	s15, s15
 8014d08:	edc4 7a00 	vstr	s15, [r4]
 8014d0c:	edd4 7a01 	vldr	s15, [r4, #4]
 8014d10:	eef1 7a67 	vneg.f32	s15, s15
 8014d14:	edc4 7a01 	vstr	s15, [r4, #4]
 8014d18:	e782      	b.n	8014c20 <__ieee754_rem_pio2f+0x128>
 8014d1a:	2303      	movs	r3, #3
 8014d1c:	e7e5      	b.n	8014cea <__ieee754_rem_pio2f+0x1f2>
 8014d1e:	bf00      	nop
 8014d20:	3f490fd8 	.word	0x3f490fd8
 8014d24:	4016cbe3 	.word	0x4016cbe3
 8014d28:	3fc90f80 	.word	0x3fc90f80
 8014d2c:	3fc90fd0 	.word	0x3fc90fd0
 8014d30:	37354400 	.word	0x37354400
 8014d34:	37354443 	.word	0x37354443
 8014d38:	2e85a308 	.word	0x2e85a308
 8014d3c:	43490f80 	.word	0x43490f80
 8014d40:	3f22f984 	.word	0x3f22f984
 8014d44:	080156b0 	.word	0x080156b0
 8014d48:	2e85a300 	.word	0x2e85a300
 8014d4c:	248d3132 	.word	0x248d3132
 8014d50:	43800000 	.word	0x43800000
 8014d54:	08015730 	.word	0x08015730

08014d58 <atanf>:
 8014d58:	b538      	push	{r3, r4, r5, lr}
 8014d5a:	ee10 5a10 	vmov	r5, s0
 8014d5e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014d62:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8014d66:	eef0 7a40 	vmov.f32	s15, s0
 8014d6a:	d310      	bcc.n	8014d8e <atanf+0x36>
 8014d6c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014d70:	d904      	bls.n	8014d7c <atanf+0x24>
 8014d72:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014d76:	eeb0 0a67 	vmov.f32	s0, s15
 8014d7a:	bd38      	pop	{r3, r4, r5, pc}
 8014d7c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8014eb4 <atanf+0x15c>
 8014d80:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8014eb8 <atanf+0x160>
 8014d84:	2d00      	cmp	r5, #0
 8014d86:	bfc8      	it	gt
 8014d88:	eef0 7a47 	vmovgt.f32	s15, s14
 8014d8c:	e7f3      	b.n	8014d76 <atanf+0x1e>
 8014d8e:	4b4b      	ldr	r3, [pc, #300]	@ (8014ebc <atanf+0x164>)
 8014d90:	429c      	cmp	r4, r3
 8014d92:	d810      	bhi.n	8014db6 <atanf+0x5e>
 8014d94:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8014d98:	d20a      	bcs.n	8014db0 <atanf+0x58>
 8014d9a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014ec0 <atanf+0x168>
 8014d9e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014da2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014da6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dae:	dce2      	bgt.n	8014d76 <atanf+0x1e>
 8014db0:	f04f 33ff 	mov.w	r3, #4294967295
 8014db4:	e013      	b.n	8014dde <atanf+0x86>
 8014db6:	f7fe fee5 	bl	8013b84 <fabsf>
 8014dba:	4b42      	ldr	r3, [pc, #264]	@ (8014ec4 <atanf+0x16c>)
 8014dbc:	429c      	cmp	r4, r3
 8014dbe:	d84f      	bhi.n	8014e60 <atanf+0x108>
 8014dc0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8014dc4:	429c      	cmp	r4, r3
 8014dc6:	d841      	bhi.n	8014e4c <atanf+0xf4>
 8014dc8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8014dcc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014dd0:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014dd4:	2300      	movs	r3, #0
 8014dd6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014dda:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014dde:	1c5a      	adds	r2, r3, #1
 8014de0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8014de4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014ec8 <atanf+0x170>
 8014de8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8014ecc <atanf+0x174>
 8014dec:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8014ed0 <atanf+0x178>
 8014df0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8014df4:	eee6 5a87 	vfma.f32	s11, s13, s14
 8014df8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8014ed4 <atanf+0x17c>
 8014dfc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014e00:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014ed8 <atanf+0x180>
 8014e04:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014e08:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014edc <atanf+0x184>
 8014e0c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014e10:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8014ee0 <atanf+0x188>
 8014e14:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014e18:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8014ee4 <atanf+0x18c>
 8014e1c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014e20:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014ee8 <atanf+0x190>
 8014e24:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014e28:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8014eec <atanf+0x194>
 8014e2c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014e30:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8014ef0 <atanf+0x198>
 8014e34:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014e38:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014e3c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014e40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014e44:	d121      	bne.n	8014e8a <atanf+0x132>
 8014e46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014e4a:	e794      	b.n	8014d76 <atanf+0x1e>
 8014e4c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014e50:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014e54:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014e58:	2301      	movs	r3, #1
 8014e5a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014e5e:	e7be      	b.n	8014dde <atanf+0x86>
 8014e60:	4b24      	ldr	r3, [pc, #144]	@ (8014ef4 <atanf+0x19c>)
 8014e62:	429c      	cmp	r4, r3
 8014e64:	d80b      	bhi.n	8014e7e <atanf+0x126>
 8014e66:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014e6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014e6e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014e72:	2302      	movs	r3, #2
 8014e74:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014e78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014e7c:	e7af      	b.n	8014dde <atanf+0x86>
 8014e7e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014e82:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014e86:	2303      	movs	r3, #3
 8014e88:	e7a9      	b.n	8014dde <atanf+0x86>
 8014e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8014ef8 <atanf+0x1a0>)
 8014e8c:	491b      	ldr	r1, [pc, #108]	@ (8014efc <atanf+0x1a4>)
 8014e8e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014e92:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014e96:	edd3 6a00 	vldr	s13, [r3]
 8014e9a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014e9e:	2d00      	cmp	r5, #0
 8014ea0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014ea4:	edd2 7a00 	vldr	s15, [r2]
 8014ea8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014eac:	bfb8      	it	lt
 8014eae:	eef1 7a67 	vneglt.f32	s15, s15
 8014eb2:	e760      	b.n	8014d76 <atanf+0x1e>
 8014eb4:	bfc90fdb 	.word	0xbfc90fdb
 8014eb8:	3fc90fdb 	.word	0x3fc90fdb
 8014ebc:	3edfffff 	.word	0x3edfffff
 8014ec0:	7149f2ca 	.word	0x7149f2ca
 8014ec4:	3f97ffff 	.word	0x3f97ffff
 8014ec8:	3c8569d7 	.word	0x3c8569d7
 8014ecc:	3d4bda59 	.word	0x3d4bda59
 8014ed0:	bd6ef16b 	.word	0xbd6ef16b
 8014ed4:	3d886b35 	.word	0x3d886b35
 8014ed8:	3dba2e6e 	.word	0x3dba2e6e
 8014edc:	3e124925 	.word	0x3e124925
 8014ee0:	3eaaaaab 	.word	0x3eaaaaab
 8014ee4:	bd15a221 	.word	0xbd15a221
 8014ee8:	bd9d8795 	.word	0xbd9d8795
 8014eec:	bde38e38 	.word	0xbde38e38
 8014ef0:	be4ccccd 	.word	0xbe4ccccd
 8014ef4:	401bffff 	.word	0x401bffff
 8014ef8:	08015a58 	.word	0x08015a58
 8014efc:	08015a48 	.word	0x08015a48

08014f00 <__ieee754_sqrtf>:
 8014f00:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014f04:	4770      	bx	lr
	...

08014f08 <__kernel_rem_pio2f>:
 8014f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f0c:	ed2d 8b04 	vpush	{d8-d9}
 8014f10:	b0d9      	sub	sp, #356	@ 0x164
 8014f12:	4690      	mov	r8, r2
 8014f14:	9001      	str	r0, [sp, #4]
 8014f16:	4ab6      	ldr	r2, [pc, #728]	@ (80151f0 <__kernel_rem_pio2f+0x2e8>)
 8014f18:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8014f1a:	f118 0f04 	cmn.w	r8, #4
 8014f1e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8014f22:	460f      	mov	r7, r1
 8014f24:	f103 3bff 	add.w	fp, r3, #4294967295
 8014f28:	db26      	blt.n	8014f78 <__kernel_rem_pio2f+0x70>
 8014f2a:	f1b8 0203 	subs.w	r2, r8, #3
 8014f2e:	bf48      	it	mi
 8014f30:	f108 0204 	addmi.w	r2, r8, #4
 8014f34:	10d2      	asrs	r2, r2, #3
 8014f36:	1c55      	adds	r5, r2, #1
 8014f38:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014f3a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 8014f3e:	00e8      	lsls	r0, r5, #3
 8014f40:	eba2 060b 	sub.w	r6, r2, fp
 8014f44:	9002      	str	r0, [sp, #8]
 8014f46:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8014f4a:	eb0a 0c0b 	add.w	ip, sl, fp
 8014f4e:	ac1c      	add	r4, sp, #112	@ 0x70
 8014f50:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014f54:	2000      	movs	r0, #0
 8014f56:	4560      	cmp	r0, ip
 8014f58:	dd10      	ble.n	8014f7c <__kernel_rem_pio2f+0x74>
 8014f5a:	a91c      	add	r1, sp, #112	@ 0x70
 8014f5c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8014f60:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8014f64:	2600      	movs	r6, #0
 8014f66:	4556      	cmp	r6, sl
 8014f68:	dc24      	bgt.n	8014fb4 <__kernel_rem_pio2f+0xac>
 8014f6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014f6e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 8014f72:	4684      	mov	ip, r0
 8014f74:	2400      	movs	r4, #0
 8014f76:	e016      	b.n	8014fa6 <__kernel_rem_pio2f+0x9e>
 8014f78:	2200      	movs	r2, #0
 8014f7a:	e7dc      	b.n	8014f36 <__kernel_rem_pio2f+0x2e>
 8014f7c:	42c6      	cmn	r6, r0
 8014f7e:	bf5d      	ittte	pl
 8014f80:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8014f84:	ee07 1a90 	vmovpl	s15, r1
 8014f88:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014f8c:	eef0 7a47 	vmovmi.f32	s15, s14
 8014f90:	ece4 7a01 	vstmia	r4!, {s15}
 8014f94:	3001      	adds	r0, #1
 8014f96:	e7de      	b.n	8014f56 <__kernel_rem_pio2f+0x4e>
 8014f98:	ecfe 6a01 	vldmia	lr!, {s13}
 8014f9c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8014fa0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014fa4:	3401      	adds	r4, #1
 8014fa6:	455c      	cmp	r4, fp
 8014fa8:	ddf6      	ble.n	8014f98 <__kernel_rem_pio2f+0x90>
 8014faa:	ece9 7a01 	vstmia	r9!, {s15}
 8014fae:	3601      	adds	r6, #1
 8014fb0:	3004      	adds	r0, #4
 8014fb2:	e7d8      	b.n	8014f66 <__kernel_rem_pio2f+0x5e>
 8014fb4:	a908      	add	r1, sp, #32
 8014fb6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014fba:	9104      	str	r1, [sp, #16]
 8014fbc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014fbe:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80151fc <__kernel_rem_pio2f+0x2f4>
 8014fc2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80151f8 <__kernel_rem_pio2f+0x2f0>
 8014fc6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014fca:	9203      	str	r2, [sp, #12]
 8014fcc:	4654      	mov	r4, sl
 8014fce:	00a2      	lsls	r2, r4, #2
 8014fd0:	9205      	str	r2, [sp, #20]
 8014fd2:	aa58      	add	r2, sp, #352	@ 0x160
 8014fd4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014fd8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8014fdc:	a944      	add	r1, sp, #272	@ 0x110
 8014fde:	aa08      	add	r2, sp, #32
 8014fe0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014fe4:	4694      	mov	ip, r2
 8014fe6:	4626      	mov	r6, r4
 8014fe8:	2e00      	cmp	r6, #0
 8014fea:	dc4c      	bgt.n	8015086 <__kernel_rem_pio2f+0x17e>
 8014fec:	4628      	mov	r0, r5
 8014fee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014ff2:	f000 f9f1 	bl	80153d8 <scalbnf>
 8014ff6:	eeb0 8a40 	vmov.f32	s16, s0
 8014ffa:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8014ffe:	ee28 0a00 	vmul.f32	s0, s16, s0
 8015002:	f000 fa4f 	bl	80154a4 <floorf>
 8015006:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 801500a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801500e:	2d00      	cmp	r5, #0
 8015010:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015014:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8015018:	ee17 9a90 	vmov	r9, s15
 801501c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015020:	ee38 8a67 	vsub.f32	s16, s16, s15
 8015024:	dd41      	ble.n	80150aa <__kernel_rem_pio2f+0x1a2>
 8015026:	f104 3cff 	add.w	ip, r4, #4294967295
 801502a:	a908      	add	r1, sp, #32
 801502c:	f1c5 0e08 	rsb	lr, r5, #8
 8015030:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8015034:	fa46 f00e 	asr.w	r0, r6, lr
 8015038:	4481      	add	r9, r0
 801503a:	fa00 f00e 	lsl.w	r0, r0, lr
 801503e:	1a36      	subs	r6, r6, r0
 8015040:	f1c5 0007 	rsb	r0, r5, #7
 8015044:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8015048:	4106      	asrs	r6, r0
 801504a:	2e00      	cmp	r6, #0
 801504c:	dd3c      	ble.n	80150c8 <__kernel_rem_pio2f+0x1c0>
 801504e:	f04f 0e00 	mov.w	lr, #0
 8015052:	f109 0901 	add.w	r9, r9, #1
 8015056:	4670      	mov	r0, lr
 8015058:	4574      	cmp	r4, lr
 801505a:	dc68      	bgt.n	801512e <__kernel_rem_pio2f+0x226>
 801505c:	2d00      	cmp	r5, #0
 801505e:	dd03      	ble.n	8015068 <__kernel_rem_pio2f+0x160>
 8015060:	2d01      	cmp	r5, #1
 8015062:	d074      	beq.n	801514e <__kernel_rem_pio2f+0x246>
 8015064:	2d02      	cmp	r5, #2
 8015066:	d07d      	beq.n	8015164 <__kernel_rem_pio2f+0x25c>
 8015068:	2e02      	cmp	r6, #2
 801506a:	d12d      	bne.n	80150c8 <__kernel_rem_pio2f+0x1c0>
 801506c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8015070:	ee30 8a48 	vsub.f32	s16, s0, s16
 8015074:	b340      	cbz	r0, 80150c8 <__kernel_rem_pio2f+0x1c0>
 8015076:	4628      	mov	r0, r5
 8015078:	9306      	str	r3, [sp, #24]
 801507a:	f000 f9ad 	bl	80153d8 <scalbnf>
 801507e:	9b06      	ldr	r3, [sp, #24]
 8015080:	ee38 8a40 	vsub.f32	s16, s16, s0
 8015084:	e020      	b.n	80150c8 <__kernel_rem_pio2f+0x1c0>
 8015086:	ee60 7a28 	vmul.f32	s15, s0, s17
 801508a:	3e01      	subs	r6, #1
 801508c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015090:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015094:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8015098:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801509c:	ecac 0a01 	vstmia	ip!, {s0}
 80150a0:	ed30 0a01 	vldmdb	r0!, {s0}
 80150a4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80150a8:	e79e      	b.n	8014fe8 <__kernel_rem_pio2f+0xe0>
 80150aa:	d105      	bne.n	80150b8 <__kernel_rem_pio2f+0x1b0>
 80150ac:	1e60      	subs	r0, r4, #1
 80150ae:	a908      	add	r1, sp, #32
 80150b0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80150b4:	11f6      	asrs	r6, r6, #7
 80150b6:	e7c8      	b.n	801504a <__kernel_rem_pio2f+0x142>
 80150b8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80150bc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80150c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150c4:	da31      	bge.n	801512a <__kernel_rem_pio2f+0x222>
 80150c6:	2600      	movs	r6, #0
 80150c8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80150cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150d0:	f040 8098 	bne.w	8015204 <__kernel_rem_pio2f+0x2fc>
 80150d4:	1e60      	subs	r0, r4, #1
 80150d6:	2200      	movs	r2, #0
 80150d8:	4550      	cmp	r0, sl
 80150da:	da4b      	bge.n	8015174 <__kernel_rem_pio2f+0x26c>
 80150dc:	2a00      	cmp	r2, #0
 80150de:	d065      	beq.n	80151ac <__kernel_rem_pio2f+0x2a4>
 80150e0:	3c01      	subs	r4, #1
 80150e2:	ab08      	add	r3, sp, #32
 80150e4:	3d08      	subs	r5, #8
 80150e6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	d0f8      	beq.n	80150e0 <__kernel_rem_pio2f+0x1d8>
 80150ee:	4628      	mov	r0, r5
 80150f0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80150f4:	f000 f970 	bl	80153d8 <scalbnf>
 80150f8:	1c63      	adds	r3, r4, #1
 80150fa:	aa44      	add	r2, sp, #272	@ 0x110
 80150fc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80151fc <__kernel_rem_pio2f+0x2f4>
 8015100:	0099      	lsls	r1, r3, #2
 8015102:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015106:	4623      	mov	r3, r4
 8015108:	2b00      	cmp	r3, #0
 801510a:	f280 80a9 	bge.w	8015260 <__kernel_rem_pio2f+0x358>
 801510e:	4623      	mov	r3, r4
 8015110:	2b00      	cmp	r3, #0
 8015112:	f2c0 80c7 	blt.w	80152a4 <__kernel_rem_pio2f+0x39c>
 8015116:	aa44      	add	r2, sp, #272	@ 0x110
 8015118:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801511c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80151f4 <__kernel_rem_pio2f+0x2ec>
 8015120:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 8015124:	2000      	movs	r0, #0
 8015126:	1ae2      	subs	r2, r4, r3
 8015128:	e0b1      	b.n	801528e <__kernel_rem_pio2f+0x386>
 801512a:	2602      	movs	r6, #2
 801512c:	e78f      	b.n	801504e <__kernel_rem_pio2f+0x146>
 801512e:	f852 1b04 	ldr.w	r1, [r2], #4
 8015132:	b948      	cbnz	r0, 8015148 <__kernel_rem_pio2f+0x240>
 8015134:	b121      	cbz	r1, 8015140 <__kernel_rem_pio2f+0x238>
 8015136:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 801513a:	f842 1c04 	str.w	r1, [r2, #-4]
 801513e:	2101      	movs	r1, #1
 8015140:	f10e 0e01 	add.w	lr, lr, #1
 8015144:	4608      	mov	r0, r1
 8015146:	e787      	b.n	8015058 <__kernel_rem_pio2f+0x150>
 8015148:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 801514c:	e7f5      	b.n	801513a <__kernel_rem_pio2f+0x232>
 801514e:	f104 3cff 	add.w	ip, r4, #4294967295
 8015152:	aa08      	add	r2, sp, #32
 8015154:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8015158:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801515c:	a908      	add	r1, sp, #32
 801515e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8015162:	e781      	b.n	8015068 <__kernel_rem_pio2f+0x160>
 8015164:	f104 3cff 	add.w	ip, r4, #4294967295
 8015168:	aa08      	add	r2, sp, #32
 801516a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801516e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8015172:	e7f3      	b.n	801515c <__kernel_rem_pio2f+0x254>
 8015174:	a908      	add	r1, sp, #32
 8015176:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801517a:	3801      	subs	r0, #1
 801517c:	430a      	orrs	r2, r1
 801517e:	e7ab      	b.n	80150d8 <__kernel_rem_pio2f+0x1d0>
 8015180:	3201      	adds	r2, #1
 8015182:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8015186:	2e00      	cmp	r6, #0
 8015188:	d0fa      	beq.n	8015180 <__kernel_rem_pio2f+0x278>
 801518a:	9905      	ldr	r1, [sp, #20]
 801518c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8015190:	eb0d 0001 	add.w	r0, sp, r1
 8015194:	18e6      	adds	r6, r4, r3
 8015196:	a91c      	add	r1, sp, #112	@ 0x70
 8015198:	f104 0c01 	add.w	ip, r4, #1
 801519c:	384c      	subs	r0, #76	@ 0x4c
 801519e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80151a2:	4422      	add	r2, r4
 80151a4:	4562      	cmp	r2, ip
 80151a6:	da04      	bge.n	80151b2 <__kernel_rem_pio2f+0x2aa>
 80151a8:	4614      	mov	r4, r2
 80151aa:	e710      	b.n	8014fce <__kernel_rem_pio2f+0xc6>
 80151ac:	9804      	ldr	r0, [sp, #16]
 80151ae:	2201      	movs	r2, #1
 80151b0:	e7e7      	b.n	8015182 <__kernel_rem_pio2f+0x27a>
 80151b2:	9903      	ldr	r1, [sp, #12]
 80151b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80151b8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80151bc:	9105      	str	r1, [sp, #20]
 80151be:	ee07 1a90 	vmov	s15, r1
 80151c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80151c6:	2400      	movs	r4, #0
 80151c8:	ece6 7a01 	vstmia	r6!, {s15}
 80151cc:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 80151d0:	46b1      	mov	r9, r6
 80151d2:	455c      	cmp	r4, fp
 80151d4:	dd04      	ble.n	80151e0 <__kernel_rem_pio2f+0x2d8>
 80151d6:	ece0 7a01 	vstmia	r0!, {s15}
 80151da:	f10c 0c01 	add.w	ip, ip, #1
 80151de:	e7e1      	b.n	80151a4 <__kernel_rem_pio2f+0x29c>
 80151e0:	ecfe 6a01 	vldmia	lr!, {s13}
 80151e4:	ed39 7a01 	vldmdb	r9!, {s14}
 80151e8:	3401      	adds	r4, #1
 80151ea:	eee6 7a87 	vfma.f32	s15, s13, s14
 80151ee:	e7f0      	b.n	80151d2 <__kernel_rem_pio2f+0x2ca>
 80151f0:	08015a94 	.word	0x08015a94
 80151f4:	08015a68 	.word	0x08015a68
 80151f8:	43800000 	.word	0x43800000
 80151fc:	3b800000 	.word	0x3b800000
 8015200:	00000000 	.word	0x00000000
 8015204:	9b02      	ldr	r3, [sp, #8]
 8015206:	eeb0 0a48 	vmov.f32	s0, s16
 801520a:	eba3 0008 	sub.w	r0, r3, r8
 801520e:	f000 f8e3 	bl	80153d8 <scalbnf>
 8015212:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80151f8 <__kernel_rem_pio2f+0x2f0>
 8015216:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801521a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801521e:	db19      	blt.n	8015254 <__kernel_rem_pio2f+0x34c>
 8015220:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80151fc <__kernel_rem_pio2f+0x2f4>
 8015224:	ee60 7a27 	vmul.f32	s15, s0, s15
 8015228:	aa08      	add	r2, sp, #32
 801522a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801522e:	3508      	adds	r5, #8
 8015230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015234:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8015238:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801523c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015240:	ee10 3a10 	vmov	r3, s0
 8015244:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015248:	ee17 3a90 	vmov	r3, s15
 801524c:	3401      	adds	r4, #1
 801524e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015252:	e74c      	b.n	80150ee <__kernel_rem_pio2f+0x1e6>
 8015254:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015258:	aa08      	add	r2, sp, #32
 801525a:	ee10 3a10 	vmov	r3, s0
 801525e:	e7f6      	b.n	801524e <__kernel_rem_pio2f+0x346>
 8015260:	a808      	add	r0, sp, #32
 8015262:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8015266:	9001      	str	r0, [sp, #4]
 8015268:	ee07 0a90 	vmov	s15, r0
 801526c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015270:	3b01      	subs	r3, #1
 8015272:	ee67 7a80 	vmul.f32	s15, s15, s0
 8015276:	ee20 0a07 	vmul.f32	s0, s0, s14
 801527a:	ed62 7a01 	vstmdb	r2!, {s15}
 801527e:	e743      	b.n	8015108 <__kernel_rem_pio2f+0x200>
 8015280:	ecfc 6a01 	vldmia	ip!, {s13}
 8015284:	ecb5 7a01 	vldmia	r5!, {s14}
 8015288:	eee6 7a87 	vfma.f32	s15, s13, s14
 801528c:	3001      	adds	r0, #1
 801528e:	4550      	cmp	r0, sl
 8015290:	dc01      	bgt.n	8015296 <__kernel_rem_pio2f+0x38e>
 8015292:	4290      	cmp	r0, r2
 8015294:	ddf4      	ble.n	8015280 <__kernel_rem_pio2f+0x378>
 8015296:	a858      	add	r0, sp, #352	@ 0x160
 8015298:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 801529c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80152a0:	3b01      	subs	r3, #1
 80152a2:	e735      	b.n	8015110 <__kernel_rem_pio2f+0x208>
 80152a4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80152a6:	2b02      	cmp	r3, #2
 80152a8:	dc09      	bgt.n	80152be <__kernel_rem_pio2f+0x3b6>
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	dc27      	bgt.n	80152fe <__kernel_rem_pio2f+0x3f6>
 80152ae:	d040      	beq.n	8015332 <__kernel_rem_pio2f+0x42a>
 80152b0:	f009 0007 	and.w	r0, r9, #7
 80152b4:	b059      	add	sp, #356	@ 0x164
 80152b6:	ecbd 8b04 	vpop	{d8-d9}
 80152ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152be:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80152c0:	2b03      	cmp	r3, #3
 80152c2:	d1f5      	bne.n	80152b0 <__kernel_rem_pio2f+0x3a8>
 80152c4:	aa30      	add	r2, sp, #192	@ 0xc0
 80152c6:	1f0b      	subs	r3, r1, #4
 80152c8:	4413      	add	r3, r2
 80152ca:	461a      	mov	r2, r3
 80152cc:	4620      	mov	r0, r4
 80152ce:	2800      	cmp	r0, #0
 80152d0:	dc50      	bgt.n	8015374 <__kernel_rem_pio2f+0x46c>
 80152d2:	4622      	mov	r2, r4
 80152d4:	2a01      	cmp	r2, #1
 80152d6:	dc5d      	bgt.n	8015394 <__kernel_rem_pio2f+0x48c>
 80152d8:	ab30      	add	r3, sp, #192	@ 0xc0
 80152da:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 80152de:	440b      	add	r3, r1
 80152e0:	2c01      	cmp	r4, #1
 80152e2:	dc67      	bgt.n	80153b4 <__kernel_rem_pio2f+0x4ac>
 80152e4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80152e8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80152ec:	2e00      	cmp	r6, #0
 80152ee:	d167      	bne.n	80153c0 <__kernel_rem_pio2f+0x4b8>
 80152f0:	edc7 6a00 	vstr	s13, [r7]
 80152f4:	ed87 7a01 	vstr	s14, [r7, #4]
 80152f8:	edc7 7a02 	vstr	s15, [r7, #8]
 80152fc:	e7d8      	b.n	80152b0 <__kernel_rem_pio2f+0x3a8>
 80152fe:	ab30      	add	r3, sp, #192	@ 0xc0
 8015300:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 8015304:	440b      	add	r3, r1
 8015306:	4622      	mov	r2, r4
 8015308:	2a00      	cmp	r2, #0
 801530a:	da24      	bge.n	8015356 <__kernel_rem_pio2f+0x44e>
 801530c:	b34e      	cbz	r6, 8015362 <__kernel_rem_pio2f+0x45a>
 801530e:	eef1 7a47 	vneg.f32	s15, s14
 8015312:	edc7 7a00 	vstr	s15, [r7]
 8015316:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 801531a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801531e:	aa31      	add	r2, sp, #196	@ 0xc4
 8015320:	2301      	movs	r3, #1
 8015322:	429c      	cmp	r4, r3
 8015324:	da20      	bge.n	8015368 <__kernel_rem_pio2f+0x460>
 8015326:	b10e      	cbz	r6, 801532c <__kernel_rem_pio2f+0x424>
 8015328:	eef1 7a67 	vneg.f32	s15, s15
 801532c:	edc7 7a01 	vstr	s15, [r7, #4]
 8015330:	e7be      	b.n	80152b0 <__kernel_rem_pio2f+0x3a8>
 8015332:	ab30      	add	r3, sp, #192	@ 0xc0
 8015334:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8015200 <__kernel_rem_pio2f+0x2f8>
 8015338:	440b      	add	r3, r1
 801533a:	2c00      	cmp	r4, #0
 801533c:	da05      	bge.n	801534a <__kernel_rem_pio2f+0x442>
 801533e:	b10e      	cbz	r6, 8015344 <__kernel_rem_pio2f+0x43c>
 8015340:	eef1 7a67 	vneg.f32	s15, s15
 8015344:	edc7 7a00 	vstr	s15, [r7]
 8015348:	e7b2      	b.n	80152b0 <__kernel_rem_pio2f+0x3a8>
 801534a:	ed33 7a01 	vldmdb	r3!, {s14}
 801534e:	3c01      	subs	r4, #1
 8015350:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015354:	e7f1      	b.n	801533a <__kernel_rem_pio2f+0x432>
 8015356:	ed73 7a01 	vldmdb	r3!, {s15}
 801535a:	3a01      	subs	r2, #1
 801535c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015360:	e7d2      	b.n	8015308 <__kernel_rem_pio2f+0x400>
 8015362:	eef0 7a47 	vmov.f32	s15, s14
 8015366:	e7d4      	b.n	8015312 <__kernel_rem_pio2f+0x40a>
 8015368:	ecb2 7a01 	vldmia	r2!, {s14}
 801536c:	3301      	adds	r3, #1
 801536e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015372:	e7d6      	b.n	8015322 <__kernel_rem_pio2f+0x41a>
 8015374:	ed72 7a01 	vldmdb	r2!, {s15}
 8015378:	edd2 6a01 	vldr	s13, [r2, #4]
 801537c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015380:	3801      	subs	r0, #1
 8015382:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015386:	ed82 7a00 	vstr	s14, [r2]
 801538a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801538e:	edc2 7a01 	vstr	s15, [r2, #4]
 8015392:	e79c      	b.n	80152ce <__kernel_rem_pio2f+0x3c6>
 8015394:	ed73 7a01 	vldmdb	r3!, {s15}
 8015398:	edd3 6a01 	vldr	s13, [r3, #4]
 801539c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80153a0:	3a01      	subs	r2, #1
 80153a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80153a6:	ed83 7a00 	vstr	s14, [r3]
 80153aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80153ae:	edc3 7a01 	vstr	s15, [r3, #4]
 80153b2:	e78f      	b.n	80152d4 <__kernel_rem_pio2f+0x3cc>
 80153b4:	ed33 7a01 	vldmdb	r3!, {s14}
 80153b8:	3c01      	subs	r4, #1
 80153ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80153be:	e78f      	b.n	80152e0 <__kernel_rem_pio2f+0x3d8>
 80153c0:	eef1 6a66 	vneg.f32	s13, s13
 80153c4:	eeb1 7a47 	vneg.f32	s14, s14
 80153c8:	edc7 6a00 	vstr	s13, [r7]
 80153cc:	ed87 7a01 	vstr	s14, [r7, #4]
 80153d0:	eef1 7a67 	vneg.f32	s15, s15
 80153d4:	e790      	b.n	80152f8 <__kernel_rem_pio2f+0x3f0>
 80153d6:	bf00      	nop

080153d8 <scalbnf>:
 80153d8:	ee10 3a10 	vmov	r3, s0
 80153dc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80153e0:	d02b      	beq.n	801543a <scalbnf+0x62>
 80153e2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80153e6:	d302      	bcc.n	80153ee <scalbnf+0x16>
 80153e8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80153ec:	4770      	bx	lr
 80153ee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80153f2:	d123      	bne.n	801543c <scalbnf+0x64>
 80153f4:	4b24      	ldr	r3, [pc, #144]	@ (8015488 <scalbnf+0xb0>)
 80153f6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801548c <scalbnf+0xb4>
 80153fa:	4298      	cmp	r0, r3
 80153fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015400:	db17      	blt.n	8015432 <scalbnf+0x5a>
 8015402:	ee10 3a10 	vmov	r3, s0
 8015406:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801540a:	3a19      	subs	r2, #25
 801540c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8015410:	4288      	cmp	r0, r1
 8015412:	dd15      	ble.n	8015440 <scalbnf+0x68>
 8015414:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015490 <scalbnf+0xb8>
 8015418:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8015494 <scalbnf+0xbc>
 801541c:	ee10 3a10 	vmov	r3, s0
 8015420:	eeb0 7a67 	vmov.f32	s14, s15
 8015424:	2b00      	cmp	r3, #0
 8015426:	bfb8      	it	lt
 8015428:	eef0 7a66 	vmovlt.f32	s15, s13
 801542c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8015430:	4770      	bx	lr
 8015432:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015498 <scalbnf+0xc0>
 8015436:	ee27 0a80 	vmul.f32	s0, s15, s0
 801543a:	4770      	bx	lr
 801543c:	0dd2      	lsrs	r2, r2, #23
 801543e:	e7e5      	b.n	801540c <scalbnf+0x34>
 8015440:	4410      	add	r0, r2
 8015442:	28fe      	cmp	r0, #254	@ 0xfe
 8015444:	dce6      	bgt.n	8015414 <scalbnf+0x3c>
 8015446:	2800      	cmp	r0, #0
 8015448:	dd06      	ble.n	8015458 <scalbnf+0x80>
 801544a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801544e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015452:	ee00 3a10 	vmov	s0, r3
 8015456:	4770      	bx	lr
 8015458:	f110 0f16 	cmn.w	r0, #22
 801545c:	da09      	bge.n	8015472 <scalbnf+0x9a>
 801545e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015498 <scalbnf+0xc0>
 8015462:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801549c <scalbnf+0xc4>
 8015466:	ee10 3a10 	vmov	r3, s0
 801546a:	eeb0 7a67 	vmov.f32	s14, s15
 801546e:	2b00      	cmp	r3, #0
 8015470:	e7d9      	b.n	8015426 <scalbnf+0x4e>
 8015472:	3019      	adds	r0, #25
 8015474:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015478:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801547c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80154a0 <scalbnf+0xc8>
 8015480:	ee07 3a90 	vmov	s15, r3
 8015484:	e7d7      	b.n	8015436 <scalbnf+0x5e>
 8015486:	bf00      	nop
 8015488:	ffff3cb0 	.word	0xffff3cb0
 801548c:	4c000000 	.word	0x4c000000
 8015490:	7149f2ca 	.word	0x7149f2ca
 8015494:	f149f2ca 	.word	0xf149f2ca
 8015498:	0da24260 	.word	0x0da24260
 801549c:	8da24260 	.word	0x8da24260
 80154a0:	33000000 	.word	0x33000000

080154a4 <floorf>:
 80154a4:	ee10 3a10 	vmov	r3, s0
 80154a8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80154ac:	3a7f      	subs	r2, #127	@ 0x7f
 80154ae:	2a16      	cmp	r2, #22
 80154b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80154b4:	dc2b      	bgt.n	801550e <floorf+0x6a>
 80154b6:	2a00      	cmp	r2, #0
 80154b8:	da12      	bge.n	80154e0 <floorf+0x3c>
 80154ba:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015520 <floorf+0x7c>
 80154be:	ee30 0a27 	vadd.f32	s0, s0, s15
 80154c2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80154c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154ca:	dd06      	ble.n	80154da <floorf+0x36>
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	da24      	bge.n	801551a <floorf+0x76>
 80154d0:	2900      	cmp	r1, #0
 80154d2:	4b14      	ldr	r3, [pc, #80]	@ (8015524 <floorf+0x80>)
 80154d4:	bf08      	it	eq
 80154d6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80154da:	ee00 3a10 	vmov	s0, r3
 80154de:	4770      	bx	lr
 80154e0:	4911      	ldr	r1, [pc, #68]	@ (8015528 <floorf+0x84>)
 80154e2:	4111      	asrs	r1, r2
 80154e4:	420b      	tst	r3, r1
 80154e6:	d0fa      	beq.n	80154de <floorf+0x3a>
 80154e8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8015520 <floorf+0x7c>
 80154ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80154f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80154f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154f8:	ddef      	ble.n	80154da <floorf+0x36>
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	bfbe      	ittt	lt
 80154fe:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8015502:	fa40 f202 	asrlt.w	r2, r0, r2
 8015506:	189b      	addlt	r3, r3, r2
 8015508:	ea23 0301 	bic.w	r3, r3, r1
 801550c:	e7e5      	b.n	80154da <floorf+0x36>
 801550e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015512:	d3e4      	bcc.n	80154de <floorf+0x3a>
 8015514:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015518:	4770      	bx	lr
 801551a:	2300      	movs	r3, #0
 801551c:	e7dd      	b.n	80154da <floorf+0x36>
 801551e:	bf00      	nop
 8015520:	7149f2ca 	.word	0x7149f2ca
 8015524:	bf800000 	.word	0xbf800000
 8015528:	007fffff 	.word	0x007fffff

0801552c <_init>:
 801552c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801552e:	bf00      	nop
 8015530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015532:	bc08      	pop	{r3}
 8015534:	469e      	mov	lr, r3
 8015536:	4770      	bx	lr

08015538 <_fini>:
 8015538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801553a:	bf00      	nop
 801553c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801553e:	bc08      	pop	{r3}
 8015540:	469e      	mov	lr, r3
 8015542:	4770      	bx	lr
