# check_list

## Introduction

* design in ultra fast 

* design in vivado

* design in my computer

## item

* pre-design
- [x] collect data and document

- [x] set plan and check if do it
* flow-design
- [x] flow of demo to get target

- [x] flow of work to apply

- [x] flow of core to platform
* demo-design
- [x] TRL code and elaborate design check

- [x] Simulate and modelsim wave monitor

- [x] Synthesis and drc 

- [x] constraint and report timing

- [x] implement and drc

- [ ] ila and vio Simulate

- [x] bitstream and download test
* work-design
- [x] TRL code and elaborate design check

- [x] Simulate and modelsim wave monitor

- [x] Synthesis and drc 

- [x] constraint and report timing

- [x] implement and drc

- [ ] ila and vio Simulate

- [x] bitstream and download test
* core-design
- [x] TRL code and elaborate design check

- [x] Simulate and modelsim wave monitor

- [x] Synthesis and drc 

- [x] constraint and report timing

- [x] implement and drc

- [ ] ila and vio Simulate

- [x] bitstream and download test
* sum-design
- [ ] summary of demo

- [ ] summary of work 

- [x] summary of core 
