#-----------------------------------------------------------
# Vivado v2013.2
# Build 272601 by xbuild on Sat Jun 15 11:18:47 MDT 2013
# Start of session at: Tue Aug 27 20:30:14 2013
# Process ID: 6508
# Log file: C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/synth_1/ip_car_wrapper.rds
# Journal file: C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from 'F:/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest 'C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/tclapp/manifest.tcl'
source ip_car_wrapper.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7z020clg484-1
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths C:/Users/Administrator/Desktop/ZedBoard/Prj/workflow/ip_cores [current_fileset]
# add_files C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip_car.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository 'C:/Users/Administrator/Desktop/ZedBoard/Prj/workflow/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'F:/Xilinx/Vivado/2013.2/data/ip'.
# set_property is_locked true [get_files C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip_car.bd]
# read_verilog C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/imports/hdl/ip_car_wrapper.v
# read_xdc C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/constrs_1/imports/new/car.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/constrs_1/imports/new/car.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.data/wt [current_project]
# set_property parent.project_dir C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar [current_project]
# synth_design -top ip_car_wrapper -part xc7z020clg484-1
Command: synth_design -top ip_car_wrapper -part xc7z020clg484-1

Starting synthesis...

INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7
Xilinx IP preload is disabled
starting Rtl Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 242.434 ; gain = 67.453
INFO: [Synth 8-638] synthesizing module 'ip_car_wrapper' [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/imports/hdl/ip_car_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'ip_car' [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/hdl/ip_car.v:4]
INFO: [Synth 8-638] synthesizing module 'ip_car_RF_r_1_0' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_RF_r_1_0/synth/ip_car_RF_r_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'RF_r' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_RF_r_1_0/work/RF_r.srcs/sources_1/new/RF_r.v:3]
INFO: [Synth 8-638] synthesizing module 'spi' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_RF_r_1_0/work/RF_r.srcs/sources_1/new/spi.v:3]
INFO: [Synth 8-256] done synthesizing module 'spi' (1#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_RF_r_1_0/work/RF_r.srcs/sources_1/new/spi.v:3]
INFO: [Synth 8-256] done synthesizing module 'RF_r' (2#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_RF_r_1_0/work/RF_r.srcs/sources_1/new/RF_r.v:3]
INFO: [Synth 8-256] done synthesizing module 'ip_car_RF_r_1_0' (3#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_RF_r_1_0/synth/ip_car_RF_r_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ip_car_centre_1_0' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_centre_1_0/synth/ip_car_centre_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'centre' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_centre_1_0/work/centre.srcs/sources_1/new/centre.v:3]
INFO: [Synth 8-256] done synthesizing module 'centre' (4#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_centre_1_0/work/centre.srcs/sources_1/new/centre.v:3]
INFO: [Synth 8-256] done synthesizing module 'ip_car_centre_1_0' (5#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_centre_1_0/synth/ip_car_centre_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ip_car_clkdiv_1_0' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_clkdiv_1_0/synth/ip_car_clkdiv_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_clkdiv_1_0/work/clkdiv.srcs/sources_1/new/clkdiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (6#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_clkdiv_1_0/work/clkdiv.srcs/sources_1/new/clkdiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'ip_car_clkdiv_1_0' (7#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_clkdiv_1_0/synth/ip_car_clkdiv_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ip_car_motor_1_0' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_motor_1_0/synth/ip_car_motor_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'motor' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_motor_1_0/work/motor.srcs/sources_1/new/motor.v:2]
	Parameter stop bound to: 0 - type: integer 
	Parameter up bound to: 1 - type: integer 
	Parameter down bound to: 2 - type: integer 
	Parameter left bound to: 4 - type: integer 
	Parameter right bound to: 8 - type: integer 
	Parameter normal bound to: 0 - type: integer 
	Parameter fast bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'motor' (8#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_motor_1_0/work/motor.srcs/sources_1/new/motor.v:2]
INFO: [Synth 8-256] done synthesizing module 'ip_car_motor_1_0' (9#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_motor_1_0/synth/ip_car_motor_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ip_car_uart_1_0' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_uart_1_0/synth/ip_car_uart_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uart' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_uart_1_0/work/uart.srcs/sources_1/new/uart.v:3]
	Parameter hz bound to: 5208 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_uart_1_0/work/uart.srcs/sources_1/new/uart.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_uart_1_0/work/uart.srcs/sources_1/new/uart.v:45]
INFO: [Synth 8-256] done synthesizing module 'uart' (10#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_uart_1_0/work/uart.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-256] done synthesizing module 'ip_car_uart_1_0' (11#13) [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_uart_1_0/synth/ip_car_uart_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'ip_car' (12#13) [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/hdl/ip_car.v:4]
INFO: [Synth 8-256] done synthesizing module 'ip_car_wrapper' (13#13) [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/imports/hdl/ip_car_wrapper.v:3]
finished Rtl Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 264.750 ; gain = 89.770
Start RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 264.750 ; gain = 89.770
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
Loading clock regions from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from F:/Xilinx/Vivado/2013.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7
INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7
Parsing XDC File [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/constrs_1/imports/new/car.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/constrs_1/imports/new/car.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/synth_1/dont_touch.xdc]
INFO: [Device 21-24] Internal error : compareArch passed invalid architecture name: virtex7
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 94474ad1
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 604.734 ; gain = 429.754

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

INFO: [Synth 8-3888] merging register 'dir_r_reg[1:0]' into 'dir_l_reg[1:0]' in module 'motor' [c:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/sources_1/bd/ip_car/ip/ip_car_motor_1_0/work/motor.srcs/sources_1/new/motor.v:31]
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:31 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  18 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 119   
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ip_car_wrapper 
Detailed RTL Component Info : 
Module ip_car_centre_1_0 
Detailed RTL Component Info : 
Module motor 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module ip_car_motor_1_0 
Detailed RTL Component Info : 
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module ip_car 
Detailed RTL Component Info : 
Module centre 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module RF_r 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 116   
	   3 Input      1 Bit        Muxes := 4     
Module ip_car_RF_r_1_0 
Detailed RTL Component Info : 
Module clkdiv 
Detailed RTL Component Info : 
Module ip_car_uart_1_0 
Detailed RTL Component Info : 
Module ip_car_clkdiv_1_0 
Detailed RTL Component Info : 
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[1] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[2] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[3] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[4] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[5] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[6] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[7] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[8] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[9] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[10] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[11] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[12] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[13] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[14] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[15] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[16] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[17] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[18] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[19] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[20] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[21] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[22] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[23] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[24] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[25] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[26] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[27] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[28] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[29] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[30] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[31] ) is unused and will be removed from module counter__1.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[1] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[2] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[3] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[4] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[5] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[6] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[7] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[8] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[9] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[10] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[11] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[12] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[13] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[14] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[15] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[16] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[17] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[18] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[19] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[20] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[21] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[22] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[23] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[24] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[25] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[26] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[27] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[28] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[29] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[30] ) is unused and will be removed from module counter__5.
WARNING: [Synth 8-3332] Sequential element (\inst/clkdiv_reg[31] ) is unused and will be removed from module counter__5.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:31 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

info: start optimizing sub-critical range ...
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst/txdata_reg[7] ) is unused and will be removed from module ip_car_RF_r_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[8] ) is unused and will be removed from module ip_car_motor_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[7] ) is unused and will be removed from module ip_car_motor_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[4] ) is unused and will be removed from module ip_car_motor_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[3] ) is unused and will be removed from module ip_car_motor_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[2] ) is unused and will be removed from module ip_car_motor_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[1] ) is unused and will be removed from module ip_car_motor_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/value_reg[0] ) is unused and will be removed from module ip_car_motor_1_0.
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (20). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 17 flops. Number of control sets: before: 14 after: 11
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:39 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:39 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:39 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+------+-----
     |Cell  |Count
-----+------+-----
1    |BUFG  |    2
2    |CARRY4|   30
3    |INV   |    1
4    |LUT1  |   99
5    |LUT2  |   35
6    |LUT3  |   36
7    |LUT4  |   24
8    |LUT5  |   48
9    |LUT6  |  106
10   |FDRE  |  187
11   |FDSE  |    5
12   |IBUF  |   12
13   |OBUF  |   21
-----+------+-----
Report Instance Areas: 
-----+------------+-----------------+-----
     |Instance    |Module           |Cells
-----+------------+-----------------+-----
1    |top         |                 |  606
2    |  ip_car_i  |ip_car           |  572
3    |    RF_r_1  |ip_car_RF_r_1_0  |  225
4    |    centre_1|ip_car_centre_1_0|   16
5    |    clkdiv_1|ip_car_clkdiv_1_0|    2
6    |    motor_1 |ip_car_motor_1_0 |   76
7    |    uart_1  |ip_car_uart_1_0  |  253
-----+------------+-----------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:39 . Memory (MB): peak = 604.734 ; gain = 429.754
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:40 . Memory (MB): peak = 604.734 ; gain = 429.754
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 8 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2b5aa3be
45 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:40 . Memory (MB): peak = 642.910 ; gain = 417.520
# write_checkpoint ip_car_wrapper.dcp
# report_utilization -file ip_car_wrapper_utilization_synth.rpt -pb ip_car_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 642.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 20:32:09 2013...
