Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Feb 12 21:29:17 2019
| Host         : sieber running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.783      -70.940                     12                  242        0.177        0.000                      0                  242        4.500        0.000                       0                   123  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.783      -70.940                     12                  242        0.177        0.000                      0                  242        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -7.783ns,  Total Violation      -70.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.783ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.742ns  (logic 10.430ns (58.788%)  route 7.312ns (41.212%))
  Logic Levels:           34  (CARRY4=23 LUT1=1 LUT3=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.507    19.885    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.198 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.198    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.625 r  int_tx/aux0__290_carry/O[1]
                         net (fo=4, routed)           0.809    21.434    int_tx/aux0__290_carry_n_6
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.306    21.740 f  int_tx/aux[4]_i_2__0/O
                         net (fo=4, routed)           0.596    22.336    int_tx/aux[4]_i_2__0_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124    22.460 r  int_tx/aux[7]_i_4/O
                         net (fo=1, routed)           0.291    22.751    int_tx/aux[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124    22.875 r  int_tx/aux[7]_i_3/O
                         net (fo=1, routed)           0.000    22.875    int_tx/aux[7]_i_3_n_0
    SLICE_X5Y81          FDRE                                         r  int_tx/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.497    14.838    int_tx/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  int_tx/aux_reg[7]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.031    15.092    int_tx/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -22.875    
  -------------------------------------------------------------------
                         slack                                 -7.783    

Slack (VIOLATED) :        -7.560ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.518ns  (logic 10.886ns (62.142%)  route 6.632ns (37.858%))
  Logic Levels:           36  (CARRY4=25 LUT1=1 LUT3=7 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.518    19.896    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.209 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    20.209    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.742 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.742    int_tx/aux0__290_carry_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.859 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.859    int_tx/aux0__290_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.088 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.564    21.652    int_tx/aux0__290_carry__1_n_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.310    21.962 f  int_tx/aux[2]_i_8/O
                         net (fo=1, routed)           0.290    22.251    int_tx/aux[2]_i_8_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124    22.375 f  int_tx/aux[2]_i_4/O
                         net (fo=1, routed)           0.151    22.527    int_rx/div_reg[6]
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124    22.651 r  int_rx/aux[2]_i_1__0/O
                         net (fo=1, routed)           0.000    22.651    int_tx/op_reg[5]_0
    SLICE_X7Y79          FDRE                                         r  int_tx/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.837    int_tx/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  int_tx/aux_reg[2]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031    15.091    int_tx/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -22.651    
  -------------------------------------------------------------------
                         slack                                 -7.560    

Slack (VIOLATED) :        -7.382ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.336ns  (logic 10.430ns (60.163%)  route 6.906ns (39.837%))
  Logic Levels:           34  (CARRY4=23 LUT1=1 LUT3=8 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.507    19.885    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.198 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.198    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.625 f  int_tx/aux0__290_carry/O[1]
                         net (fo=4, routed)           0.809    21.434    int_tx/aux0__290_carry_n_6
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.306    21.740 r  int_tx/aux[4]_i_2__0/O
                         net (fo=4, routed)           0.330    22.070    int_tx/aux[4]_i_2__0_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.124    22.194 r  int_tx/aux[5]_i_4/O
                         net (fo=1, routed)           0.151    22.345    int_tx/aux[5]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    22.469 r  int_tx/aux[5]_i_1__0/O
                         net (fo=1, routed)           0.000    22.469    int_tx/aux[5]_i_1__0_n_0
    SLICE_X7Y77          FDRE                                         r  int_tx/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.493    14.834    int_tx/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  int_tx/aux_reg[5]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.031    15.088    int_tx/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -22.469    
  -------------------------------------------------------------------
                         slack                                 -7.382    

Slack (VIOLATED) :        -7.367ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.324ns  (logic 10.430ns (60.206%)  route 6.894ns (39.794%))
  Logic Levels:           34  (CARRY4=23 LUT1=1 LUT3=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.507    19.885    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.198 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.198    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.625 r  int_tx/aux0__290_carry/O[1]
                         net (fo=4, routed)           0.809    21.434    int_tx/aux0__290_carry_n_6
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.306    21.740 f  int_tx/aux[4]_i_2__0/O
                         net (fo=4, routed)           0.185    21.925    int_tx/aux[4]_i_2__0_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.124    22.049 r  int_tx/aux[6]_i_2__0/O
                         net (fo=1, routed)           0.284    22.333    int_tx/aux[6]_i_2__0_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    22.457 r  int_tx/aux[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.457    int_tx/aux[6]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  int_tx/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.495    14.836    int_tx/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  int_tx/aux_reg[6]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.031    15.090    int_tx/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -22.457    
  -------------------------------------------------------------------
                         slack                                 -7.367    

Slack (VIOLATED) :        -7.245ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.202ns  (logic 10.306ns (59.912%)  route 6.896ns (40.088%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.507    19.885    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.198 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.198    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.625 f  int_tx/aux0__290_carry/O[1]
                         net (fo=4, routed)           0.809    21.434    int_tx/aux0__290_carry_n_6
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.306    21.740 r  int_tx/aux[4]_i_2__0/O
                         net (fo=4, routed)           0.471    22.211    int_tx/aux[4]_i_2__0_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    22.335 r  int_tx/aux[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.335    int_tx/aux[4]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  int_tx/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.495    14.836    int_tx/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  int_tx/aux_reg[4]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.031    15.090    int_tx/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 -7.245    

Slack (VIOLATED) :        -7.240ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.198ns  (logic 10.430ns (60.647%)  route 6.768ns (39.353%))
  Logic Levels:           34  (CARRY4=23 LUT1=1 LUT3=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.507    19.885    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.198 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.198    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.625 f  int_tx/aux0__290_carry/O[1]
                         net (fo=4, routed)           0.456    21.080    int_tx/aux0__290_carry_n_6
    SLICE_X7Y78          LUT4 (Prop_lut4_I2_O)        0.306    21.386 r  int_tx/aux[3]_i_10/O
                         net (fo=1, routed)           0.409    21.795    int_tx/aux[3]_i_10_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124    21.919 f  int_tx/aux[3]_i_3__0/O
                         net (fo=1, routed)           0.287    22.207    int_tx/aux[3]_i_3__0_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    22.331 r  int_tx/aux[3]_i_1__0/O
                         net (fo=1, routed)           0.000    22.331    int_tx/aux[3]_i_1__0_n_0
    SLICE_X7Y78          FDRE                                         r  int_tx/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.495    14.836    int_tx/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  int_tx/aux_reg[3]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.032    15.091    int_tx/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -22.331    
  -------------------------------------------------------------------
                         slack                                 -7.240    

Slack (VIOLATED) :        -7.073ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.029ns  (logic 10.762ns (63.199%)  route 6.267ns (36.801%))
  Logic Levels:           35  (CARRY4=25 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[6]/Q
                         net (fo=52, routed)          0.609     6.260    int_tx/div_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.767 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.767    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  int_tx/aux_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.881    int_tx/aux_reg[7]_i_5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.152 f  int_tx/aux0_carry__1_i_7/CO[0]
                         net (fo=9, routed)           0.603     7.754    int_tx/aux0_carry__1_i_7_n_3
    SLICE_X4Y72          LUT1 (Prop_lut1_I0_O)        0.373     8.127 r  int_tx/aux0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.127    int_tx/aux0_carry__1_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.525 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.963     9.488    int_tx/aux0_carry__1_n_0
    SLICE_X5Y70          LUT3 (Prop_lut3_I0_O)        0.124     9.612 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.612    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.144 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.144    int_tx/aux0__32_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/aux0__32_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.486 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.503    10.989    int_tx/aux0__32_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.313    11.302 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.302    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.835 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.835    int_tx/aux0__75_carry_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.952    int_tx/aux0__75_carry__0_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.611    12.791    int_tx/aux0__75_carry__1_n_1
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.310    13.101 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.101    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.633 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.633    int_tx/aux0__118_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.756    int_tx/aux0__118_carry__0_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.984 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.560    14.545    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y75          LUT3 (Prop_lut3_I0_O)        0.313    14.858 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.858    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.408 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    int_tx/aux0__161_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.750 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.625    16.375    int_tx/aux0__161_carry__1_n_1
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.313    16.688 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    16.688    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.221 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.221    int_tx/aux0__204_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.338    int_tx/aux0__204_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.567 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.626    18.193    int_tx/aux0__204_carry__1_n_1
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.310    18.503 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.503    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.035 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.035    int_tx/aux0__247_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.149 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    int_tx/aux0__247_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.377 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.518    19.896    int_tx/aux0__247_carry__1_n_1
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.313    20.209 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    20.209    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.742 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.742    int_tx/aux0__290_carry_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.859 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.859    int_tx/aux0__290_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.088 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.353    21.441    int_tx/aux0__290_carry__1_n_1
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.310    21.751 f  int_tx/aux[1]_i_4/O
                         net (fo=1, routed)           0.287    22.038    int_rx/div_reg[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    22.162 r  int_rx/aux[1]_i_1__0/O
                         net (fo=1, routed)           0.000    22.162    int_tx/op_reg[2]_1
    SLICE_X7Y80          FDRE                                         r  int_tx/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.837    int_tx/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  int_tx/aux_reg[1]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.029    15.089    int_tx/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -22.162    
  -------------------------------------------------------------------
                         slack                                 -7.073    

Slack (VIOLATED) :        -5.538ns  (required time - arrival time)
  Source:                 int_tx/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.496ns  (logic 8.708ns (56.197%)  route 6.788ns (43.803%))
  Logic Levels:           26  (CARRY4=19 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[0]/Q
                         net (fo=39, routed)          1.496     7.147    int_tx/div_reg_n_0_[0]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.271 r  int_tx/state_reg2__3_carry_i_7/O
                         net (fo=1, routed)           0.423     7.694    int_tx/state_reg2__3_carry_i_7_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.350 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.350    int_tx/state_reg2__3_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=13, routed)          0.837     9.301    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.896 r  int_tx/dig_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.896    int_tx/dig_reg[5]_i_4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  int_tx/dig_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    int_tx/dig_reg[5]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    10.294 r  int_tx/dig_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          0.799    11.093    int_tx/dig_reg[5]_i_1_n_3
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.367    11.460 r  int_tx/dig[4]_i_10/O
                         net (fo=1, routed)           0.000    11.460    int_tx/dig[4]_i_10_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.858 r  int_tx/dig_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.858    int_tx/dig_reg[4]_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  int_tx/dig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.972    int_tx/dig_reg[4]_i_2_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    12.265 r  int_tx/dig_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          0.687    12.952    int_tx/dig_reg[4]_i_1_n_3
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.373    13.325 r  int_tx/dig[3]_i_11/O
                         net (fo=1, routed)           0.000    13.325    int_tx/dig[3]_i_11_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.858 r  int_tx/dig_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.858    int_tx/dig_reg[3]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.975 r  int_tx/dig_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.975    int_tx/dig_reg[3]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.256 r  int_tx/dig_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          0.571    14.827    int_tx/dig_reg[3]_i_1_n_3
    SLICE_X1Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.650 r  int_tx/state_reg2__165_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.650    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.764 r  int_tx/dig_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.764    int_tx/dig_reg[2]_i_2_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    16.057 r  int_tx/dig_reg[2]_i_1/CO[0]
                         net (fo=13, routed)          0.525    16.583    int_tx/dig_reg[2]_i_1_n_3
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.373    16.956 r  int_tx/state_reg2__165_carry_i_9/O
                         net (fo=1, routed)           0.000    16.956    int_tx/state_reg2__165_carry_i_9_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.506 r  int_tx/state_reg2__165_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.506    int_tx/state_reg2__165_carry_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.620    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.913 r  int_tx/dig_reg[1]_i_1/CO[0]
                         net (fo=13, routed)          0.675    18.587    int_tx/dig_reg[1]_i_1_n_3
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.373    18.960 r  int_tx/state_reg2__165_carry_i_5/O
                         net (fo=1, routed)           0.000    18.960    int_tx/state_reg2__165_carry_i_5_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.492 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.492    int_tx/state_reg2__165_carry_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 f  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.608    20.215    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.339 r  int_tx/state_reg[1]_i_3/O
                         net (fo=2, routed)           0.166    20.504    int_tx/state_reg[1]_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124    20.628 r  int_tx/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.628    int_tx/state_reg[0]_i_1_n_0
    SLICE_X3Y80          FDPE                                         r  int_tx/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.498    14.839    int_tx/clk_IBUF_BUFG
    SLICE_X3Y80          FDPE                                         r  int_tx/state_reg_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y80          FDPE (Setup_fdpe_C_D)        0.029    15.091    int_tx/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -20.628    
  -------------------------------------------------------------------
                         slack                                 -5.538    

Slack (VIOLATED) :        -5.533ns  (required time - arrival time)
  Source:                 int_tx/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 8.708ns (56.208%)  route 6.785ns (43.792%))
  Logic Levels:           26  (CARRY4=19 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[0]/Q
                         net (fo=39, routed)          1.496     7.147    int_tx/div_reg_n_0_[0]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.271 r  int_tx/state_reg2__3_carry_i_7/O
                         net (fo=1, routed)           0.423     7.694    int_tx/state_reg2__3_carry_i_7_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.350 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.350    int_tx/state_reg2__3_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=13, routed)          0.837     9.301    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.896 r  int_tx/dig_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.896    int_tx/dig_reg[5]_i_4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  int_tx/dig_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    int_tx/dig_reg[5]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    10.294 r  int_tx/dig_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          0.799    11.093    int_tx/dig_reg[5]_i_1_n_3
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.367    11.460 r  int_tx/dig[4]_i_10/O
                         net (fo=1, routed)           0.000    11.460    int_tx/dig[4]_i_10_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.858 r  int_tx/dig_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.858    int_tx/dig_reg[4]_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  int_tx/dig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.972    int_tx/dig_reg[4]_i_2_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    12.265 r  int_tx/dig_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          0.687    12.952    int_tx/dig_reg[4]_i_1_n_3
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.373    13.325 r  int_tx/dig[3]_i_11/O
                         net (fo=1, routed)           0.000    13.325    int_tx/dig[3]_i_11_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.858 r  int_tx/dig_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.858    int_tx/dig_reg[3]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.975 r  int_tx/dig_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.975    int_tx/dig_reg[3]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.256 r  int_tx/dig_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          0.571    14.827    int_tx/dig_reg[3]_i_1_n_3
    SLICE_X1Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.650 r  int_tx/state_reg2__165_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.650    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.764 r  int_tx/dig_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.764    int_tx/dig_reg[2]_i_2_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    16.057 r  int_tx/dig_reg[2]_i_1/CO[0]
                         net (fo=13, routed)          0.525    16.583    int_tx/dig_reg[2]_i_1_n_3
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.373    16.956 r  int_tx/state_reg2__165_carry_i_9/O
                         net (fo=1, routed)           0.000    16.956    int_tx/state_reg2__165_carry_i_9_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.506 r  int_tx/state_reg2__165_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.506    int_tx/state_reg2__165_carry_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.620    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.913 r  int_tx/dig_reg[1]_i_1/CO[0]
                         net (fo=13, routed)          0.675    18.587    int_tx/dig_reg[1]_i_1_n_3
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.373    18.960 r  int_tx/state_reg2__165_carry_i_5/O
                         net (fo=1, routed)           0.000    18.960    int_tx/state_reg2__165_carry_i_5_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.492 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.492    int_tx/state_reg2__165_carry_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.608    20.215    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.339 f  int_tx/state_reg[1]_i_3/O
                         net (fo=2, routed)           0.163    20.501    int_tx/state_reg[1]_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.625 r  int_tx/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.625    int_tx/state_reg[1]_i_1_n_0
    SLICE_X3Y80          FDPE                                         r  int_tx/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.498    14.839    int_tx/clk_IBUF_BUFG
    SLICE_X3Y80          FDPE                                         r  int_tx/state_reg_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y80          FDPE (Setup_fdpe_C_D)        0.031    15.093    int_tx/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -20.625    
  -------------------------------------------------------------------
                         slack                                 -5.533    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 int_tx/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/dig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 8.460ns (58.451%)  route 6.014ns (41.549%))
  Logic Levels:           24  (CARRY4=19 LUT3=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.612     5.133    int_tx/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  int_tx/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  int_tx/div_reg[0]/Q
                         net (fo=39, routed)          1.496     7.147    int_tx/div_reg_n_0_[0]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.271 r  int_tx/state_reg2__3_carry_i_7/O
                         net (fo=1, routed)           0.423     7.694    int_tx/state_reg2__3_carry_i_7_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.350 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.350    int_tx/state_reg2__3_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=13, routed)          0.837     9.301    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.896 r  int_tx/dig_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.896    int_tx/dig_reg[5]_i_4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  int_tx/dig_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    int_tx/dig_reg[5]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    10.294 r  int_tx/dig_reg[5]_i_1/CO[0]
                         net (fo=13, routed)          0.799    11.093    int_tx/dig_reg[5]_i_1_n_3
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.367    11.460 r  int_tx/dig[4]_i_10/O
                         net (fo=1, routed)           0.000    11.460    int_tx/dig[4]_i_10_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.858 r  int_tx/dig_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.858    int_tx/dig_reg[4]_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.972 r  int_tx/dig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.972    int_tx/dig_reg[4]_i_2_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    12.265 r  int_tx/dig_reg[4]_i_1/CO[0]
                         net (fo=13, routed)          0.687    12.952    int_tx/dig_reg[4]_i_1_n_3
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.373    13.325 r  int_tx/dig[3]_i_11/O
                         net (fo=1, routed)           0.000    13.325    int_tx/dig[3]_i_11_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.858 r  int_tx/dig_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.858    int_tx/dig_reg[3]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.975 r  int_tx/dig_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.975    int_tx/dig_reg[3]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.256 r  int_tx/dig_reg[3]_i_1/CO[0]
                         net (fo=13, routed)          0.571    14.827    int_tx/dig_reg[3]_i_1_n_3
    SLICE_X1Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.650 r  int_tx/state_reg2__165_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.650    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.764 r  int_tx/dig_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.764    int_tx/dig_reg[2]_i_2_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    16.057 r  int_tx/dig_reg[2]_i_1/CO[0]
                         net (fo=13, routed)          0.525    16.583    int_tx/dig_reg[2]_i_1_n_3
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.373    16.956 r  int_tx/state_reg2__165_carry_i_9/O
                         net (fo=1, routed)           0.000    16.956    int_tx/state_reg2__165_carry_i_9_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.506 r  int_tx/state_reg2__165_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.506    int_tx/state_reg2__165_carry_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.620    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.913 r  int_tx/dig_reg[1]_i_1/CO[0]
                         net (fo=13, routed)          0.675    18.587    int_tx/dig_reg[1]_i_1_n_3
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.373    18.960 r  int_tx/state_reg2__165_carry_i_5/O
                         net (fo=1, routed)           0.000    18.960    int_tx/state_reg2__165_carry_i_5_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.492 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.492    int_tx/state_reg2__165_carry_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.000    19.606    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X0Y81          FDRE                                         r  int_tx/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.499    14.840    int_tx/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  int_tx/dig_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.138    15.201    int_tx/dig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -19.606    
  -------------------------------------------------------------------
                         slack                                 -4.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 int_tx/dig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/salida_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    int_tx/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  int_tx/dig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  int_tx/dig_reg[0]/Q
                         net (fo=1, routed)           0.119     1.729    int_tx/dig[0]
    SLICE_X1Y81          FDRE                                         r  int_tx/salida_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.854     1.982    int_tx/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  int_tx/salida_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.070     1.552    int_tx/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tx_mod/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.182%)  route 0.134ns (41.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.589     1.472    tx_mod/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  tx_mod/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tx_mod/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=23, routed)          0.134     1.747    tx_mod/out[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  tx_mod/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.792    tx_mod/s_reg[3]_i_2_n_0
    SLICE_X2Y84          FDCE                                         r  tx_mod/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.857     1.985    tx_mod/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  tx_mod/s_reg_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.121     1.606    tx_mod/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 int_tx/salida_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (68.988%)  route 0.102ns (31.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    int_tx/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  int_tx/salida_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  int_tx/salida_reg[5]/Q
                         net (fo=1, routed)           0.102     1.699    tx_mod/salida_reg[6][5]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.099     1.798 r  tx_mod/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    tx_mod/b_next[5]
    SLICE_X2Y82          FDCE                                         r  tx_mod/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.983    tx_mod/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  tx_mod/b_reg_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.121     1.605    tx_mod/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_mod/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.195%)  route 0.140ns (49.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    rx_mod/clk_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  rx_mod/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  rx_mod/b_reg_reg[3]/Q
                         net (fo=10, routed)          0.140     1.750    rx_mod/dout[3]
    SLICE_X6Y83          FDCE                                         r  rx_mod/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    rx_mod/clk_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  rx_mod/b_reg_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y83          FDCE (Hold_fdce_C_D)         0.063     1.545    rx_mod/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 int_tx/dig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/salida_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.585     1.468    int_tx/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  int_tx/dig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  int_tx/dig_reg[7]/Q
                         net (fo=1, routed)           0.139     1.748    int_tx/dig[7]
    SLICE_X1Y81          LUT4 (Prop_lut4_I0_O)        0.049     1.797 r  int_tx/salida[7]_i_3/O
                         net (fo=1, routed)           0.000     1.797    int_tx/salida[7]_i_3_n_0
    SLICE_X1Y81          FDRE                                         r  int_tx/salida_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.854     1.982    int_tx/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  int_tx/salida_reg[7]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107     1.590    int_tx/salida_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 int_tx/salida_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.015%)  route 0.129ns (40.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    int_tx/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  int_tx/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  int_tx/salida_reg[2]/Q
                         net (fo=1, routed)           0.129     1.739    tx_mod/salida_reg[6][2]
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.784 r  tx_mod/b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    tx_mod/b_next[2]
    SLICE_X3Y82          FDCE                                         r  tx_mod/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.983    tx_mod/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  tx_mod/b_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.092     1.576    tx_mod/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.614%)  route 0.164ns (46.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    int_rx/clk_IBUF_BUFG
    SLICE_X9Y82          FDPE                                         r  int_rx/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  int_rx/aux_reg[5]/Q
                         net (fo=8, routed)           0.164     1.746    int_rx/aux_reg_n_0_[5]
    SLICE_X11Y81         LUT4 (Prop_lut4_I2_O)        0.048     1.794 r  int_rx/op[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    int_rx/op[2]_i_1_n_0
    SLICE_X11Y81         FDCE                                         r  int_rx/op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.952    int_rx/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  int_rx/op_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y81         FDCE (Hold_fdce_C_D)         0.107     1.581    int_rx/op_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rx_mod/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.588     1.471    rx_mod/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  rx_mod/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  rx_mod/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          0.132     1.744    rx_mod/out[0]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  rx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    rx_mod/n_reg[2]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  rx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.858     1.985    rx_mod/clk_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  rx_mod/n_reg_reg[2]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.091     1.575    rx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/op_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.915%)  route 0.166ns (47.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    int_rx/clk_IBUF_BUFG
    SLICE_X9Y82          FDPE                                         r  int_rx/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  int_rx/aux_reg[5]/Q
                         net (fo=8, routed)           0.166     1.748    int_rx/aux_reg_n_0_[5]
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  int_rx/op[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    int_rx/op[1]_i_1_n_0
    SLICE_X8Y81          FDCE                                         r  int_rx/op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.952    int_rx/clk_IBUF_BUFG
    SLICE_X8Y81          FDCE                                         r  int_rx/op_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.120     1.574    int_rx/op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.216%)  route 0.164ns (46.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    int_rx/clk_IBUF_BUFG
    SLICE_X9Y82          FDPE                                         r  int_rx/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  int_rx/aux_reg[5]/Q
                         net (fo=8, routed)           0.164     1.746    int_rx/aux_reg_n_0_[5]
    SLICE_X11Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.791 r  int_rx/op[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    int_rx/op[0]_i_1_n_0
    SLICE_X11Y81         FDCE                                         r  int_rx/op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.952    int_rx/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  int_rx/op_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y81         FDCE (Hold_fdce_C_D)         0.091     1.565    int_rx/op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84    br_g/ciclos_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84   int_rx/aux2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y83   int_rx/aux2_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84   int_rx/aux2_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y84   int_rx/aux2_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y82   int_rx/aux_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y83   int_rx/aux_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y82   int_rx/aux_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y82    int_rx/aux_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    br_g/ciclos_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y83   int_rx/aux2_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82   int_rx/aux_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y83   int_rx/aux_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82   int_rx/aux_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    int_rx/aux_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82   int_rx/aux_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    int_rx/aux_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y79   int_rx/first_op_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y79   int_rx/first_op_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    int_rx/first_op_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    int_rx/first_op_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y81    int_rx/first_op_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   int_rx/op_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82    int_rx/rx_empty_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y81   int_rx/second_op_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y81   int_rx/second_op_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y81   int_rx/second_op_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84    int_rx/state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82    int_rx/state_reg_reg[1]/C



