# compile vhdl design source files
vhdl xil_defaultlib  "../../../teste_6.srcs/sources_1/new/ram_memory.vhd"
vhdl xil_defaultlib  "../../../teste_6.srcs/sources_1/new/controlador_fsm.vhd"
vhdl xil_defaultlib  "../../../teste_6.srcs/sources_1/new/top_level.vhd"
vhdl xil_defaultlib  "../../../teste_6.srcs/sim_1/new/testbench_memory.vhd"

# Do not sort compile order
nosort
