// Seed: 2401311582
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout tri0 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = (1);
endmodule
module module_1 #(
    parameter id_0 = 32'd18
) (
    input tri0 _id_0,
    output supply1 id_1,
    input wand id_2
);
  logic [id_0  .  sum : -1 'b0 ==  -1] id_4;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  assign id_4 = id_4;
  struct {logic id_6;} id_7;
  ;
  assign id_7 = -1;
  assign id_7.id_6 = id_7;
  wire id_8;
endmodule
