

================================================================
== Vivado HLS Report for 'LinFil'
================================================================
* Date:           Mon Oct 22 17:31:32 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     17.29|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      2|        -|       -|
|Expression           |        -|      -|        0|     307|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        -|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      2|        0|     307|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |        0|   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |        0|   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |TPG_am_submul_12nbkb_U1  |TPG_am_submul_12nbkb  | (i0 - i1) * i2 |
    |TPG_mul_mul_7s_18cud_U2  |TPG_mul_mul_7s_18cud  |     i0 * i1    |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |addconv_3_cast_fu_488_p2        |     +    |      0|  0|   9|          18|          18|
    |addconv_3_fu_482_p2             |     +    |      0|  0|   9|          19|          19|
    |tmp3_fu_427_p2                  |     +    |      0|  0|   9|          19|          19|
    |tmp4_fu_464_p2                  |     +    |      0|  0|   9|          19|          19|
    |tmp5_fu_442_p2                  |     +    |      0|  0|   9|          19|          19|
    |tmp_15_fu_458_p2                |     +    |      0|  0|  18|          18|          18|
    |tmp_16_fu_470_p2                |     +    |      0|  0|   9|          18|          18|
    |tmp_17_fu_476_p2                |     +    |      0|  0|  18|          18|          18|
    |tmp_2_fu_248_p2                 |     +    |      0|  0|   5|           2|           5|
    |p_neg_fu_280_p2                 |     -    |      0|  0|  24|           1|          24|
    |r_V_2_fu_302_p2                 |     -    |      0|  0|  25|          25|          25|
    |r_V_4_2_fu_365_p2               |     -    |      0|  0|  24|          24|          24|
    |r_V_4_3_fu_407_p2               |     -    |      0|  0|  24|          24|          24|
    |agg_result_peakOut_w_fu_523_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_3_fu_258_p2                 |   ashr   |      0|  0|  55|          21|          21|
    |icmp_fu_194_p2                  |   icmp   |      0|  0|   3|           8|           1|
    |tmp_11_fu_511_p2                |   icmp   |      0|  0|   7|          18|          18|
    |tmp_12_fu_517_p2                |   icmp   |      0|  0|   7|          18|          18|
    |o_filOut_V_fu_502_p3            |  select  |      0|  0|  18|           1|           1|
    |p_lincoeff_V_fu_200_p3          |  select  |      0|  0|  24|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 307|         292|         311|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|data_int_V                |  in |   14|   ap_none  |    data_int_V   |    scalar    |
|lincoeff_V                |  in |   24|   ap_none  |    lincoeff_V   |    scalar    |
|r_0_shift_reg_V_i         |  in |   18|   ap_ovld  | r_0_shift_reg_V |    pointer   |
|r_0_shift_reg_V_o         | out |   18|   ap_ovld  | r_0_shift_reg_V |    pointer   |
|r_0_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_0_shift_reg_V |    pointer   |
|r_1_shift_reg_V_i         |  in |   18|   ap_ovld  | r_1_shift_reg_V |    pointer   |
|r_1_shift_reg_V_o         | out |   18|   ap_ovld  | r_1_shift_reg_V |    pointer   |
|r_1_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_1_shift_reg_V |    pointer   |
|r_2_shift_reg_V_i         |  in |   18|   ap_ovld  | r_2_shift_reg_V |    pointer   |
|r_2_shift_reg_V_o         | out |   18|   ap_ovld  | r_2_shift_reg_V |    pointer   |
|r_2_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_2_shift_reg_V |    pointer   |
|r_3_shift_reg_V_i         |  in |   18|   ap_ovld  | r_3_shift_reg_V |    pointer   |
|r_3_shift_reg_V_o         | out |   18|   ap_ovld  | r_3_shift_reg_V |    pointer   |
|r_3_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_3_shift_reg_V |    pointer   |
|r_0_peak_reg_V_i          |  in |   18|   ap_ovld  |  r_0_peak_reg_V |    pointer   |
|r_0_peak_reg_V_o          | out |   18|   ap_ovld  |  r_0_peak_reg_V |    pointer   |
|r_0_peak_reg_V_o_ap_vld   | out |    1|   ap_ovld  |  r_0_peak_reg_V |    pointer   |
|r_1_peak_reg_V_i          |  in |   18|   ap_ovld  |  r_1_peak_reg_V |    pointer   |
|r_1_peak_reg_V_o          | out |   18|   ap_ovld  |  r_1_peak_reg_V |    pointer   |
|r_1_peak_reg_V_o_ap_vld   | out |    1|   ap_ovld  |  r_1_peak_reg_V |    pointer   |
|ap_return_0               | out |   18| ap_ctrl_hs |      LinFil     | return value |
|ap_return_1               | out |    1| ap_ctrl_hs |      LinFil     | return value |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 17.29ns
ST_1: lincoeff_V_read (9)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:0  %lincoeff_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoeff_V)

ST_1: data_int_V_read (10)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:1  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

ST_1: uncorrectedADC_V (11)  [1/1] 0.00ns  loc: TPG.cc:40
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:2  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

ST_1: tmp_4 (12)  [1/1] 0.00ns  loc: TPG.cc:41
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoeff_V_read, i32 16, i32 23)

ST_1: icmp (13)  [1/1] 1.34ns  loc: TPG.cc:41
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:4  %icmp = icmp eq i8 %tmp_4, 0

ST_1: p_lincoeff_V (14)  [1/1] 0.71ns  loc: TPG.cc:41
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:5  %p_lincoeff_V = select i1 %icmp, i24 0, i24 %lincoeff_V_read

ST_1: base_V (15)  [1/1] 0.00ns  loc: TPG.cc:43
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:6  %base_V = trunc i24 %p_lincoeff_V to i12

ST_1: shiftlin_V (16)  [1/1] 0.00ns  loc: TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:7  %shiftlin_V = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %p_lincoeff_V, i32 12, i32 15)

ST_1: mult (17)  [1/1] 0.00ns  loc: TPG.cc:45
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:8  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_lincoeff_V, i32 16, i32 23)

ST_1: lhs_V (18)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:9  %lhs_V = zext i12 %uncorrectedADC_V to i13

ST_1: rhs_V (19)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:10  %rhs_V = zext i12 %base_V to i13

ST_1: r_V (20)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:11  %r_V = sub i13 %lhs_V, %rhs_V

ST_1: lhs_V_1 (21)  [1/1] 0.00ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:12  %lhs_V_1 = sext i13 %r_V to i21

ST_1: rhs_V_1 (22)  [1/1] 0.00ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:13  %rhs_V_1 = zext i8 %mult to i21

ST_1: r_V_1 (23)  [1/1] 5.09ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:14  %r_V_1 = mul i21 %lhs_V_1, %rhs_V_1

ST_1: tmp_299_cast9 (24)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:15  %tmp_299_cast9 = zext i4 %shiftlin_V to i5

ST_1: tmp_2 (25)  [1/1] 0.43ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:16  %tmp_2 = add i5 2, %tmp_299_cast9

ST_1: tmp_2_cast (26)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:17  %tmp_2_cast = zext i5 %tmp_2 to i21

ST_1: tmp_3 (27)  [1/1] 2.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:18  %tmp_3 = ashr i21 %r_V_1, %tmp_2_cast

ST_1: linearizerOutput_V (28)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:19  %linearizerOutput_V = trunc i21 %tmp_3 to i18

ST_1: m_V (29)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:20  %m_V = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_3_shift_reg_V)

ST_1: tmp_s (30)  [1/1] 0.00ns  loc: TPG.cc:52
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:21  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_1: r_2_shift_reg_V_rea (31)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:22  %r_2_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_2_shift_reg_V)

ST_1: StgValue_25 (32)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:23  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_3_shift_reg_V, i18 %r_2_shift_reg_V_rea)

ST_1: empty (33)  [1/1] 0.00ns  loc: TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:24  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)

ST_1: tmp_299 (34)  [1/1] 0.00ns  loc: TPG.cc:52
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:25  %tmp_299 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_1: r_1_shift_reg_V_rea (35)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:26  %r_1_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_shift_reg_V)

ST_1: StgValue_29 (36)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:27  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_2_shift_reg_V, i18 %r_1_shift_reg_V_rea)

ST_1: empty_23 (37)  [1/1] 0.00ns  loc: TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:28  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_299)

ST_1: tmp_300 (38)  [1/1] 0.00ns  loc: TPG.cc:52
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:29  %tmp_300 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_1: r_0_shift_reg_V_rea (39)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:30  %r_0_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_shift_reg_V)

ST_1: StgValue_33 (40)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:31  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_shift_reg_V, i18 %r_0_shift_reg_V_rea)

ST_1: empty_24 (41)  [1/1] 0.00ns  loc: TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:32  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_300)

ST_1: StgValue_35 (42)  [1/1] 0.00ns  loc: TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:33  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_shift_reg_V, i18 %linearizerOutput_V)

ST_1: p_shl (43)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:34  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %m_V, i5 0)

ST_1: p_shl_cast (44)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:35  %p_shl_cast = zext i23 %p_shl to i24

ST_1: p_neg (45)  [1/1] 1.48ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:36  %p_neg = sub i24 0, %p_shl_cast

ST_1: p_neg_cast (46)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:37  %p_neg_cast = sext i24 %p_neg to i25

ST_1: p_shl1 (47)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:38  %p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %m_V, i2 0)

ST_1: p_shl1_cast (48)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:39  %p_shl1_cast = zext i20 %p_shl1 to i25

ST_1: r_V_2 (49)  [1/1] 1.48ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:40  %r_V_2 = sub i25 %p_neg_cast, %p_shl1_cast

ST_1: tmp_301 (50)  [1/1] 0.00ns  loc: TPG.cc:59
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:41  %tmp_301 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

ST_1: lhs_V_4 (51)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:42  %lhs_V_4 = zext i18 %r_2_shift_reg_V_rea to i25

ST_1: r_V_4 (52)  [1/1] 5.09ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:43  %r_V_4 = mul i25 -35, %lhs_V_4

ST_1: mul_V (53)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:44  %mul_V = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4, i32 6, i32 24)

ST_1: tmp_19_1 (54)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:45  %tmp_19_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %r_1_shift_reg_V_rea, i32 2, i32 17)

ST_1: tmp (55)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:46  %tmp = zext i16 %tmp_19_1 to i18

ST_1: tmp_19_1_cast (56)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:47  %tmp_19_1_cast = zext i16 %tmp_19_1 to i19

ST_1: lhs_V_4_2_cast7 (57)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:48  %lhs_V_4_2_cast7 = zext i18 %r_0_shift_reg_V_rea to i24

ST_1: p_shl2 (58)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:49  %p_shl2 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %r_0_shift_reg_V_rea, i5 0)

ST_1: p_shl2_cast (59)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:50  %p_shl2_cast = zext i23 %p_shl2 to i24

ST_1: r_V_4_2 (60)  [1/1] 1.48ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:51  %r_V_4_2 = sub i24 %p_shl2_cast, %lhs_V_4_2_cast7

ST_1: tmp_6 (61)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:52  %tmp_6 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_2, i32 6, i32 23)

ST_1: tmp_7 (62)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:53  %tmp_7 = sext i18 %tmp_6 to i19

ST_1: p_shl3 (63)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:54  %p_shl3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V, i5 0)

ST_1: p_shl3_cast (64)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:55  %p_shl3_cast = zext i23 %p_shl3 to i24

ST_1: tmp_18 (65)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:56  %tmp_18 = shl i21 %tmp_3, 3

ST_1: p_shl4_cast (66)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:57  %p_shl4_cast = zext i21 %tmp_18 to i24

ST_1: r_V_4_3 (67)  [1/1] 1.48ns  loc: TPG.cc:63 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:58  %r_V_4_3 = sub i24 %p_shl3_cast, %p_shl4_cast

ST_1: tmp_9 (68)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:59  %tmp_9 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_3, i32 6, i32 23)

ST_1: tmp_10 (69)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:60  %tmp_10 = sext i18 %tmp_9 to i19

ST_1: tmp3 (70)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:61  %tmp3 = add i19 %tmp_19_1_cast, %tmp_7

ST_1: tmp_13 (71)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:62  %tmp_13 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_4, i32 6, i32 23)

ST_1: tmp5 (72)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:63  %tmp5 = add i19 %mul_V, %tmp_10

ST_1: tmp_14 (73)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:64  %tmp_14 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_2, i32 6, i32 23)

ST_1: tmp_15 (74)  [1/1] 1.42ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:65  %tmp_15 = add i18 %tmp_9, %tmp_13

ST_1: tmp4 (75)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:66  %tmp4 = add i19 %tmp5, %tmp_301

ST_1: tmp_16 (76)  [1/1] 1.27ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:67  %tmp_16 = add i18 %tmp_14, %tmp_15

ST_1: tmp_17 (77)  [1/1] 1.42ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:68  %tmp_17 = add i18 %tmp_6, %tmp

ST_1: addconv_3 (78)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:69  %addconv_3 = add i19 %tmp4, %tmp3

ST_1: addconv_3_cast (79)  [1/1] 1.27ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:70  %addconv_3_cast = add i18 %tmp_17, %tmp_16

ST_1: tmp_19 (80)  [1/1] 0.00ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:71  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %addconv_3, i32 18)

ST_1: o_filOut_V (81)  [1/1] 0.71ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:72  %o_filOut_V = select i1 %tmp_19, i18 0, i18 %addconv_3_cast

ST_1: r_0_peak_reg_V_read (82)  [1/1] 0.00ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:73  %r_0_peak_reg_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_peak_reg_V)

ST_1: tmp_11 (83)  [1/1] 1.29ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:74  %tmp_11 = icmp ugt i18 %r_0_peak_reg_V_read, %o_filOut_V

ST_1: r_1_peak_reg_V_read (84)  [1/1] 0.00ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:75  %r_1_peak_reg_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_peak_reg_V)

ST_1: tmp_12 (85)  [1/1] 1.29ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:76  %tmp_12 = icmp ugt i18 %r_0_peak_reg_V_read, %r_1_peak_reg_V_read

ST_1: agg_result_peakOut_w (86)  [1/1] 0.71ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:77  %agg_result_peakOut_w = and i1 %tmp_11, %tmp_12

ST_1: tmp_302 (87)  [1/1] 0.00ns  loc: TPG.cc:75
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:78  %tmp_302 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_1: StgValue_81 (88)  [1/1] 0.00ns  loc: TPG.cc:78
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:79  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_peak_reg_V, i18 %r_0_peak_reg_V_read)

ST_1: empty_25 (89)  [1/1] 0.00ns  loc: TPG.cc:79
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:80  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_302)

ST_1: StgValue_83 (90)  [1/1] 0.00ns  loc: TPG.cc:80
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:81  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_peak_reg_V, i18 %o_filOut_V)

ST_1: mrv (91)  [1/1] 0.00ns  loc: TPG.cc:81
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:82  %mrv = insertvalue { i18, i1 } undef, i18 %o_filOut_V, 0

ST_1: mrv_1 (92)  [1/1] 0.00ns  loc: TPG.cc:81
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:83  %mrv_1 = insertvalue { i18, i1 } %mrv, i1 %agg_result_peakOut_w, 1

ST_1: StgValue_86 (93)  [1/1] 0.00ns  loc: TPG.cc:81
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:84  ret { i18, i1 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_int_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lincoeff_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_0_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_1_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_2_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_3_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_0_peak_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_1_peak_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lincoeff_V_read      (read           ) [ 00]
data_int_V_read      (read           ) [ 00]
uncorrectedADC_V     (trunc          ) [ 00]
tmp_4                (partselect     ) [ 00]
icmp                 (icmp           ) [ 00]
p_lincoeff_V         (select         ) [ 00]
base_V               (trunc          ) [ 00]
shiftlin_V           (partselect     ) [ 00]
mult                 (partselect     ) [ 00]
lhs_V                (zext           ) [ 00]
rhs_V                (zext           ) [ 00]
r_V                  (sub            ) [ 00]
lhs_V_1              (sext           ) [ 00]
rhs_V_1              (zext           ) [ 00]
r_V_1                (mul            ) [ 00]
tmp_299_cast9        (zext           ) [ 00]
tmp_2                (add            ) [ 00]
tmp_2_cast           (zext           ) [ 00]
tmp_3                (ashr           ) [ 00]
linearizerOutput_V   (trunc          ) [ 00]
m_V                  (read           ) [ 00]
tmp_s                (specregionbegin) [ 00]
r_2_shift_reg_V_rea  (read           ) [ 00]
StgValue_25          (write          ) [ 00]
empty                (specregionend  ) [ 00]
tmp_299              (specregionbegin) [ 00]
r_1_shift_reg_V_rea  (read           ) [ 00]
StgValue_29          (write          ) [ 00]
empty_23             (specregionend  ) [ 00]
tmp_300              (specregionbegin) [ 00]
r_0_shift_reg_V_rea  (read           ) [ 00]
StgValue_33          (write          ) [ 00]
empty_24             (specregionend  ) [ 00]
StgValue_35          (write          ) [ 00]
p_shl                (bitconcatenate ) [ 00]
p_shl_cast           (zext           ) [ 00]
p_neg                (sub            ) [ 00]
p_neg_cast           (sext           ) [ 00]
p_shl1               (bitconcatenate ) [ 00]
p_shl1_cast          (zext           ) [ 00]
r_V_2                (sub            ) [ 00]
tmp_301              (partselect     ) [ 00]
lhs_V_4              (zext           ) [ 00]
r_V_4                (mul            ) [ 00]
mul_V                (partselect     ) [ 00]
tmp_19_1             (partselect     ) [ 00]
tmp                  (zext           ) [ 00]
tmp_19_1_cast        (zext           ) [ 00]
lhs_V_4_2_cast7      (zext           ) [ 00]
p_shl2               (bitconcatenate ) [ 00]
p_shl2_cast          (zext           ) [ 00]
r_V_4_2              (sub            ) [ 00]
tmp_6                (partselect     ) [ 00]
tmp_7                (sext           ) [ 00]
p_shl3               (bitconcatenate ) [ 00]
p_shl3_cast          (zext           ) [ 00]
tmp_18               (shl            ) [ 00]
p_shl4_cast          (zext           ) [ 00]
r_V_4_3              (sub            ) [ 00]
tmp_9                (partselect     ) [ 00]
tmp_10               (sext           ) [ 00]
tmp3                 (add            ) [ 00]
tmp_13               (partselect     ) [ 00]
tmp5                 (add            ) [ 00]
tmp_14               (partselect     ) [ 00]
tmp_15               (add            ) [ 00]
tmp4                 (add            ) [ 00]
tmp_16               (add            ) [ 00]
tmp_17               (add            ) [ 00]
addconv_3            (add            ) [ 00]
addconv_3_cast       (add            ) [ 00]
tmp_19               (bitselect      ) [ 01]
o_filOut_V           (select         ) [ 00]
r_0_peak_reg_V_read  (read           ) [ 00]
tmp_11               (icmp           ) [ 00]
r_1_peak_reg_V_read  (read           ) [ 00]
tmp_12               (icmp           ) [ 00]
agg_result_peakOut_w (and            ) [ 00]
tmp_302              (specregionbegin) [ 00]
StgValue_81          (write          ) [ 00]
empty_25             (specregionend  ) [ 00]
StgValue_83          (write          ) [ 00]
mrv                  (insertvalue    ) [ 00]
mrv_1                (insertvalue    ) [ 00]
StgValue_86          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_int_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_int_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lincoeff_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lincoeff_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_0_shift_reg_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_1_shift_reg_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_2_shift_reg_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_2_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_3_shift_reg_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_3_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_0_peak_reg_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_peak_reg_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_1_peak_reg_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_peak_reg_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i18.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="lincoeff_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lincoeff_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_int_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="14" slack="0"/>
<pin id="95" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_int_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="m_V_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="r_2_shift_reg_V_rea_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="0" index="1" bw="18" slack="0"/>
<pin id="107" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_2_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_25_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="0"/>
<pin id="113" dir="0" index="2" bw="18" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_1_shift_reg_V_rea_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="0"/>
<pin id="121" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_29_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="18" slack="0"/>
<pin id="127" dir="0" index="2" bw="18" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_0_shift_reg_V_rea_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="0"/>
<pin id="135" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_33_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="0"/>
<pin id="141" dir="0" index="2" bw="18" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="StgValue_35_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="18" slack="0"/>
<pin id="149" dir="0" index="2" bw="18" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="r_0_peak_reg_V_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="0"/>
<pin id="155" dir="0" index="1" bw="18" slack="0"/>
<pin id="156" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_peak_reg_V_read/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_1_peak_reg_V_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="18" slack="0"/>
<pin id="161" dir="0" index="1" bw="18" slack="0"/>
<pin id="162" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_peak_reg_V_read/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_81_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="18" slack="0"/>
<pin id="168" dir="0" index="2" bw="18" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="StgValue_83_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="18" slack="0"/>
<pin id="176" dir="0" index="2" bw="18" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_83/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="uncorrectedADC_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="uncorrectedADC_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_lincoeff_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="0"/>
<pin id="203" dir="0" index="2" bw="24" slack="0"/>
<pin id="204" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_lincoeff_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="base_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="base_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shiftlin_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shiftlin_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mult_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mult/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lhs_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="rhs_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="rhs_V_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_299_cast9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_299_cast9/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_2_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="21" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="linearizerOutput_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="21" slack="0"/>
<pin id="265" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="linearizerOutput_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="23" slack="0"/>
<pin id="270" dir="0" index="1" bw="18" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_shl_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="23" slack="0"/>
<pin id="278" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_neg_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="23" slack="0"/>
<pin id="283" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_neg_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_shl1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="20" slack="0"/>
<pin id="292" dir="0" index="1" bw="18" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_shl1_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="20" slack="0"/>
<pin id="300" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_V_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="24" slack="0"/>
<pin id="304" dir="0" index="1" bw="20" slack="0"/>
<pin id="305" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_301_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="19" slack="0"/>
<pin id="310" dir="0" index="1" bw="25" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_301/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lhs_V_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mul_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="19" slack="0"/>
<pin id="324" dir="0" index="1" bw="25" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="0" index="3" bw="6" slack="0"/>
<pin id="327" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul_V/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_19_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="18" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="0" index="3" bw="6" slack="0"/>
<pin id="336" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_19_1_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_1_cast/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="lhs_V_4_2_cast7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="18" slack="0"/>
<pin id="351" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4_2_cast7/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_shl2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="23" slack="0"/>
<pin id="355" dir="0" index="1" bw="18" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_shl2_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="r_V_4_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="0" index="1" bw="18" slack="0"/>
<pin id="368" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4_2/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="18" slack="0"/>
<pin id="373" dir="0" index="1" bw="24" slack="0"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_7_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="18" slack="0"/>
<pin id="383" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_shl3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="23" slack="0"/>
<pin id="387" dir="0" index="1" bw="18" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_shl3_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="23" slack="0"/>
<pin id="395" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_18_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="21" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl4_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="21" slack="0"/>
<pin id="405" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_4_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="23" slack="0"/>
<pin id="409" dir="0" index="1" bw="21" slack="0"/>
<pin id="410" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4_3/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="18" slack="0"/>
<pin id="415" dir="0" index="1" bw="24" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_10_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="18" slack="0"/>
<pin id="425" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="18" slack="0"/>
<pin id="430" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_13_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="18" slack="0"/>
<pin id="435" dir="0" index="1" bw="25" slack="0"/>
<pin id="436" dir="0" index="2" bw="4" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="19" slack="0"/>
<pin id="444" dir="0" index="1" bw="18" slack="0"/>
<pin id="445" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_14_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="0"/>
<pin id="450" dir="0" index="1" bw="25" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_15_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="18" slack="0"/>
<pin id="460" dir="0" index="1" bw="18" slack="0"/>
<pin id="461" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="19" slack="0"/>
<pin id="466" dir="0" index="1" bw="19" slack="0"/>
<pin id="467" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_16_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="18" slack="0"/>
<pin id="472" dir="0" index="1" bw="18" slack="0"/>
<pin id="473" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_17_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="addconv_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="19" slack="0"/>
<pin id="484" dir="0" index="1" bw="19" slack="0"/>
<pin id="485" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_3/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="addconv_3_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="18" slack="0"/>
<pin id="490" dir="0" index="1" bw="18" slack="0"/>
<pin id="491" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_3_cast/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_19_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="19" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="o_filOut_V_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="18" slack="0"/>
<pin id="505" dir="0" index="2" bw="18" slack="0"/>
<pin id="506" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_filOut_V/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_11_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="18" slack="0"/>
<pin id="513" dir="0" index="1" bw="18" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_12_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="0"/>
<pin id="519" dir="0" index="1" bw="18" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="agg_result_peakOut_w_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="agg_result_peakOut_w/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="mrv_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="19" slack="0"/>
<pin id="531" dir="0" index="1" bw="18" slack="0"/>
<pin id="532" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="mrv_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="19" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="12" slack="0"/>
<pin id="544" dir="0" index="2" bw="8" slack="0"/>
<pin id="545" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V/1 lhs_V_1/1 r_V_1/1 "/>
</bind>
</comp>

<comp id="550" class="1007" name="r_V_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="18" slack="0"/>
<pin id="553" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="153" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="92" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="86" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="86" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="200" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="200" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="180" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="208" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="222" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="212" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="98" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="98" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="104" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="118" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="344"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="331" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="132" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="132" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="263" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="258" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="393" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="24" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="345" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="381" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="441"><net_src comp="24" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="322" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="423" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="302" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="462"><net_src comp="413" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="433" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="442" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="308" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="448" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="371" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="341" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="464" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="427" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="476" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="470" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="482" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="488" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="510"><net_src comp="502" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="515"><net_src comp="153" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="502" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="153" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="159" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="502" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="523" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="232" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="236" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="240" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="554"><net_src comp="62" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="318" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="550" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="557"><net_src comp="550" pin="2"/><net_sink comp="433" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_0_shift_reg_V | {1 }
	Port: r_1_shift_reg_V | {1 }
	Port: r_2_shift_reg_V | {1 }
	Port: r_3_shift_reg_V | {1 }
	Port: r_0_peak_reg_V | {1 }
	Port: r_1_peak_reg_V | {1 }
 - Input state : 
	Port: LinFil : data_int_V | {1 }
	Port: LinFil : lincoeff_V | {1 }
	Port: LinFil : r_0_shift_reg_V | {1 }
	Port: LinFil : r_1_shift_reg_V | {1 }
	Port: LinFil : r_2_shift_reg_V | {1 }
	Port: LinFil : r_3_shift_reg_V | {1 }
	Port: LinFil : r_0_peak_reg_V | {1 }
	Port: LinFil : r_1_peak_reg_V | {1 }
  - Chain level:
	State 1
		icmp : 1
		p_lincoeff_V : 2
		base_V : 3
		shiftlin_V : 3
		mult : 3
		lhs_V : 1
		rhs_V : 4
		r_V : 5
		lhs_V_1 : 6
		rhs_V_1 : 4
		r_V_1 : 7
		tmp_299_cast9 : 4
		tmp_2 : 5
		tmp_2_cast : 6
		tmp_3 : 8
		linearizerOutput_V : 9
		empty : 1
		empty_23 : 1
		empty_24 : 1
		StgValue_35 : 10
		p_shl_cast : 1
		p_neg : 2
		p_neg_cast : 3
		p_shl1_cast : 1
		r_V_2 : 4
		tmp_301 : 5
		r_V_4 : 1
		mul_V : 2
		tmp : 1
		tmp_19_1_cast : 1
		p_shl2_cast : 1
		r_V_4_2 : 2
		tmp_6 : 3
		tmp_7 : 4
		p_shl3 : 10
		p_shl3_cast : 11
		tmp_18 : 9
		p_shl4_cast : 9
		r_V_4_3 : 12
		tmp_9 : 13
		tmp_10 : 14
		tmp3 : 5
		tmp_13 : 2
		tmp5 : 15
		tmp_14 : 5
		tmp_15 : 14
		tmp4 : 16
		tmp_16 : 15
		tmp_17 : 4
		addconv_3 : 17
		addconv_3_cast : 16
		tmp_19 : 18
		o_filOut_V : 19
		tmp_11 : 20
		agg_result_peakOut_w : 21
		empty_25 : 1
		StgValue_83 : 20
		mrv : 20
		mrv_1 : 21
		StgValue_86 : 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_2_fu_248          |    0    |    0    |    4    |
|          |           tmp3_fu_427           |    0    |    0    |    9    |
|          |           tmp5_fu_442           |    0    |    0    |    9    |
|          |          tmp_15_fu_458          |    0    |    0    |    18   |
|    add   |           tmp4_fu_464           |    0    |    0    |    9    |
|          |          tmp_16_fu_470          |    0    |    0    |    9    |
|          |          tmp_17_fu_476          |    0    |    0    |    18   |
|          |         addconv_3_fu_482        |    0    |    0    |    9    |
|          |      addconv_3_cast_fu_488      |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |           p_neg_fu_280          |    0    |    0    |    23   |
|    sub   |           r_V_2_fu_302          |    0    |    0    |    24   |
|          |          r_V_4_2_fu_365         |    0    |    0    |    23   |
|          |          r_V_4_3_fu_407         |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|
|   ashr   |           tmp_3_fu_258          |    0    |    0    |    55   |
|----------|---------------------------------|---------|---------|---------|
|  select  |       p_lincoeff_V_fu_200       |    0    |    0    |    24   |
|          |        o_filOut_V_fu_502        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          |           icmp_fu_194           |    0    |    0    |    3    |
|   icmp   |          tmp_11_fu_511          |    0    |    0    |    7    |
|          |          tmp_12_fu_517          |    0    |    0    |    7    |
|----------|---------------------------------|---------|---------|---------|
|    and   |   agg_result_peakOut_w_fu_523   |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|  submul  |            grp_fu_541           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    mul   |           r_V_4_fu_550          |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    lincoeff_V_read_read_fu_86   |    0    |    0    |    0    |
|          |    data_int_V_read_read_fu_92   |    0    |    0    |    0    |
|          |          m_V_read_fu_98         |    0    |    0    |    0    |
|   read   | r_2_shift_reg_V_rea_read_fu_104 |    0    |    0    |    0    |
|          | r_1_shift_reg_V_rea_read_fu_118 |    0    |    0    |    0    |
|          | r_0_shift_reg_V_rea_read_fu_132 |    0    |    0    |    0    |
|          | r_0_peak_reg_V_read_read_fu_153 |    0    |    0    |    0    |
|          | r_1_peak_reg_V_read_read_fu_159 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     StgValue_25_write_fu_110    |    0    |    0    |    0    |
|          |     StgValue_29_write_fu_124    |    0    |    0    |    0    |
|   write  |     StgValue_33_write_fu_138    |    0    |    0    |    0    |
|          |     StgValue_35_write_fu_146    |    0    |    0    |    0    |
|          |     StgValue_81_write_fu_165    |    0    |    0    |    0    |
|          |     StgValue_83_write_fu_173    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     uncorrectedADC_V_fu_180     |    0    |    0    |    0    |
|   trunc  |          base_V_fu_208          |    0    |    0    |    0    |
|          |    linearizerOutput_V_fu_263    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_4_fu_184          |    0    |    0    |    0    |
|          |        shiftlin_V_fu_212        |    0    |    0    |    0    |
|          |           mult_fu_222           |    0    |    0    |    0    |
|          |          tmp_301_fu_308         |    0    |    0    |    0    |
|partselect|           mul_V_fu_322          |    0    |    0    |    0    |
|          |         tmp_19_1_fu_331         |    0    |    0    |    0    |
|          |           tmp_6_fu_371          |    0    |    0    |    0    |
|          |           tmp_9_fu_413          |    0    |    0    |    0    |
|          |          tmp_13_fu_433          |    0    |    0    |    0    |
|          |          tmp_14_fu_448          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           lhs_V_fu_232          |    0    |    0    |    0    |
|          |           rhs_V_fu_236          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_240         |    0    |    0    |    0    |
|          |       tmp_299_cast9_fu_244      |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_254        |    0    |    0    |    0    |
|          |        p_shl_cast_fu_276        |    0    |    0    |    0    |
|   zext   |        p_shl1_cast_fu_298       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_318         |    0    |    0    |    0    |
|          |            tmp_fu_341           |    0    |    0    |    0    |
|          |       tmp_19_1_cast_fu_345      |    0    |    0    |    0    |
|          |      lhs_V_4_2_cast7_fu_349     |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_361       |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_393       |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_403       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           p_shl_fu_268          |    0    |    0    |    0    |
|bitconcatenate|          p_shl1_fu_290          |    0    |    0    |    0    |
|          |          p_shl2_fu_353          |    0    |    0    |    0    |
|          |          p_shl3_fu_385          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        p_neg_cast_fu_286        |    0    |    0    |    0    |
|   sext   |           tmp_7_fu_381          |    0    |    0    |    0    |
|          |          tmp_10_fu_423          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |          tmp_18_fu_397          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_19_fu_494          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|insertvalue|            mrv_fu_529           |    0    |    0    |    0    |
|          |           mrv_1_fu_535          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    2    |    0    |   302   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   302  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |   302  |
+-----------+--------+--------+--------+
