Third assignemnt implemented using verilog. The assignment is about simulating a CPU.
[Report](https://docs.google.com/document/d/1WGyMoDzKCxHkfwJFAq6WPcxTkPA6NfH4Dl-hNvp5ZhA/edit?usp=sharing)
