INFO: Loaded existing interconnect file 'C:\Jeonghyun\GIT\PMOD2BNC\23_1\PMOD2BNC_SIMPLE_v1_0\N17882_SigX\interconn.iml'
INFO: Loaded existing interconnect file 'C:\Cadence\OrCADX_23.1\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
INFO: Loaded existing device file 'C:\Jeonghyun\GIT\PMOD2BNC\23_1\PMOD2BNC_SIMPLE_v1_0\N17882_SigX\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Clearing simulation data for "case0"
INFO: Using SigNoise run directory 'C:/Jeonghyun/GIT/PMOD2BNC/23_1/PMOD2BNC_SIMPLE_v1_0/N17882_SigX/sigxp.run'
INFO: Reading report definition file 'C:/Cadence/OrCADX_23.1/share/pcb/signal/reports.dat'.
INFO: Finished reading report definition file successfully.
INFO: Reading report definition file 'C:/Cadence/OrCADX_23.1/share/pcb/signal/custom_rep.dat'.
INFO: Finished reading report definition file successfully.
INFO: Simulation (PMOD2BNCSIMPLE_V1_04 J1 11) PMOD2BNCSIMPLE_V1_04 J1 11 Pulse Typ Reflection
INFO: Using waveform resolution 0.200000 ns.
INFO: Simulation (PMOD2BNCSIMPLE_V1_04 J1 11) PMOD2BNCSIMPLE_V1_04 J1 11 Pulse Typ Reflection finished
ANNOTATION: Tlsim Command used :  tlsim  -e 2.612500e+02 -r 0.200000 -o "waveforms.sim" -dl "delay.dl" -dst "distortion.dst" -log "tlsim.log" -ocycle "cycle.msm" "main.spc"\n
