// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/08/2025 02:37:20"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	rst,
	Instr,
	ReadData,
	WriteData,
	MemWrite,
	PC,
	ALUResult,
	Result);
input 	logic clk ;
input 	logic rst ;
input 	logic [31:0] Instr ;
input 	logic [31:0] ReadData ;
output 	logic [31:0] WriteData ;
output 	logic MemWrite ;
output 	logic [31:0] PC ;
output 	logic [31:0] ALUResult ;
output 	logic [31:0] Result ;

// Design Ports Information
// WriteData[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[0]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[2]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[3]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[7]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[8]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[9]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[10]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[11]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[12]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[14]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[15]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[16]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[17]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[18]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[19]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[21]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[22]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[23]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[24]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[25]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[26]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[27]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[28]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[29]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[30]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[31]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[0]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[20]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[26]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[27]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[12]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[13]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[14]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[15]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[28]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[29]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[30]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[19]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[16]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[25]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[22]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[23]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[24]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[4]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[5]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[7]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[8]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[10]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[11]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[9]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[10]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[11]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[12]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[13]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[15]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[16]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[17]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[18]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[19]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[20]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[21]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[22]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[23]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[24]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[26]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[27]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[28]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[29]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[30]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[31]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Instr[26]~input_o ;
wire \Instr[20]~input_o ;
wire \Instr[15]~input_o ;
wire \Instr[27]~input_o ;
wire \Instr[3]~input_o ;
wire \RA2_inst|C[3]~3_combout ;
wire \Instr[14]~input_o ;
wire \Instr[2]~input_o ;
wire \RA2_inst|C[2]~2_combout ;
wire \Instr[1]~input_o ;
wire \Instr[13]~input_o ;
wire \RA2_inst|C[1]~1_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \ReadData[0]~input_o ;
wire \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ;
wire \Instr[22]~input_o ;
wire \Instr[24]~input_o ;
wire \Instr[23]~input_o ;
wire \Instr[21]~input_o ;
wire \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ;
wire \Instr[25]~input_o ;
wire \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ;
wire \Instr[0]~input_o ;
wire \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ;
wire \Instr[12]~input_o ;
wire \RA2_inst|C[0]~0_combout ;
wire \Reg_file_inst|Equal2~0_combout ;
wire \PC_Register|Q[0]~feeder_combout ;
wire \rst~input_o ;
wire \Instr[30]~input_o ;
wire \Instr[29]~input_o ;
wire \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ;
wire \ALUSrc_inst|C[25]~30_combout ;
wire \ReadData[31]~input_o ;
wire \MemToReg_inst|C[31]~31_combout ;
wire \CU_Inst|PCSrc~0_combout ;
wire \Reg_file_inst|always0~0_combout ;
wire \Reg_file_inst|Decoder0~3_combout ;
wire \Reg_file_inst|registers[11][19]~3_combout ;
wire \Reg_file_inst|registers[11][31]~q ;
wire \Reg_file_inst|Decoder0~1_combout ;
wire \Reg_file_inst|registers[9][19]~1_combout ;
wire \Reg_file_inst|registers[9][31]~q ;
wire \Reg_file_inst|Decoder0~0_combout ;
wire \Reg_file_inst|registers[8][4]~0_combout ;
wire \Reg_file_inst|registers[8][31]~q ;
wire \Reg_file_inst|Decoder0~2_combout ;
wire \Reg_file_inst|registers[10][2]~2_combout ;
wire \Reg_file_inst|registers[10][31]~q ;
wire \Reg_file_inst|RD2[31]~190_combout ;
wire \Reg_file_inst|registers[1][5]~12_combout ;
wire \Reg_file_inst|registers[1][31]~q ;
wire \Reg_file_inst|registers[3][24]~14_combout ;
wire \Reg_file_inst|registers[3][31]~q ;
wire \Reg_file_inst|registers[2][17]~13_combout ;
wire \Reg_file_inst|registers[2][31]~q ;
wire \Reg_file_inst|registers[0][19]~11_combout ;
wire \Reg_file_inst|registers[0][31]~q ;
wire \Reg_file_inst|RD2[31]~193_combout ;
wire \Reg_file_inst|registers[12][23]~4_combout ;
wire \Reg_file_inst|registers[12][31]~q ;
wire \Reg_file_inst|registers[14][12]~6_combout ;
wire \Reg_file_inst|registers[14][31]~q ;
wire \Reg_file_inst|registers[13][19]~5_combout ;
wire \Reg_file_inst|registers[13][31]~q ;
wire \Reg_file_inst|RD2[31]~191_combout ;
wire \Reg_file_inst|registers[7][1]~10_combout ;
wire \Reg_file_inst|registers[7][31]~q ;
wire \Reg_file_inst|registers[5][6]~8_combout ;
wire \Reg_file_inst|registers[5][31]~q ;
wire \Reg_file_inst|registers[4][4]~7_combout ;
wire \Reg_file_inst|registers[4][31]~q ;
wire \Reg_file_inst|registers[6][30]~9_combout ;
wire \Reg_file_inst|registers[6][31]~q ;
wire \Reg_file_inst|RD2[31]~192_combout ;
wire \Reg_file_inst|RD2[31]~194_combout ;
wire \Reg_file_inst|RD2[6]~1_combout ;
wire \Reg_file_inst|RD2[31]~210_combout ;
wire \PCPlus4_inst|Add0~1_sumout ;
wire \ReadData[2]~input_o ;
wire \Reg_file_inst|registers[11][2]~q ;
wire \Reg_file_inst|registers[10][2]~feeder_combout ;
wire \Reg_file_inst|registers[10][2]~q ;
wire \Reg_file_inst|registers[9][2]~feeder_combout ;
wire \Reg_file_inst|registers[9][2]~q ;
wire \Reg_file_inst|registers[8][2]~feeder_combout ;
wire \Reg_file_inst|registers[8][2]~q ;
wire \Reg_file_inst|RD2[2]~11_combout ;
wire \Reg_file_inst|registers[13][2]~q ;
wire \Reg_file_inst|registers[12][2]~feeder_combout ;
wire \Reg_file_inst|registers[12][2]~q ;
wire \Reg_file_inst|registers[14][2]~q ;
wire \Reg_file_inst|RD2[2]~12_combout ;
wire \Reg_file_inst|RD2[2]~198_combout ;
wire \Reg_file_inst|registers[1][2]~q ;
wire \Reg_file_inst|registers[2][2]~q ;
wire \Reg_file_inst|registers[3][2]~q ;
wire \Reg_file_inst|registers[0][2]~feeder_combout ;
wire \Reg_file_inst|registers[0][2]~q ;
wire \Reg_file_inst|RD2[2]~14_combout ;
wire \Reg_file_inst|registers[5][2]~q ;
wire \Reg_file_inst|registers[6][2]~q ;
wire \Reg_file_inst|registers[7][2]~q ;
wire \Reg_file_inst|registers[4][2]~feeder_combout ;
wire \Reg_file_inst|registers[4][2]~q ;
wire \Reg_file_inst|RD2[2]~13_combout ;
wire \Reg_file_inst|RD2[2]~15_combout ;
wire \ALUSrc_inst|C[2]~2_combout ;
wire \Instr[18]~input_o ;
wire \Instr[19]~input_o ;
wire \Reg_file_inst|RD1[29]~1_combout ;
wire \Instr[16]~input_o ;
wire \Instr[17]~input_o ;
wire \Reg_file_inst|Equal1~0_combout ;
wire \RA1_inst|C[2]~3_combout ;
wire \RA1_inst|C[3]~2_combout ;
wire \RA1_inst|C[0]~0_combout ;
wire \RA1_inst|C[1]~1_combout ;
wire \Reg_file_inst|RD1[2]~14_combout ;
wire \Reg_file_inst|RD1[2]~15_combout ;
wire \Reg_file_inst|RD1[2]~16_combout ;
wire \Reg_file_inst|RD1[2]~17_combout ;
wire \Reg_file_inst|RD1[2]~13_combout ;
wire \Reg_file_inst|RD1[2]~18_combout ;
wire \ReadData[1]~input_o ;
wire \Reg_file_inst|registers[5][1]~q ;
wire \Reg_file_inst|registers[7][1]~q ;
wire \Reg_file_inst|registers[4][1]~q ;
wire \Reg_file_inst|registers[6][1]~q ;
wire \Reg_file_inst|RD2[1]~8_combout ;
wire \Reg_file_inst|registers[1][1]~q ;
wire \Reg_file_inst|registers[0][1]~q ;
wire \Reg_file_inst|registers[3][1]~q ;
wire \Reg_file_inst|registers[2][1]~q ;
wire \Reg_file_inst|RD2[1]~9_combout ;
wire \Reg_file_inst|RD2[1]~10_combout ;
wire \Reg_file_inst|registers[11][1]~q ;
wire \Reg_file_inst|registers[10][1]~q ;
wire \Reg_file_inst|registers[8][1]~q ;
wire \Reg_file_inst|registers[9][1]~q ;
wire \Reg_file_inst|RD2[1]~6_combout ;
wire \Reg_file_inst|registers[14][1]~q ;
wire \Reg_file_inst|registers[13][1]~q ;
wire \Reg_file_inst|registers[12][1]~q ;
wire \Reg_file_inst|RD2[1]~7_combout ;
wire \Reg_file_inst|RD2[1]~197_combout ;
wire \ALUSrc_inst|C[1]~1_combout ;
wire \ALUSrc_inst|C[1]~39_combout ;
wire \ALUSrc_inst|C[0]~38_combout ;
wire \Reg_file_inst|registers[10][0]~q ;
wire \Reg_file_inst|registers[9][0]~q ;
wire \Reg_file_inst|registers[8][0]~feeder_combout ;
wire \Reg_file_inst|registers[8][0]~q ;
wire \Reg_file_inst|registers[11][0]~q ;
wire \Reg_file_inst|RD1[0]~0_combout ;
wire \Reg_file_inst|registers[14][0]~q ;
wire \Reg_file_inst|registers[13][0]~q ;
wire \Reg_file_inst|registers[12][0]~q ;
wire \Reg_file_inst|RD1[0]~2_combout ;
wire \Reg_file_inst|registers[4][0]~q ;
wire \Reg_file_inst|registers[6][0]~q ;
wire \Reg_file_inst|registers[7][0]~q ;
wire \Reg_file_inst|RD1[0]~3_combout ;
wire \Reg_file_inst|registers[2][0]~q ;
wire \Reg_file_inst|registers[1][0]~q ;
wire \Reg_file_inst|registers[0][0]~q ;
wire \Reg_file_inst|registers[3][0]~q ;
wire \Reg_file_inst|RD1[0]~4_combout ;
wire \Reg_file_inst|RD1[0]~5_combout ;
wire \Reg_file_inst|RD1[0]~6_combout ;
wire \ALU_inst|Add0~2 ;
wire \ALU_inst|Add0~5_sumout ;
wire \ALU_inst|Add1~134_cout ;
wire \ALU_inst|Add1~2 ;
wire \ALU_inst|Add1~5_sumout ;
wire \ALU_inst|Mux30~0_combout ;
wire \MemToReg_inst|C[1]~1_combout ;
wire \PC_Register|Q[1]~feeder_combout ;
wire \Reg_file_inst|RD1[1]~7_combout ;
wire \Reg_file_inst|RD1[1]~8_combout ;
wire \Reg_file_inst|RD1[1]~9_combout ;
wire \Reg_file_inst|RD1[1]~10_combout ;
wire \Reg_file_inst|RD1[1]~11_combout ;
wire \Reg_file_inst|RD1[1]~12_combout ;
wire \ALU_inst|Add1~6 ;
wire \ALU_inst|Add1~9_sumout ;
wire \ALUSrc_inst|C[2]~40_combout ;
wire \ALU_inst|Add0~6 ;
wire \ALU_inst|Add0~9_sumout ;
wire \ALU_inst|Mux29~0_combout ;
wire \MemToReg_inst|C[2]~2_combout ;
wire \PCPlus4_inst|Add0~2 ;
wire \PCPlus4_inst|Add0~5_sumout ;
wire \ReadData[3]~input_o ;
wire \Reg_file_inst|registers[10][3]~q ;
wire \Reg_file_inst|registers[8][3]~feeder_combout ;
wire \Reg_file_inst|registers[8][3]~q ;
wire \Reg_file_inst|registers[11][3]~q ;
wire \Reg_file_inst|registers[9][3]~feeder_combout ;
wire \Reg_file_inst|registers[9][3]~q ;
wire \Reg_file_inst|RD1[3]~19_combout ;
wire \Reg_file_inst|registers[13][3]~q ;
wire \Reg_file_inst|registers[14][3]~q ;
wire \Reg_file_inst|registers[12][3]~q ;
wire \Reg_file_inst|RD1[3]~20_combout ;
wire \Reg_file_inst|registers[6][3]~q ;
wire \Reg_file_inst|registers[4][3]~feeder_combout ;
wire \Reg_file_inst|registers[4][3]~q ;
wire \Reg_file_inst|registers[5][3]~feeder_combout ;
wire \Reg_file_inst|registers[5][3]~q ;
wire \Reg_file_inst|registers[7][3]~q ;
wire \Reg_file_inst|RD1[3]~21_combout ;
wire \Reg_file_inst|registers[2][3]~q ;
wire \Reg_file_inst|registers[1][3]~feeder_combout ;
wire \Reg_file_inst|registers[1][3]~q ;
wire \Reg_file_inst|registers[3][3]~q ;
wire \Reg_file_inst|registers[0][3]~q ;
wire \Reg_file_inst|RD1[3]~22_combout ;
wire \Reg_file_inst|RD1[3]~23_combout ;
wire \Reg_file_inst|RD1[3]~24_combout ;
wire \Reg_file_inst|RD2[3]~16_combout ;
wire \Reg_file_inst|RD2[3]~17_combout ;
wire \Reg_file_inst|RD2[3]~199_combout ;
wire \Reg_file_inst|RD2[3]~18_combout ;
wire \Reg_file_inst|RD2[3]~19_combout ;
wire \Reg_file_inst|RD2[3]~20_combout ;
wire \ALUSrc_inst|C[3]~3_combout ;
wire \ALUSrc_inst|C[3]~41_combout ;
wire \ALU_inst|Add1~10 ;
wire \ALU_inst|Add1~13_sumout ;
wire \ALU_inst|Add0~10 ;
wire \ALU_inst|Add0~13_sumout ;
wire \ALU_inst|Mux28~0_combout ;
wire \MemToReg_inst|C[3]~3_combout ;
wire \PCPlus4_inst|Add0~6 ;
wire \PCPlus4_inst|Add0~9_sumout ;
wire \ReadData[4]~input_o ;
wire \Reg_file_inst|registers[3][4]~feeder_combout ;
wire \Reg_file_inst|registers[3][4]~q ;
wire \Reg_file_inst|registers[2][4]~q ;
wire \Reg_file_inst|registers[0][4]~feeder_combout ;
wire \Reg_file_inst|registers[0][4]~q ;
wire \Reg_file_inst|registers[1][4]~feeder_combout ;
wire \Reg_file_inst|registers[1][4]~q ;
wire \Reg_file_inst|RD1[4]~25_combout ;
wire \PCPlus8_inst|Add0~118_cout ;
wire \PCPlus8_inst|Add0~114_cout ;
wire \PCPlus8_inst|Add0~1_sumout ;
wire \Reg_file_inst|registers[7][4]~q ;
wire \Reg_file_inst|registers[4][4]~feeder_combout ;
wire \Reg_file_inst|registers[4][4]~q ;
wire \Reg_file_inst|registers[6][4]~q ;
wire \Reg_file_inst|registers[5][4]~q ;
wire \Reg_file_inst|RD1[4]~28_combout ;
wire \Reg_file_inst|registers[13][4]~q ;
wire \Reg_file_inst|registers[14][4]~q ;
wire \Reg_file_inst|registers[12][4]~q ;
wire \Reg_file_inst|RD1[4]~27_combout ;
wire \Reg_file_inst|registers[11][4]~feeder_combout ;
wire \Reg_file_inst|registers[11][4]~q ;
wire \Reg_file_inst|registers[9][4]~feeder_combout ;
wire \Reg_file_inst|registers[9][4]~q ;
wire \Reg_file_inst|registers[10][4]~feeder_combout ;
wire \Reg_file_inst|registers[10][4]~q ;
wire \Reg_file_inst|registers[8][4]~q ;
wire \Reg_file_inst|RD1[4]~26_combout ;
wire \Reg_file_inst|RD1[4]~29_combout ;
wire \Reg_file_inst|RD1[4]~30_combout ;
wire \Instr[4]~input_o ;
wire \Reg_file_inst|RD2[4]~25_combout ;
wire \Reg_file_inst|RD2[4]~24_combout ;
wire \Reg_file_inst|RD2[4]~26_combout ;
wire \Reg_file_inst|RD2[4]~21_combout ;
wire \Reg_file_inst|RD2[4]~22_combout ;
wire \Reg_file_inst|RD2[4]~200_combout ;
wire \ALUSrc_inst|C[4]~4_combout ;
wire \Reg_file_inst|RD2[4]~23_combout ;
wire \ALUSrc_inst|C[4]~42_combout ;
wire \ALU_inst|Add0~14 ;
wire \ALU_inst|Add0~17_sumout ;
wire \ALU_inst|Add1~14 ;
wire \ALU_inst|Add1~17_sumout ;
wire \ALU_inst|Mux27~0_combout ;
wire \MemToReg_inst|C[4]~4_combout ;
wire \PCPlus4_inst|Add0~10 ;
wire \PCPlus4_inst|Add0~13_sumout ;
wire \ReadData[5]~input_o ;
wire \Reg_file_inst|registers[10][5]~q ;
wire \Reg_file_inst|registers[8][5]~q ;
wire \Reg_file_inst|registers[11][5]~q ;
wire \Reg_file_inst|registers[9][5]~feeder_combout ;
wire \Reg_file_inst|registers[9][5]~q ;
wire \Reg_file_inst|RD1[5]~31_combout ;
wire \PCPlus8_inst|Add0~2 ;
wire \PCPlus8_inst|Add0~5_sumout ;
wire \Reg_file_inst|registers[14][5]~q ;
wire \Reg_file_inst|registers[12][5]~q ;
wire \Reg_file_inst|registers[13][5]~q ;
wire \Reg_file_inst|RD1[5]~32_combout ;
wire \Reg_file_inst|registers[6][5]~q ;
wire \Reg_file_inst|registers[5][5]~q ;
wire \Reg_file_inst|registers[4][5]~feeder_combout ;
wire \Reg_file_inst|registers[4][5]~q ;
wire \Reg_file_inst|registers[7][5]~q ;
wire \Reg_file_inst|RD1[5]~33_combout ;
wire \Reg_file_inst|registers[3][5]~feeder_combout ;
wire \Reg_file_inst|registers[3][5]~q ;
wire \Reg_file_inst|registers[1][5]~feeder_combout ;
wire \Reg_file_inst|registers[1][5]~q ;
wire \Reg_file_inst|registers[2][5]~q ;
wire \Reg_file_inst|registers[0][5]~feeder_combout ;
wire \Reg_file_inst|registers[0][5]~q ;
wire \Reg_file_inst|RD1[5]~34_combout ;
wire \Reg_file_inst|RD1[5]~35_combout ;
wire \Reg_file_inst|RD1[5]~36_combout ;
wire \Instr[5]~input_o ;
wire \Reg_file_inst|RD2[5]~32_combout ;
wire \Reg_file_inst|RD2[5]~33_combout ;
wire \Reg_file_inst|RD2[5]~31_combout ;
wire \Reg_file_inst|RD2[5]~34_combout ;
wire \Reg_file_inst|RD2[5]~29_combout ;
wire \Reg_file_inst|RD2[5]~28_combout ;
wire \Reg_file_inst|RD2[5]~201_combout ;
wire \ALUSrc_inst|C[5]~5_combout ;
wire \Reg_file_inst|RD2[5]~30_combout ;
wire \ALUSrc_inst|C[5]~43_combout ;
wire \ALU_inst|Add1~18 ;
wire \ALU_inst|Add1~21_sumout ;
wire \ALU_inst|Add0~18 ;
wire \ALU_inst|Add0~21_sumout ;
wire \ALU_inst|Mux26~0_combout ;
wire \MemToReg_inst|C[5]~5_combout ;
wire \PCPlus4_inst|Add0~14 ;
wire \PCPlus4_inst|Add0~17_sumout ;
wire \ReadData[6]~input_o ;
wire \Reg_file_inst|registers[11][6]~q ;
wire \Reg_file_inst|registers[8][6]~q ;
wire \Reg_file_inst|registers[10][6]~q ;
wire \Reg_file_inst|registers[9][6]~feeder_combout ;
wire \Reg_file_inst|registers[9][6]~q ;
wire \Reg_file_inst|RD1[6]~37_combout ;
wire \Reg_file_inst|registers[7][6]~q ;
wire \Reg_file_inst|registers[4][6]~q ;
wire \Reg_file_inst|registers[5][6]~q ;
wire \Reg_file_inst|registers[6][6]~q ;
wire \Reg_file_inst|RD1[6]~39_combout ;
wire \Reg_file_inst|registers[3][6]~q ;
wire \Reg_file_inst|registers[0][6]~feeder_combout ;
wire \Reg_file_inst|registers[0][6]~q ;
wire \Reg_file_inst|registers[1][6]~q ;
wire \Reg_file_inst|registers[2][6]~q ;
wire \Reg_file_inst|RD1[6]~40_combout ;
wire \Reg_file_inst|registers[13][6]~q ;
wire \Reg_file_inst|registers[12][6]~q ;
wire \Reg_file_inst|registers[14][6]~q ;
wire \Reg_file_inst|RD1[6]~38_combout ;
wire \Reg_file_inst|RD1[6]~41_combout ;
wire \PCPlus8_inst|Add0~6 ;
wire \PCPlus8_inst|Add0~9_sumout ;
wire \Reg_file_inst|RD1[6]~42_combout ;
wire \Reg_file_inst|RD2[6]~38_combout ;
wire \Reg_file_inst|RD2[6]~40_combout ;
wire \Reg_file_inst|RD2[6]~39_combout ;
wire \Reg_file_inst|RD2[6]~41_combout ;
wire \Instr[6]~input_o ;
wire \Reg_file_inst|RD2[6]~36_combout ;
wire \Reg_file_inst|RD2[6]~202_combout ;
wire \ALUSrc_inst|C[6]~6_combout ;
wire \Reg_file_inst|RD2[6]~37_combout ;
wire \ALUSrc_inst|C[6]~44_combout ;
wire \ALU_inst|Add1~22 ;
wire \ALU_inst|Add1~25_sumout ;
wire \ALU_inst|Add0~22 ;
wire \ALU_inst|Add0~25_sumout ;
wire \ALU_inst|Mux25~0_combout ;
wire \MemToReg_inst|C[6]~6_combout ;
wire \PCPlus4_inst|Add0~18 ;
wire \PCPlus4_inst|Add0~21_sumout ;
wire \ReadData[7]~input_o ;
wire \Instr[7]~input_o ;
wire \Reg_file_inst|registers[0][7]~q ;
wire \Reg_file_inst|registers[1][7]~q ;
wire \Reg_file_inst|registers[3][7]~q ;
wire \Reg_file_inst|registers[2][7]~feeder_combout ;
wire \Reg_file_inst|registers[2][7]~q ;
wire \Reg_file_inst|RD2[7]~43_combout ;
wire \ALUSrc_inst|C[7]~59_combout ;
wire \Reg_file_inst|registers[5][7]~q ;
wire \Reg_file_inst|registers[7][7]~q ;
wire \Reg_file_inst|registers[4][7]~q ;
wire \Reg_file_inst|registers[6][7]~q ;
wire \Reg_file_inst|RD2[7]~47_combout ;
wire \Reg_file_inst|registers[13][7]~q ;
wire \Reg_file_inst|registers[14][7]~feeder_combout ;
wire \Reg_file_inst|registers[14][7]~q ;
wire \Reg_file_inst|registers[12][7]~q ;
wire \Reg_file_inst|RD2[7]~46_combout ;
wire \Reg_file_inst|registers[11][7]~feeder_combout ;
wire \Reg_file_inst|registers[11][7]~q ;
wire \Reg_file_inst|registers[10][7]~feeder_combout ;
wire \Reg_file_inst|registers[10][7]~q ;
wire \Reg_file_inst|registers[9][7]~q ;
wire \Reg_file_inst|registers[8][7]~feeder_combout ;
wire \Reg_file_inst|registers[8][7]~q ;
wire \Reg_file_inst|RD2[7]~45_combout ;
wire \Reg_file_inst|RD2[7]~48_combout ;
wire \PCPlus8_inst|Add0~10 ;
wire \PCPlus8_inst|Add0~13_sumout ;
wire \ALUSrc_inst|C[7]~7_combout ;
wire \Reg_file_inst|RD1[7]~46_combout ;
wire \Reg_file_inst|RD1[7]~44_combout ;
wire \Reg_file_inst|RD1[7]~45_combout ;
wire \Reg_file_inst|RD1[7]~43_combout ;
wire \Reg_file_inst|RD1[7]~47_combout ;
wire \Reg_file_inst|RD1[7]~48_combout ;
wire \Reg_file_inst|RD2[7]~44_combout ;
wire \ALUSrc_inst|C[7]~45_combout ;
wire \ALU_inst|Add0~26 ;
wire \ALU_inst|Add0~29_sumout ;
wire \ALU_inst|Add1~26 ;
wire \ALU_inst|Add1~29_sumout ;
wire \ALU_inst|Mux24~0_combout ;
wire \MemToReg_inst|C[7]~7_combout ;
wire \PCPlus4_inst|Add0~22 ;
wire \PCPlus4_inst|Add0~25_sumout ;
wire \ReadData[8]~input_o ;
wire \ALUSrc_inst|C[11]~8_combout ;
wire \Reg_file_inst|registers[5][8]~q ;
wire \Reg_file_inst|registers[7][8]~q ;
wire \Reg_file_inst|registers[6][8]~q ;
wire \Reg_file_inst|registers[4][8]~feeder_combout ;
wire \Reg_file_inst|registers[4][8]~q ;
wire \Reg_file_inst|RD2[8]~52_combout ;
wire \Reg_file_inst|registers[8][8]~q ;
wire \Reg_file_inst|registers[10][8]~q ;
wire \Reg_file_inst|registers[9][8]~q ;
wire \Reg_file_inst|registers[11][8]~q ;
wire \Reg_file_inst|RD2[8]~50_combout ;
wire \Reg_file_inst|registers[12][8]~q ;
wire \Reg_file_inst|registers[13][8]~feeder_combout ;
wire \Reg_file_inst|registers[13][8]~q ;
wire \Reg_file_inst|registers[14][8]~feeder_combout ;
wire \Reg_file_inst|registers[14][8]~q ;
wire \Reg_file_inst|RD2[8]~51_combout ;
wire \Reg_file_inst|RD2[8]~53_combout ;
wire \Instr[8]~input_o ;
wire \ALUSrc_inst|C[8]~9_combout ;
wire \Reg_file_inst|registers[1][8]~q ;
wire \Reg_file_inst|registers[2][8]~q ;
wire \Reg_file_inst|registers[3][8]~q ;
wire \Reg_file_inst|registers[0][8]~q ;
wire \Reg_file_inst|RD2[8]~219_combout ;
wire \PCPlus8_inst|Add0~14 ;
wire \PCPlus8_inst|Add0~17_sumout ;
wire \ALUSrc_inst|C[8]~10_combout ;
wire \Reg_file_inst|RD1[8]~51_combout ;
wire \Reg_file_inst|RD1[8]~49_combout ;
wire \Reg_file_inst|RD1[8]~50_combout ;
wire \Reg_file_inst|RD1[8]~52_combout ;
wire \Reg_file_inst|RD1[8]~53_combout ;
wire \Reg_file_inst|RD1[8]~54_combout ;
wire \ALU_inst|Add0~30 ;
wire \ALU_inst|Add0~33_sumout ;
wire \ALU_inst|Add1~30 ;
wire \ALU_inst|Add1~33_sumout ;
wire \ALU_inst|Mux23~0_combout ;
wire \MemToReg_inst|C[8]~8_combout ;
wire \PCPlus4_inst|Add0~26 ;
wire \PCPlus4_inst|Add0~29_sumout ;
wire \ReadData[9]~input_o ;
wire \Instr[9]~input_o ;
wire \ALUSrc_inst|C[9]~11_combout ;
wire \Reg_file_inst|registers[10][9]~q ;
wire \Reg_file_inst|registers[11][9]~q ;
wire \Reg_file_inst|registers[9][9]~q ;
wire \Reg_file_inst|registers[8][9]~q ;
wire \Reg_file_inst|RD2[9]~55_combout ;
wire \Reg_file_inst|registers[5][9]~q ;
wire \Reg_file_inst|registers[7][9]~q ;
wire \Reg_file_inst|registers[6][9]~feeder_combout ;
wire \Reg_file_inst|registers[6][9]~q ;
wire \Reg_file_inst|registers[4][9]~feeder_combout ;
wire \Reg_file_inst|registers[4][9]~q ;
wire \Reg_file_inst|RD2[9]~57_combout ;
wire \Reg_file_inst|registers[13][9]~q ;
wire \Reg_file_inst|registers[12][9]~q ;
wire \Reg_file_inst|registers[14][9]~q ;
wire \Reg_file_inst|RD2[9]~56_combout ;
wire \Reg_file_inst|RD2[9]~58_combout ;
wire \Reg_file_inst|registers[1][9]~feeder_combout ;
wire \Reg_file_inst|registers[1][9]~q ;
wire \Reg_file_inst|registers[2][9]~feeder_combout ;
wire \Reg_file_inst|registers[2][9]~q ;
wire \Reg_file_inst|registers[3][9]~feeder_combout ;
wire \Reg_file_inst|registers[3][9]~q ;
wire \Reg_file_inst|registers[0][9]~feeder_combout ;
wire \Reg_file_inst|registers[0][9]~q ;
wire \Reg_file_inst|RD2[9]~215_combout ;
wire \PCPlus8_inst|Add0~18 ;
wire \PCPlus8_inst|Add0~21_sumout ;
wire \ALUSrc_inst|C[9]~12_combout ;
wire \Reg_file_inst|RD1[9]~55_combout ;
wire \Reg_file_inst|RD1[9]~58_combout ;
wire \Reg_file_inst|RD1[9]~56_combout ;
wire \Reg_file_inst|RD1[9]~57_combout ;
wire \Reg_file_inst|RD1[9]~59_combout ;
wire \Reg_file_inst|RD1[9]~60_combout ;
wire \ALU_inst|Add0~34 ;
wire \ALU_inst|Add0~37_sumout ;
wire \ALU_inst|Add1~34 ;
wire \ALU_inst|Add1~37_sumout ;
wire \ALU_inst|Mux22~0_combout ;
wire \MemToReg_inst|C[9]~9_combout ;
wire \PCPlus4_inst|Add0~30 ;
wire \PCPlus4_inst|Add0~33_sumout ;
wire \ReadData[10]~input_o ;
wire \Instr[10]~input_o ;
wire \ALUSrc_inst|C[10]~13_combout ;
wire \Reg_file_inst|registers[6][10]~feeder_combout ;
wire \Reg_file_inst|registers[6][10]~q ;
wire \Reg_file_inst|registers[4][10]~feeder_combout ;
wire \Reg_file_inst|registers[4][10]~q ;
wire \Reg_file_inst|registers[5][10]~q ;
wire \Reg_file_inst|registers[7][10]~q ;
wire \Reg_file_inst|RD2[10]~63_combout ;
wire \Reg_file_inst|registers[2][10]~q ;
wire \Reg_file_inst|registers[1][10]~feeder_combout ;
wire \Reg_file_inst|registers[1][10]~q ;
wire \Reg_file_inst|registers[0][10]~feeder_combout ;
wire \Reg_file_inst|registers[0][10]~q ;
wire \Reg_file_inst|registers[3][10]~q ;
wire \Reg_file_inst|RD2[10]~64_combout ;
wire \Reg_file_inst|RD2[10]~65_combout ;
wire \Reg_file_inst|registers[14][10]~q ;
wire \Reg_file_inst|registers[12][10]~q ;
wire \Reg_file_inst|registers[13][10]~q ;
wire \Reg_file_inst|RD2[10]~61_combout ;
wire \Reg_file_inst|registers[11][10]~q ;
wire \Reg_file_inst|registers[8][10]~q ;
wire \Reg_file_inst|registers[10][10]~feeder_combout ;
wire \Reg_file_inst|registers[10][10]~q ;
wire \Reg_file_inst|registers[9][10]~feeder_combout ;
wire \Reg_file_inst|registers[9][10]~q ;
wire \Reg_file_inst|RD2[10]~60_combout ;
wire \Reg_file_inst|RD2[10]~62_combout ;
wire \PCPlus8_inst|Add0~22 ;
wire \PCPlus8_inst|Add0~25_sumout ;
wire \ALUSrc_inst|C[10]~14_combout ;
wire \Reg_file_inst|RD1[10]~64_combout ;
wire \Reg_file_inst|RD1[10]~63_combout ;
wire \Reg_file_inst|RD1[10]~61_combout ;
wire \Reg_file_inst|RD1[10]~62_combout ;
wire \Reg_file_inst|RD1[10]~65_combout ;
wire \ALU_inst|Add1~38 ;
wire \ALU_inst|Add1~41_sumout ;
wire \Reg_file_inst|RD1[10]~66_combout ;
wire \ALU_inst|Add0~38 ;
wire \ALU_inst|Add0~41_sumout ;
wire \ALU_inst|Mux21~0_combout ;
wire \MemToReg_inst|C[10]~10_combout ;
wire \PCPlus4_inst|Add0~34 ;
wire \PCPlus4_inst|Add0~37_sumout ;
wire \ReadData[11]~input_o ;
wire \PCPlus8_inst|Add0~26 ;
wire \PCPlus8_inst|Add0~29_sumout ;
wire \Reg_file_inst|registers[12][11]~feeder_combout ;
wire \Reg_file_inst|registers[12][11]~q ;
wire \Reg_file_inst|registers[14][11]~feeder_combout ;
wire \Reg_file_inst|registers[14][11]~q ;
wire \Reg_file_inst|registers[13][11]~q ;
wire \Reg_file_inst|RD1[11]~68_combout ;
wire \Reg_file_inst|registers[4][11]~q ;
wire \Reg_file_inst|registers[7][11]~q ;
wire \Reg_file_inst|registers[6][11]~feeder_combout ;
wire \Reg_file_inst|registers[6][11]~q ;
wire \Reg_file_inst|registers[5][11]~feeder_combout ;
wire \Reg_file_inst|registers[5][11]~q ;
wire \Reg_file_inst|RD1[11]~69_combout ;
wire \Reg_file_inst|registers[9][11]~q ;
wire \Reg_file_inst|registers[11][11]~q ;
wire \Reg_file_inst|registers[10][11]~q ;
wire \Reg_file_inst|registers[8][11]~feeder_combout ;
wire \Reg_file_inst|registers[8][11]~q ;
wire \Reg_file_inst|RD1[11]~67_combout ;
wire \Reg_file_inst|registers[1][11]~q ;
wire \Reg_file_inst|registers[2][11]~q ;
wire \Reg_file_inst|registers[3][11]~q ;
wire \Reg_file_inst|registers[0][11]~feeder_combout ;
wire \Reg_file_inst|registers[0][11]~q ;
wire \Reg_file_inst|RD1[11]~70_combout ;
wire \Reg_file_inst|RD1[11]~71_combout ;
wire \Reg_file_inst|RD1[11]~72_combout ;
wire \Instr[11]~input_o ;
wire \ALUSrc_inst|C[11]~15_combout ;
wire \Reg_file_inst|RD2[11]~68_combout ;
wire \Reg_file_inst|RD2[11]~67_combout ;
wire \Reg_file_inst|RD2[11]~69_combout ;
wire \Reg_file_inst|RD2[11]~70_combout ;
wire \Reg_file_inst|RD2[11]~71_combout ;
wire \Reg_file_inst|RD2[11]~72_combout ;
wire \ALUSrc_inst|C[11]~16_combout ;
wire \ALU_inst|Add1~42 ;
wire \ALU_inst|Add1~45_sumout ;
wire \ALU_inst|Add0~42 ;
wire \ALU_inst|Add0~45_sumout ;
wire \ALU_inst|Mux20~0_combout ;
wire \MemToReg_inst|C[11]~11_combout ;
wire \PCPlus4_inst|Add0~38 ;
wire \PCPlus4_inst|Add0~41_sumout ;
wire \ReadData[12]~input_o ;
wire \Reg_file_inst|registers[11][12]~q ;
wire \Reg_file_inst|registers[10][12]~q ;
wire \Reg_file_inst|registers[8][12]~q ;
wire \Reg_file_inst|registers[9][12]~q ;
wire \Reg_file_inst|RD2[12]~74_combout ;
wire \Reg_file_inst|RD2[12]~75_combout ;
wire \Reg_file_inst|registers[7][12]~q ;
wire \Reg_file_inst|registers[4][12]~q ;
wire \Reg_file_inst|registers[5][12]~q ;
wire \Reg_file_inst|registers[6][12]~q ;
wire \Reg_file_inst|RD2[12]~77_combout ;
wire \Reg_file_inst|registers[12][12]~q ;
wire \Reg_file_inst|registers[14][12]~q ;
wire \Reg_file_inst|registers[13][12]~q ;
wire \Reg_file_inst|RD2[12]~76_combout ;
wire \Reg_file_inst|registers[1][12]~q ;
wire \Reg_file_inst|registers[0][12]~q ;
wire \Reg_file_inst|registers[2][12]~q ;
wire \Reg_file_inst|registers[3][12]~q ;
wire \Reg_file_inst|RD2[12]~78_combout ;
wire \Reg_file_inst|RD2[12]~79_combout ;
wire \PCPlus8_inst|Add0~30 ;
wire \PCPlus8_inst|Add0~33_sumout ;
wire \Reg_file_inst|RD2[12]~203_combout ;
wire \ALUSrc_inst|C[12]~17_combout ;
wire \Reg_file_inst|RD1[12]~73_combout ;
wire \Reg_file_inst|RD1[12]~74_combout ;
wire \Reg_file_inst|RD1[12]~75_combout ;
wire \Reg_file_inst|RD1[12]~76_combout ;
wire \Reg_file_inst|RD1[12]~77_combout ;
wire \Reg_file_inst|RD1[12]~78_combout ;
wire \ALUSrc_inst|C[12]~46_combout ;
wire \ALU_inst|Add0~46 ;
wire \ALU_inst|Add0~49_sumout ;
wire \ALU_inst|Add1~46 ;
wire \ALU_inst|Add1~49_sumout ;
wire \ALU_inst|Mux19~0_combout ;
wire \MemToReg_inst|C[12]~12_combout ;
wire \PCPlus4_inst|Add0~42 ;
wire \PCPlus4_inst|Add0~45_sumout ;
wire \ReadData[13]~input_o ;
wire \Reg_file_inst|registers[8][13]~q ;
wire \Reg_file_inst|registers[10][13]~q ;
wire \Reg_file_inst|registers[11][13]~q ;
wire \Reg_file_inst|registers[9][13]~feeder_combout ;
wire \Reg_file_inst|registers[9][13]~q ;
wire \Reg_file_inst|RD1[13]~79_combout ;
wire \Reg_file_inst|registers[7][13]~feeder_combout ;
wire \Reg_file_inst|registers[7][13]~q ;
wire \Reg_file_inst|registers[6][13]~q ;
wire \Reg_file_inst|registers[4][13]~q ;
wire \Reg_file_inst|registers[5][13]~q ;
wire \Reg_file_inst|RD1[13]~81_combout ;
wire \Reg_file_inst|registers[12][13]~q ;
wire \Reg_file_inst|registers[13][13]~q ;
wire \Reg_file_inst|registers[14][13]~feeder_combout ;
wire \Reg_file_inst|registers[14][13]~q ;
wire \Reg_file_inst|RD1[13]~80_combout ;
wire \Reg_file_inst|registers[0][13]~feeder_combout ;
wire \Reg_file_inst|registers[0][13]~q ;
wire \Reg_file_inst|registers[2][13]~feeder_combout ;
wire \Reg_file_inst|registers[2][13]~q ;
wire \Reg_file_inst|registers[3][13]~q ;
wire \Reg_file_inst|registers[1][13]~feeder_combout ;
wire \Reg_file_inst|registers[1][13]~q ;
wire \Reg_file_inst|RD1[13]~82_combout ;
wire \Reg_file_inst|RD1[13]~83_combout ;
wire \PCPlus8_inst|Add0~34 ;
wire \PCPlus8_inst|Add0~37_sumout ;
wire \Reg_file_inst|RD1[13]~84_combout ;
wire \Reg_file_inst|RD2[13]~81_combout ;
wire \Reg_file_inst|RD2[13]~82_combout ;
wire \Reg_file_inst|RD2[13]~83_combout ;
wire \Reg_file_inst|RD2[13]~84_combout ;
wire \Reg_file_inst|RD2[13]~85_combout ;
wire \Reg_file_inst|RD2[13]~86_combout ;
wire \Reg_file_inst|RD2[13]~204_combout ;
wire \ALUSrc_inst|C[13]~18_combout ;
wire \ALUSrc_inst|C[13]~47_combout ;
wire \ALU_inst|Add1~50 ;
wire \ALU_inst|Add1~53_sumout ;
wire \ALU_inst|Add0~50 ;
wire \ALU_inst|Add0~53_sumout ;
wire \ALU_inst|Mux18~0_combout ;
wire \MemToReg_inst|C[13]~13_combout ;
wire \PCPlus4_inst|Add0~46 ;
wire \PCPlus4_inst|Add0~49_sumout ;
wire \ReadData[14]~input_o ;
wire \Reg_file_inst|registers[1][14]~q ;
wire \Reg_file_inst|registers[2][14]~q ;
wire \Reg_file_inst|registers[0][14]~q ;
wire \Reg_file_inst|registers[3][14]~q ;
wire \Reg_file_inst|RD1[14]~88_combout ;
wire \Reg_file_inst|registers[6][14]~q ;
wire \Reg_file_inst|registers[4][14]~feeder_combout ;
wire \Reg_file_inst|registers[4][14]~q ;
wire \Reg_file_inst|registers[7][14]~q ;
wire \Reg_file_inst|registers[5][14]~q ;
wire \Reg_file_inst|RD1[14]~87_combout ;
wire \Reg_file_inst|registers[12][14]~q ;
wire \Reg_file_inst|registers[14][14]~feeder_combout ;
wire \Reg_file_inst|registers[14][14]~q ;
wire \Reg_file_inst|registers[13][14]~q ;
wire \Reg_file_inst|RD1[14]~86_combout ;
wire \Reg_file_inst|RD1[14]~89_combout ;
wire \Reg_file_inst|registers[10][14]~feeder_combout ;
wire \Reg_file_inst|registers[10][14]~q ;
wire \Reg_file_inst|registers[8][14]~feeder_combout ;
wire \Reg_file_inst|registers[8][14]~q ;
wire \Reg_file_inst|registers[9][14]~q ;
wire \Reg_file_inst|registers[11][14]~q ;
wire \Reg_file_inst|RD1[14]~85_combout ;
wire \PCPlus8_inst|Add0~38 ;
wire \PCPlus8_inst|Add0~41_sumout ;
wire \Reg_file_inst|RD1[14]~90_combout ;
wire \Reg_file_inst|RD2[14]~90_combout ;
wire \Reg_file_inst|RD2[14]~92_combout ;
wire \Reg_file_inst|RD2[14]~91_combout ;
wire \Reg_file_inst|RD2[14]~93_combout ;
wire \Reg_file_inst|RD2[14]~88_combout ;
wire \Reg_file_inst|RD2[14]~89_combout ;
wire \Reg_file_inst|RD2[14]~205_combout ;
wire \ALUSrc_inst|C[14]~19_combout ;
wire \ALUSrc_inst|C[14]~48_combout ;
wire \ALU_inst|Add1~54 ;
wire \ALU_inst|Add1~57_sumout ;
wire \ALU_inst|Add0~54 ;
wire \ALU_inst|Add0~57_sumout ;
wire \ALU_inst|Mux17~0_combout ;
wire \MemToReg_inst|C[14]~14_combout ;
wire \PCPlus4_inst|Add0~50 ;
wire \PCPlus4_inst|Add0~53_sumout ;
wire \ReadData[15]~input_o ;
wire \Reg_file_inst|registers[6][15]~feeder_combout ;
wire \Reg_file_inst|registers[6][15]~q ;
wire \Reg_file_inst|registers[7][15]~q ;
wire \Reg_file_inst|registers[4][15]~feeder_combout ;
wire \Reg_file_inst|registers[4][15]~q ;
wire \Reg_file_inst|registers[5][15]~q ;
wire \Reg_file_inst|RD2[15]~97_combout ;
wire \Reg_file_inst|registers[10][15]~q ;
wire \Reg_file_inst|registers[11][15]~q ;
wire \Reg_file_inst|registers[8][15]~feeder_combout ;
wire \Reg_file_inst|registers[8][15]~q ;
wire \Reg_file_inst|registers[9][15]~q ;
wire \Reg_file_inst|RD2[15]~95_combout ;
wire \Reg_file_inst|registers[2][15]~q ;
wire \Reg_file_inst|registers[1][15]~q ;
wire \Reg_file_inst|registers[0][15]~feeder_combout ;
wire \Reg_file_inst|registers[0][15]~q ;
wire \Reg_file_inst|registers[3][15]~q ;
wire \Reg_file_inst|RD2[15]~98_combout ;
wire \Reg_file_inst|registers[14][15]~q ;
wire \Reg_file_inst|registers[13][15]~q ;
wire \Reg_file_inst|registers[12][15]~feeder_combout ;
wire \Reg_file_inst|registers[12][15]~q ;
wire \Reg_file_inst|RD2[15]~96_combout ;
wire \Reg_file_inst|RD2[15]~99_combout ;
wire \PCPlus8_inst|Add0~42 ;
wire \PCPlus8_inst|Add0~45_sumout ;
wire \ALUSrc_inst|C[15]~20_combout ;
wire \Reg_file_inst|RD1[15]~91_combout ;
wire \Reg_file_inst|RD1[15]~94_combout ;
wire \Reg_file_inst|RD1[15]~93_combout ;
wire \Reg_file_inst|RD1[15]~92_combout ;
wire \Reg_file_inst|RD1[15]~95_combout ;
wire \Reg_file_inst|RD1[15]~96_combout ;
wire \ALUSrc_inst|C[15]~49_combout ;
wire \ALU_inst|Add1~58 ;
wire \ALU_inst|Add1~61_sumout ;
wire \ALU_inst|Add0~58 ;
wire \ALU_inst|Add0~61_sumout ;
wire \ALU_inst|Mux16~0_combout ;
wire \MemToReg_inst|C[15]~15_combout ;
wire \PCPlus4_inst|Add0~54 ;
wire \PCPlus4_inst|Add0~57_sumout ;
wire \ReadData[16]~input_o ;
wire \Reg_file_inst|registers[9][16]~q ;
wire \Reg_file_inst|registers[11][16]~q ;
wire \Reg_file_inst|registers[10][16]~q ;
wire \Reg_file_inst|registers[8][16]~feeder_combout ;
wire \Reg_file_inst|registers[8][16]~q ;
wire \Reg_file_inst|RD2[16]~101_combout ;
wire \Reg_file_inst|registers[13][16]~q ;
wire \Reg_file_inst|registers[12][16]~q ;
wire \Reg_file_inst|registers[14][16]~q ;
wire \Reg_file_inst|RD2[16]~102_combout ;
wire \Reg_file_inst|registers[6][16]~feeder_combout ;
wire \Reg_file_inst|registers[6][16]~q ;
wire \Reg_file_inst|registers[7][16]~q ;
wire \Reg_file_inst|registers[5][16]~q ;
wire \Reg_file_inst|registers[4][16]~feeder_combout ;
wire \Reg_file_inst|registers[4][16]~q ;
wire \Reg_file_inst|RD2[16]~103_combout ;
wire \Reg_file_inst|registers[3][16]~q ;
wire \Reg_file_inst|registers[2][16]~q ;
wire \Reg_file_inst|registers[1][16]~feeder_combout ;
wire \Reg_file_inst|registers[1][16]~q ;
wire \Reg_file_inst|registers[0][16]~q ;
wire \Reg_file_inst|RD2[16]~104_combout ;
wire \Reg_file_inst|RD2[16]~105_combout ;
wire \PCPlus8_inst|Add0~46 ;
wire \PCPlus8_inst|Add0~49_sumout ;
wire \ALUSrc_inst|C[16]~21_combout ;
wire \Reg_file_inst|RD1[16]~97_combout ;
wire \Reg_file_inst|RD1[16]~98_combout ;
wire \Reg_file_inst|RD1[16]~99_combout ;
wire \Reg_file_inst|RD1[16]~100_combout ;
wire \Reg_file_inst|RD1[16]~101_combout ;
wire \Reg_file_inst|RD1[16]~102_combout ;
wire \ALUSrc_inst|C[16]~50_combout ;
wire \ALU_inst|Add0~62 ;
wire \ALU_inst|Add0~65_sumout ;
wire \ALU_inst|Add1~62 ;
wire \ALU_inst|Add1~65_sumout ;
wire \ALU_inst|Mux15~0_combout ;
wire \MemToReg_inst|C[16]~16_combout ;
wire \PCPlus4_inst|Add0~58 ;
wire \PCPlus4_inst|Add0~61_sumout ;
wire \ReadData[17]~input_o ;
wire \Reg_file_inst|registers[7][17]~q ;
wire \Reg_file_inst|registers[4][17]~q ;
wire \Reg_file_inst|registers[6][17]~q ;
wire \Reg_file_inst|registers[5][17]~q ;
wire \Reg_file_inst|RD2[17]~109_combout ;
wire \Reg_file_inst|registers[14][17]~q ;
wire \Reg_file_inst|registers[12][17]~feeder_combout ;
wire \Reg_file_inst|registers[12][17]~q ;
wire \Reg_file_inst|registers[13][17]~q ;
wire \Reg_file_inst|RD2[17]~108_combout ;
wire \Reg_file_inst|registers[2][17]~feeder_combout ;
wire \Reg_file_inst|registers[2][17]~q ;
wire \Reg_file_inst|registers[1][17]~q ;
wire \Reg_file_inst|registers[3][17]~q ;
wire \Reg_file_inst|registers[0][17]~q ;
wire \Reg_file_inst|RD2[17]~110_combout ;
wire \Reg_file_inst|registers[9][17]~q ;
wire \Reg_file_inst|registers[11][17]~q ;
wire \Reg_file_inst|registers[8][17]~q ;
wire \Reg_file_inst|registers[10][17]~feeder_combout ;
wire \Reg_file_inst|registers[10][17]~q ;
wire \Reg_file_inst|RD2[17]~107_combout ;
wire \Reg_file_inst|RD2[17]~111_combout ;
wire \PCPlus8_inst|Add0~50 ;
wire \PCPlus8_inst|Add0~53_sumout ;
wire \ALUSrc_inst|C[17]~22_combout ;
wire \Reg_file_inst|RD1[17]~103_combout ;
wire \Reg_file_inst|RD1[17]~104_combout ;
wire \Reg_file_inst|RD1[17]~105_combout ;
wire \Reg_file_inst|RD1[17]~106_combout ;
wire \Reg_file_inst|RD1[17]~107_combout ;
wire \Reg_file_inst|RD1[17]~108_combout ;
wire \ALUSrc_inst|C[17]~51_combout ;
wire \ALU_inst|Add1~66 ;
wire \ALU_inst|Add1~69_sumout ;
wire \ALU_inst|Add0~66 ;
wire \ALU_inst|Add0~69_sumout ;
wire \ALU_inst|Mux14~0_combout ;
wire \MemToReg_inst|C[17]~17_combout ;
wire \PCPlus4_inst|Add0~62 ;
wire \PCPlus4_inst|Add0~65_sumout ;
wire \ReadData[18]~input_o ;
wire \Reg_file_inst|registers[10][18]~q ;
wire \Reg_file_inst|registers[9][18]~feeder_combout ;
wire \Reg_file_inst|registers[9][18]~q ;
wire \Reg_file_inst|registers[8][18]~q ;
wire \Reg_file_inst|registers[11][18]~q ;
wire \Reg_file_inst|RD1[18]~109_combout ;
wire \Reg_file_inst|registers[7][18]~q ;
wire \Reg_file_inst|registers[5][18]~q ;
wire \Reg_file_inst|registers[4][18]~feeder_combout ;
wire \Reg_file_inst|registers[4][18]~q ;
wire \Reg_file_inst|registers[6][18]~q ;
wire \Reg_file_inst|RD1[18]~111_combout ;
wire \Reg_file_inst|registers[12][18]~q ;
wire \Reg_file_inst|registers[13][18]~q ;
wire \Reg_file_inst|registers[14][18]~q ;
wire \Reg_file_inst|RD1[18]~110_combout ;
wire \Reg_file_inst|registers[1][18]~q ;
wire \Reg_file_inst|registers[3][18]~q ;
wire \Reg_file_inst|registers[0][18]~q ;
wire \Reg_file_inst|registers[2][18]~q ;
wire \Reg_file_inst|RD1[18]~112_combout ;
wire \Reg_file_inst|RD1[18]~113_combout ;
wire \PCPlus8_inst|Add0~54 ;
wire \PCPlus8_inst|Add0~57_sumout ;
wire \Reg_file_inst|RD1[18]~114_combout ;
wire \Reg_file_inst|RD2[18]~113_combout ;
wire \Reg_file_inst|RD2[18]~115_combout ;
wire \Reg_file_inst|RD2[18]~116_combout ;
wire \Reg_file_inst|RD2[18]~114_combout ;
wire \Reg_file_inst|RD2[18]~117_combout ;
wire \ALUSrc_inst|C[18]~23_combout ;
wire \ALUSrc_inst|C[18]~52_combout ;
wire \ALU_inst|Add1~70 ;
wire \ALU_inst|Add1~73_sumout ;
wire \ALU_inst|Add0~70 ;
wire \ALU_inst|Add0~73_sumout ;
wire \ALU_inst|Mux13~0_combout ;
wire \MemToReg_inst|C[18]~18_combout ;
wire \PCPlus4_inst|Add0~66 ;
wire \PCPlus4_inst|Add0~69_sumout ;
wire \ReadData[19]~input_o ;
wire \Reg_file_inst|registers[4][19]~q ;
wire \Reg_file_inst|registers[6][19]~q ;
wire \Reg_file_inst|registers[5][19]~q ;
wire \Reg_file_inst|registers[7][19]~q ;
wire \Reg_file_inst|RD1[19]~117_combout ;
wire \Reg_file_inst|registers[13][19]~q ;
wire \Reg_file_inst|registers[12][19]~q ;
wire \Reg_file_inst|registers[14][19]~q ;
wire \Reg_file_inst|RD1[19]~116_combout ;
wire \Reg_file_inst|registers[1][19]~q ;
wire \Reg_file_inst|registers[0][19]~q ;
wire \Reg_file_inst|registers[2][19]~q ;
wire \Reg_file_inst|registers[3][19]~q ;
wire \Reg_file_inst|RD1[19]~118_combout ;
wire \Reg_file_inst|RD1[19]~119_combout ;
wire \Reg_file_inst|registers[9][19]~feeder_combout ;
wire \Reg_file_inst|registers[9][19]~q ;
wire \Reg_file_inst|registers[11][19]~feeder_combout ;
wire \Reg_file_inst|registers[11][19]~q ;
wire \Reg_file_inst|registers[10][19]~q ;
wire \Reg_file_inst|registers[8][19]~q ;
wire \Reg_file_inst|RD1[19]~115_combout ;
wire \PCPlus8_inst|Add0~58 ;
wire \PCPlus8_inst|Add0~61_sumout ;
wire \Reg_file_inst|RD1[19]~120_combout ;
wire \Reg_file_inst|RD2[19]~122_combout ;
wire \Reg_file_inst|RD2[19]~121_combout ;
wire \Reg_file_inst|RD2[19]~120_combout ;
wire \Reg_file_inst|RD2[19]~119_combout ;
wire \Reg_file_inst|RD2[19]~123_combout ;
wire \ALUSrc_inst|C[19]~24_combout ;
wire \ALUSrc_inst|C[19]~53_combout ;
wire \ALU_inst|Add1~74 ;
wire \ALU_inst|Add1~77_sumout ;
wire \ALU_inst|Add0~74 ;
wire \ALU_inst|Add0~77_sumout ;
wire \ALU_inst|Mux12~0_combout ;
wire \MemToReg_inst|C[19]~19_combout ;
wire \PCPlus4_inst|Add0~70 ;
wire \PCPlus4_inst|Add0~73_sumout ;
wire \ReadData[20]~input_o ;
wire \Reg_file_inst|registers[8][20]~q ;
wire \Reg_file_inst|registers[10][20]~q ;
wire \Reg_file_inst|registers[9][20]~q ;
wire \Reg_file_inst|registers[11][20]~q ;
wire \Reg_file_inst|RD1[20]~121_combout ;
wire \Reg_file_inst|registers[3][20]~q ;
wire \Reg_file_inst|registers[1][20]~q ;
wire \Reg_file_inst|registers[0][20]~q ;
wire \Reg_file_inst|registers[2][20]~q ;
wire \Reg_file_inst|RD1[20]~124_combout ;
wire \Reg_file_inst|registers[13][20]~q ;
wire \Reg_file_inst|registers[14][20]~q ;
wire \Reg_file_inst|registers[12][20]~q ;
wire \Reg_file_inst|RD1[20]~122_combout ;
wire \Reg_file_inst|registers[6][20]~q ;
wire \Reg_file_inst|registers[5][20]~feeder_combout ;
wire \Reg_file_inst|registers[5][20]~q ;
wire \Reg_file_inst|registers[4][20]~q ;
wire \Reg_file_inst|registers[7][20]~q ;
wire \Reg_file_inst|RD1[20]~123_combout ;
wire \Reg_file_inst|RD1[20]~125_combout ;
wire \PCPlus8_inst|Add0~62 ;
wire \PCPlus8_inst|Add0~65_sumout ;
wire \Reg_file_inst|RD1[20]~126_combout ;
wire \Reg_file_inst|RD2[20]~127_combout ;
wire \Reg_file_inst|RD2[20]~126_combout ;
wire \Reg_file_inst|RD2[20]~128_combout ;
wire \Reg_file_inst|RD2[20]~125_combout ;
wire \Reg_file_inst|RD2[20]~129_combout ;
wire \ALUSrc_inst|C[20]~25_combout ;
wire \ALUSrc_inst|C[20]~54_combout ;
wire \ALU_inst|Add1~78 ;
wire \ALU_inst|Add1~81_sumout ;
wire \ALU_inst|Add0~78 ;
wire \ALU_inst|Add0~81_sumout ;
wire \ALU_inst|Mux11~0_combout ;
wire \MemToReg_inst|C[20]~20_combout ;
wire \PCPlus4_inst|Add0~74 ;
wire \PCPlus4_inst|Add0~77_sumout ;
wire \ReadData[21]~input_o ;
wire \Reg_file_inst|registers[8][21]~feeder_combout ;
wire \Reg_file_inst|registers[8][21]~q ;
wire \Reg_file_inst|registers[9][21]~feeder_combout ;
wire \Reg_file_inst|registers[9][21]~q ;
wire \Reg_file_inst|registers[11][21]~q ;
wire \Reg_file_inst|registers[10][21]~feeder_combout ;
wire \Reg_file_inst|registers[10][21]~q ;
wire \Reg_file_inst|RD1[21]~127_combout ;
wire \Reg_file_inst|registers[13][21]~q ;
wire \Reg_file_inst|registers[14][21]~q ;
wire \Reg_file_inst|registers[12][21]~q ;
wire \Reg_file_inst|RD1[21]~128_combout ;
wire \Reg_file_inst|registers[5][21]~q ;
wire \Reg_file_inst|registers[6][21]~q ;
wire \Reg_file_inst|registers[4][21]~feeder_combout ;
wire \Reg_file_inst|registers[4][21]~q ;
wire \Reg_file_inst|registers[7][21]~q ;
wire \Reg_file_inst|RD1[21]~129_combout ;
wire \Reg_file_inst|registers[0][21]~feeder_combout ;
wire \Reg_file_inst|registers[0][21]~q ;
wire \Reg_file_inst|registers[2][21]~q ;
wire \Reg_file_inst|registers[1][21]~feeder_combout ;
wire \Reg_file_inst|registers[1][21]~q ;
wire \Reg_file_inst|registers[3][21]~q ;
wire \Reg_file_inst|RD1[21]~130_combout ;
wire \Reg_file_inst|RD1[21]~131_combout ;
wire \PCPlus8_inst|Add0~66 ;
wire \PCPlus8_inst|Add0~69_sumout ;
wire \Reg_file_inst|RD1[21]~132_combout ;
wire \Reg_file_inst|RD2[21]~131_combout ;
wire \Reg_file_inst|RD2[21]~132_combout ;
wire \Reg_file_inst|RD2[21]~133_combout ;
wire \Reg_file_inst|RD2[21]~134_combout ;
wire \Reg_file_inst|RD2[21]~135_combout ;
wire \ALUSrc_inst|C[21]~26_combout ;
wire \ALUSrc_inst|C[21]~55_combout ;
wire \ALU_inst|Add0~82 ;
wire \ALU_inst|Add0~85_sumout ;
wire \ALU_inst|Add1~82 ;
wire \ALU_inst|Add1~85_sumout ;
wire \ALU_inst|Mux10~0_combout ;
wire \MemToReg_inst|C[21]~21_combout ;
wire \PCPlus4_inst|Add0~78 ;
wire \PCPlus4_inst|Add0~81_sumout ;
wire \ReadData[22]~input_o ;
wire \PCPlus8_inst|Add0~70 ;
wire \PCPlus8_inst|Add0~73_sumout ;
wire \Reg_file_inst|registers[11][22]~q ;
wire \Reg_file_inst|registers[9][22]~q ;
wire \Reg_file_inst|registers[10][22]~q ;
wire \Reg_file_inst|registers[8][22]~q ;
wire \Reg_file_inst|RD2[22]~137_combout ;
wire \Reg_file_inst|registers[13][22]~q ;
wire \Reg_file_inst|registers[14][22]~q ;
wire \Reg_file_inst|registers[12][22]~q ;
wire \Reg_file_inst|RD2[22]~138_combout ;
wire \Reg_file_inst|registers[0][22]~q ;
wire \Reg_file_inst|registers[1][22]~q ;
wire \Reg_file_inst|registers[2][22]~q ;
wire \Reg_file_inst|registers[3][22]~q ;
wire \Reg_file_inst|RD2[22]~140_combout ;
wire \Reg_file_inst|registers[4][22]~feeder_combout ;
wire \Reg_file_inst|registers[4][22]~q ;
wire \Reg_file_inst|registers[6][22]~q ;
wire \Reg_file_inst|registers[5][22]~q ;
wire \Reg_file_inst|registers[7][22]~q ;
wire \Reg_file_inst|RD2[22]~139_combout ;
wire \Reg_file_inst|RD2[22]~141_combout ;
wire \ALUSrc_inst|C[22]~27_combout ;
wire \Reg_file_inst|RD1[22]~133_combout ;
wire \Reg_file_inst|RD1[22]~134_combout ;
wire \Reg_file_inst|RD1[22]~135_combout ;
wire \Reg_file_inst|RD1[22]~136_combout ;
wire \Reg_file_inst|RD1[22]~137_combout ;
wire \Reg_file_inst|RD1[22]~138_combout ;
wire \ALUSrc_inst|C[22]~56_combout ;
wire \ALU_inst|Add0~86 ;
wire \ALU_inst|Add0~89_sumout ;
wire \ALU_inst|Add1~86 ;
wire \ALU_inst|Add1~89_sumout ;
wire \ALU_inst|Mux9~0_combout ;
wire \MemToReg_inst|C[22]~22_combout ;
wire \PCPlus4_inst|Add0~82 ;
wire \PCPlus4_inst|Add0~85_sumout ;
wire \ReadData[23]~input_o ;
wire \Reg_file_inst|registers[2][23]~q ;
wire \Reg_file_inst|registers[1][23]~q ;
wire \Reg_file_inst|registers[3][23]~q ;
wire \Reg_file_inst|registers[0][23]~q ;
wire \Reg_file_inst|RD2[23]~146_combout ;
wire \Reg_file_inst|registers[7][23]~q ;
wire \Reg_file_inst|registers[4][23]~q ;
wire \Reg_file_inst|registers[5][23]~q ;
wire \Reg_file_inst|registers[6][23]~q ;
wire \Reg_file_inst|RD2[23]~145_combout ;
wire \Reg_file_inst|registers[12][23]~q ;
wire \Reg_file_inst|registers[14][23]~q ;
wire \Reg_file_inst|registers[13][23]~q ;
wire \Reg_file_inst|RD2[23]~144_combout ;
wire \Reg_file_inst|registers[10][23]~q ;
wire \Reg_file_inst|registers[11][23]~q ;
wire \Reg_file_inst|registers[9][23]~q ;
wire \Reg_file_inst|registers[8][23]~q ;
wire \Reg_file_inst|RD2[23]~143_combout ;
wire \Reg_file_inst|RD2[23]~147_combout ;
wire \PCPlus8_inst|Add0~74 ;
wire \PCPlus8_inst|Add0~77_sumout ;
wire \ALUSrc_inst|C[23]~28_combout ;
wire \Reg_file_inst|RD1[23]~139_combout ;
wire \Reg_file_inst|RD1[23]~141_combout ;
wire \Reg_file_inst|RD1[23]~140_combout ;
wire \Reg_file_inst|RD1[23]~142_combout ;
wire \Reg_file_inst|RD1[23]~143_combout ;
wire \Reg_file_inst|RD1[23]~144_combout ;
wire \ALUSrc_inst|C[23]~57_combout ;
wire \ALU_inst|Add0~90 ;
wire \ALU_inst|Add0~93_sumout ;
wire \ALU_inst|Add1~90 ;
wire \ALU_inst|Add1~93_sumout ;
wire \ALU_inst|Mux8~0_combout ;
wire \MemToReg_inst|C[23]~23_combout ;
wire \PCPlus4_inst|Add0~86 ;
wire \PCPlus4_inst|Add0~89_sumout ;
wire \ReadData[24]~input_o ;
wire \Reg_file_inst|registers[5][24]~feeder_combout ;
wire \Reg_file_inst|registers[5][24]~q ;
wire \Reg_file_inst|registers[6][24]~feeder_combout ;
wire \Reg_file_inst|registers[6][24]~q ;
wire \Reg_file_inst|registers[4][24]~q ;
wire \Reg_file_inst|registers[7][24]~feeder_combout ;
wire \Reg_file_inst|registers[7][24]~q ;
wire \Reg_file_inst|RD1[24]~147_combout ;
wire \Reg_file_inst|registers[12][24]~q ;
wire \Reg_file_inst|registers[13][24]~q ;
wire \Reg_file_inst|registers[14][24]~q ;
wire \Reg_file_inst|RD1[24]~146_combout ;
wire \Reg_file_inst|registers[1][24]~q ;
wire \Reg_file_inst|registers[2][24]~q ;
wire \Reg_file_inst|registers[3][24]~q ;
wire \Reg_file_inst|registers[0][24]~q ;
wire \Reg_file_inst|RD1[24]~148_combout ;
wire \Reg_file_inst|RD1[24]~149_combout ;
wire \PCPlus8_inst|Add0~78 ;
wire \PCPlus8_inst|Add0~81_sumout ;
wire \Reg_file_inst|registers[8][24]~q ;
wire \Reg_file_inst|registers[9][24]~q ;
wire \Reg_file_inst|registers[10][24]~q ;
wire \Reg_file_inst|registers[11][24]~q ;
wire \Reg_file_inst|RD1[24]~145_combout ;
wire \Reg_file_inst|RD1[24]~150_combout ;
wire \Reg_file_inst|RD2[24]~149_combout ;
wire \Reg_file_inst|RD2[24]~150_combout ;
wire \Reg_file_inst|RD2[24]~152_combout ;
wire \Reg_file_inst|RD2[24]~151_combout ;
wire \Reg_file_inst|RD2[24]~153_combout ;
wire \ALUSrc_inst|C[24]~29_combout ;
wire \ALUSrc_inst|C[24]~58_combout ;
wire \ALU_inst|Add1~94 ;
wire \ALU_inst|Add1~97_sumout ;
wire \ALU_inst|Add0~94 ;
wire \ALU_inst|Add0~97_sumout ;
wire \ALU_inst|Mux7~0_combout ;
wire \MemToReg_inst|C[24]~24_combout ;
wire \PCPlus4_inst|Add0~90 ;
wire \PCPlus4_inst|Add0~93_sumout ;
wire \ReadData[25]~input_o ;
wire \Reg_file_inst|registers[4][25]~feeder_combout ;
wire \Reg_file_inst|registers[4][25]~q ;
wire \Reg_file_inst|registers[5][25]~q ;
wire \Reg_file_inst|registers[7][25]~q ;
wire \Reg_file_inst|registers[6][25]~feeder_combout ;
wire \Reg_file_inst|registers[6][25]~q ;
wire \Reg_file_inst|RD1[25]~153_combout ;
wire \Reg_file_inst|registers[12][25]~q ;
wire \Reg_file_inst|registers[14][25]~q ;
wire \Reg_file_inst|registers[13][25]~q ;
wire \Reg_file_inst|RD1[25]~152_combout ;
wire \Reg_file_inst|registers[0][25]~q ;
wire \Reg_file_inst|registers[1][25]~q ;
wire \Reg_file_inst|registers[3][25]~q ;
wire \Reg_file_inst|registers[2][25]~q ;
wire \Reg_file_inst|RD1[25]~154_combout ;
wire \Reg_file_inst|RD1[25]~155_combout ;
wire \Reg_file_inst|registers[10][25]~q ;
wire \Reg_file_inst|registers[9][25]~q ;
wire \Reg_file_inst|registers[11][25]~q ;
wire \Reg_file_inst|registers[8][25]~feeder_combout ;
wire \Reg_file_inst|registers[8][25]~q ;
wire \Reg_file_inst|RD1[25]~151_combout ;
wire \PCPlus8_inst|Add0~82 ;
wire \PCPlus8_inst|Add0~85_sumout ;
wire \Reg_file_inst|RD1[25]~156_combout ;
wire \Reg_file_inst|RD2[25]~157_combout ;
wire \Reg_file_inst|RD2[25]~158_combout ;
wire \Reg_file_inst|RD2[25]~156_combout ;
wire \Reg_file_inst|RD2[25]~155_combout ;
wire \Reg_file_inst|RD2[25]~159_combout ;
wire \ALUSrc_inst|C[25]~31_combout ;
wire \Reg_file_inst|RD2[25]~160_combout ;
wire \ALU_inst|Add1~98 ;
wire \ALU_inst|Add1~101_sumout ;
wire \ALU_inst|Add0~98 ;
wire \ALU_inst|Add0~101_sumout ;
wire \ALU_inst|Mux6~0_combout ;
wire \MemToReg_inst|C[25]~25_combout ;
wire \PCPlus4_inst|Add0~94 ;
wire \PCPlus4_inst|Add0~97_sumout ;
wire \Reg_file_inst|registers[12][26]~feeder_combout ;
wire \Reg_file_inst|registers[12][26]~q ;
wire \Reg_file_inst|registers[13][26]~q ;
wire \Reg_file_inst|registers[14][26]~q ;
wire \Reg_file_inst|RD1[26]~158_combout ;
wire \Reg_file_inst|registers[2][26]~q ;
wire \Reg_file_inst|registers[3][26]~q ;
wire \Reg_file_inst|registers[1][26]~q ;
wire \Reg_file_inst|registers[0][26]~q ;
wire \Reg_file_inst|RD1[26]~160_combout ;
wire \Reg_file_inst|registers[5][26]~q ;
wire \Reg_file_inst|registers[6][26]~q ;
wire \Reg_file_inst|registers[4][26]~feeder_combout ;
wire \Reg_file_inst|registers[4][26]~q ;
wire \Reg_file_inst|registers[7][26]~feeder_combout ;
wire \Reg_file_inst|registers[7][26]~q ;
wire \Reg_file_inst|RD1[26]~159_combout ;
wire \Reg_file_inst|RD1[26]~161_combout ;
wire \Reg_file_inst|registers[9][26]~q ;
wire \Reg_file_inst|registers[8][26]~q ;
wire \Reg_file_inst|registers[10][26]~q ;
wire \Reg_file_inst|registers[11][26]~q ;
wire \Reg_file_inst|RD1[26]~157_combout ;
wire \PCPlus8_inst|Add0~86 ;
wire \PCPlus8_inst|Add0~89_sumout ;
wire \Reg_file_inst|RD1[26]~162_combout ;
wire \Reg_file_inst|RD2[26]~163_combout ;
wire \Reg_file_inst|RD2[26]~164_combout ;
wire \Reg_file_inst|RD2[26]~162_combout ;
wire \Reg_file_inst|RD2[26]~165_combout ;
wire \Reg_file_inst|RD2[26]~161_combout ;
wire \Reg_file_inst|RD2[26]~206_combout ;
wire \ALUSrc_inst|C[26]~32_combout ;
wire \Reg_file_inst|RD2[26]~166_combout ;
wire \ALU_inst|Add1~102 ;
wire \ALU_inst|Add1~105_sumout ;
wire \ALU_inst|Add0~102 ;
wire \ALU_inst|Add0~105_sumout ;
wire \ALU_inst|Mux5~0_combout ;
wire \ReadData[26]~input_o ;
wire \MemToReg_inst|C[26]~26_combout ;
wire \PCPlus4_inst|Add0~98 ;
wire \PCPlus4_inst|Add0~101_sumout ;
wire \ReadData[27]~input_o ;
wire \Reg_file_inst|registers[9][27]~q ;
wire \Reg_file_inst|registers[8][27]~feeder_combout ;
wire \Reg_file_inst|registers[8][27]~q ;
wire \Reg_file_inst|registers[10][27]~feeder_combout ;
wire \Reg_file_inst|registers[10][27]~q ;
wire \Reg_file_inst|registers[11][27]~feeder_combout ;
wire \Reg_file_inst|registers[11][27]~q ;
wire \Reg_file_inst|RD1[27]~163_combout ;
wire \Reg_file_inst|registers[5][27]~feeder_combout ;
wire \Reg_file_inst|registers[5][27]~q ;
wire \Reg_file_inst|registers[4][27]~feeder_combout ;
wire \Reg_file_inst|registers[4][27]~q ;
wire \Reg_file_inst|registers[6][27]~q ;
wire \Reg_file_inst|registers[7][27]~q ;
wire \Reg_file_inst|RD1[27]~165_combout ;
wire \Reg_file_inst|registers[1][27]~q ;
wire \Reg_file_inst|registers[0][27]~feeder_combout ;
wire \Reg_file_inst|registers[0][27]~q ;
wire \Reg_file_inst|registers[3][27]~q ;
wire \Reg_file_inst|registers[2][27]~q ;
wire \Reg_file_inst|RD1[27]~166_combout ;
wire \Reg_file_inst|registers[12][27]~q ;
wire \Reg_file_inst|registers[13][27]~q ;
wire \Reg_file_inst|registers[14][27]~q ;
wire \Reg_file_inst|RD1[27]~164_combout ;
wire \Reg_file_inst|RD1[27]~167_combout ;
wire \PCPlus8_inst|Add0~90 ;
wire \PCPlus8_inst|Add0~93_sumout ;
wire \Reg_file_inst|RD1[27]~168_combout ;
wire \Reg_file_inst|RD2[27]~211_combout ;
wire \Reg_file_inst|RD2[27]~167_combout ;
wire \Reg_file_inst|RD2[27]~169_combout ;
wire \Reg_file_inst|RD2[27]~168_combout ;
wire \Reg_file_inst|RD2[27]~170_combout ;
wire \ALUSrc_inst|C[27]~33_combout ;
wire \Reg_file_inst|RD2[27]~171_combout ;
wire \ALU_inst|Add0~106 ;
wire \ALU_inst|Add0~109_sumout ;
wire \ALU_inst|Add1~106 ;
wire \ALU_inst|Add1~109_sumout ;
wire \ALU_inst|Mux4~0_combout ;
wire \MemToReg_inst|C[27]~27_combout ;
wire \PCPlus4_inst|Add0~102 ;
wire \PCPlus4_inst|Add0~105_sumout ;
wire \ReadData[28]~input_o ;
wire \Reg_file_inst|registers[12][28]~q ;
wire \Reg_file_inst|registers[13][28]~q ;
wire \Reg_file_inst|registers[14][28]~q ;
wire \Reg_file_inst|RD1[28]~170_combout ;
wire \Reg_file_inst|registers[1][28]~q ;
wire \Reg_file_inst|registers[2][28]~q ;
wire \Reg_file_inst|registers[0][28]~q ;
wire \Reg_file_inst|registers[3][28]~q ;
wire \Reg_file_inst|RD1[28]~172_combout ;
wire \Reg_file_inst|registers[5][28]~q ;
wire \Reg_file_inst|registers[4][28]~q ;
wire \Reg_file_inst|registers[7][28]~q ;
wire \Reg_file_inst|registers[6][28]~q ;
wire \Reg_file_inst|RD1[28]~171_combout ;
wire \Reg_file_inst|RD1[28]~173_combout ;
wire \Reg_file_inst|registers[11][28]~q ;
wire \Reg_file_inst|registers[8][28]~q ;
wire \Reg_file_inst|registers[10][28]~feeder_combout ;
wire \Reg_file_inst|registers[10][28]~q ;
wire \Reg_file_inst|registers[9][28]~q ;
wire \Reg_file_inst|RD1[28]~169_combout ;
wire \PCPlus8_inst|Add0~94 ;
wire \PCPlus8_inst|Add0~97_sumout ;
wire \Reg_file_inst|RD1[28]~174_combout ;
wire \Reg_file_inst|RD2[28]~174_combout ;
wire \Reg_file_inst|RD2[28]~173_combout ;
wire \Reg_file_inst|RD2[28]~175_combout ;
wire \Reg_file_inst|RD2[28]~176_combout ;
wire \Reg_file_inst|RD2[28]~172_combout ;
wire \Reg_file_inst|RD2[28]~207_combout ;
wire \ALUSrc_inst|C[28]~34_combout ;
wire \Reg_file_inst|RD2[28]~177_combout ;
wire \ALU_inst|Add1~110 ;
wire \ALU_inst|Add1~113_sumout ;
wire \ALU_inst|Add0~110 ;
wire \ALU_inst|Add0~113_sumout ;
wire \ALU_inst|Mux3~0_combout ;
wire \MemToReg_inst|C[28]~28_combout ;
wire \PCPlus4_inst|Add0~106 ;
wire \PCPlus4_inst|Add0~109_sumout ;
wire \ReadData[29]~input_o ;
wire \Reg_file_inst|registers[9][29]~q ;
wire \Reg_file_inst|registers[8][29]~feeder_combout ;
wire \Reg_file_inst|registers[8][29]~q ;
wire \Reg_file_inst|registers[11][29]~q ;
wire \Reg_file_inst|registers[10][29]~q ;
wire \Reg_file_inst|RD1[29]~175_combout ;
wire \PCPlus8_inst|Add0~98 ;
wire \PCPlus8_inst|Add0~101_sumout ;
wire \Reg_file_inst|registers[6][29]~q ;
wire \Reg_file_inst|registers[4][29]~feeder_combout ;
wire \Reg_file_inst|registers[4][29]~q ;
wire \Reg_file_inst|registers[7][29]~q ;
wire \Reg_file_inst|registers[5][29]~feeder_combout ;
wire \Reg_file_inst|registers[5][29]~q ;
wire \Reg_file_inst|RD1[29]~177_combout ;
wire \Reg_file_inst|registers[3][29]~q ;
wire \Reg_file_inst|registers[0][29]~feeder_combout ;
wire \Reg_file_inst|registers[0][29]~q ;
wire \Reg_file_inst|registers[2][29]~q ;
wire \Reg_file_inst|registers[1][29]~q ;
wire \Reg_file_inst|RD1[29]~178_combout ;
wire \Reg_file_inst|registers[12][29]~q ;
wire \Reg_file_inst|registers[13][29]~q ;
wire \Reg_file_inst|registers[14][29]~q ;
wire \Reg_file_inst|RD1[29]~176_combout ;
wire \Reg_file_inst|RD1[29]~179_combout ;
wire \Reg_file_inst|RD1[29]~180_combout ;
wire \Reg_file_inst|RD2[29]~178_combout ;
wire \Reg_file_inst|RD2[29]~181_combout ;
wire \Reg_file_inst|RD2[29]~179_combout ;
wire \Reg_file_inst|RD2[29]~180_combout ;
wire \Reg_file_inst|RD2[29]~182_combout ;
wire \Reg_file_inst|RD2[29]~208_combout ;
wire \ALUSrc_inst|C[29]~35_combout ;
wire \Reg_file_inst|RD2[29]~183_combout ;
wire \ALU_inst|Add1~114 ;
wire \ALU_inst|Add1~117_sumout ;
wire \ALU_inst|Add0~114 ;
wire \ALU_inst|Add0~117_sumout ;
wire \ALU_inst|Mux2~0_combout ;
wire \MemToReg_inst|C[29]~29_combout ;
wire \PCPlus4_inst|Add0~110 ;
wire \PCPlus4_inst|Add0~113_sumout ;
wire \ReadData[30]~input_o ;
wire \Reg_file_inst|registers[8][30]~q ;
wire \Reg_file_inst|registers[11][30]~q ;
wire \Reg_file_inst|registers[9][30]~feeder_combout ;
wire \Reg_file_inst|registers[9][30]~q ;
wire \Reg_file_inst|registers[10][30]~q ;
wire \Reg_file_inst|RD2[30]~184_combout ;
wire \Reg_file_inst|registers[12][30]~q ;
wire \Reg_file_inst|registers[13][30]~q ;
wire \Reg_file_inst|registers[14][30]~q ;
wire \Reg_file_inst|RD2[30]~185_combout ;
wire \Reg_file_inst|registers[7][30]~q ;
wire \Reg_file_inst|registers[6][30]~q ;
wire \Reg_file_inst|registers[5][30]~q ;
wire \Reg_file_inst|registers[4][30]~feeder_combout ;
wire \Reg_file_inst|registers[4][30]~q ;
wire \Reg_file_inst|RD2[30]~186_combout ;
wire \Reg_file_inst|registers[3][30]~q ;
wire \Reg_file_inst|registers[1][30]~q ;
wire \Reg_file_inst|registers[2][30]~q ;
wire \Reg_file_inst|registers[0][30]~feeder_combout ;
wire \Reg_file_inst|registers[0][30]~q ;
wire \Reg_file_inst|RD2[30]~187_combout ;
wire \Reg_file_inst|RD2[30]~188_combout ;
wire \Reg_file_inst|RD2[30]~209_combout ;
wire \PCPlus8_inst|Add0~102 ;
wire \PCPlus8_inst|Add0~105_sumout ;
wire \ALUSrc_inst|C[30]~36_combout ;
wire \Reg_file_inst|RD1[30]~181_combout ;
wire \Reg_file_inst|RD1[30]~183_combout ;
wire \Reg_file_inst|RD1[30]~184_combout ;
wire \Reg_file_inst|RD1[30]~182_combout ;
wire \Reg_file_inst|RD1[30]~185_combout ;
wire \Reg_file_inst|RD1[30]~186_combout ;
wire \Reg_file_inst|RD2[30]~189_combout ;
wire \ALU_inst|Add1~118 ;
wire \ALU_inst|Add1~121_sumout ;
wire \ALU_inst|Add0~118 ;
wire \ALU_inst|Add0~121_sumout ;
wire \ALU_inst|Mux1~0_combout ;
wire \MemToReg_inst|C[30]~30_combout ;
wire \PCPlus4_inst|Add0~114 ;
wire \PCPlus4_inst|Add0~117_sumout ;
wire \PCPlus8_inst|Add0~106 ;
wire \PCPlus8_inst|Add0~109_sumout ;
wire \ALUSrc_inst|C[31]~37_combout ;
wire \Reg_file_inst|RD1[31]~187_combout ;
wire \Reg_file_inst|RD1[31]~188_combout ;
wire \Reg_file_inst|RD1[31]~190_combout ;
wire \Reg_file_inst|RD1[31]~189_combout ;
wire \Reg_file_inst|RD1[31]~191_combout ;
wire \Reg_file_inst|RD1[31]~192_combout ;
wire \Reg_file_inst|RD2[31]~195_combout ;
wire \ALU_inst|Add1~122 ;
wire \ALU_inst|Add1~125_sumout ;
wire \ALU_inst|Add0~122 ;
wire \ALU_inst|Add0~125_sumout ;
wire \ALU_inst|Mux0~0_combout ;
wire \CU_Inst|comb~0_combout ;
wire \CU_Inst|comb~1_combout ;
wire \Instr[28]~input_o ;
wire \ALU_inst|Equal0~5_combout ;
wire \ALU_inst|Equal0~4_combout ;
wire \ALU_inst|Equal0~2_combout ;
wire \ALU_inst|Equal0~0_combout ;
wire \ALU_inst|Equal0~1_combout ;
wire \ALU_inst|Equal0~6_combout ;
wire \ALU_inst|Equal0~3_combout ;
wire \ALU_inst|Mux32~0_combout ;
wire \CU_Inst|comb~2_combout ;
wire \CU_Inst|inst_Condition_Check|Mux0~3_combout ;
wire \CU_Inst|inst_Condition_Check|Mux0~1_combout ;
wire \Instr[31]~input_o ;
wire \ALU_inst|Add0~126 ;
wire \ALU_inst|Add0~129_sumout ;
wire \ALU_inst|Add1~126 ;
wire \ALU_inst|Add1~129_sumout ;
wire \ALU_inst|Mux33~0_combout ;
wire \CU_Inst|inst_Condition_Check|Mux0~2_combout ;
wire \CU_Inst|inst_Condition_Check|Mux0~0_combout ;
wire \CU_Inst|inst_Condition_Check|Mux0~4_combout ;
wire \CU_Inst|PCSrc~1_combout ;
wire \Reg_file_inst|RD2[0]~2_combout ;
wire \Reg_file_inst|RD2[0]~0_combout ;
wire \Reg_file_inst|RD2[0]~196_combout ;
wire \ALUSrc_inst|C[0]~0_combout ;
wire \ALU_inst|Add1~1_sumout ;
wire \ALU_inst|Add0~1_sumout ;
wire \ALU_inst|Mux31~0_combout ;
wire \MemToReg_inst|C[0]~0_combout ;
wire \Reg_file_inst|registers[5][0]~q ;
wire \Reg_file_inst|RD2[0]~3_combout ;
wire \Reg_file_inst|RD2[0]~4_combout ;
wire \Reg_file_inst|RD2[0]~5_combout ;
wire \Reg_file_inst|RD2[0]~235_combout ;
wire \Reg_file_inst|RD2[1]~231_combout ;
wire \Reg_file_inst|RD2[2]~227_combout ;
wire \Reg_file_inst|RD2[3]~223_combout ;
wire \Reg_file_inst|RD2[4]~27_combout ;
wire \Reg_file_inst|RD2[5]~35_combout ;
wire \Reg_file_inst|RD2[6]~42_combout ;
wire \Reg_file_inst|RD2[7]~49_combout ;
wire \Reg_file_inst|RD2[8]~54_combout ;
wire \Reg_file_inst|RD2[9]~59_combout ;
wire \Reg_file_inst|RD2[10]~66_combout ;
wire \Reg_file_inst|RD2[11]~73_combout ;
wire \Reg_file_inst|RD2[12]~80_combout ;
wire \Reg_file_inst|RD2[13]~87_combout ;
wire \Reg_file_inst|RD2[14]~94_combout ;
wire \Reg_file_inst|RD2[15]~100_combout ;
wire \Reg_file_inst|RD2[16]~106_combout ;
wire \Reg_file_inst|RD2[17]~112_combout ;
wire \Reg_file_inst|RD2[18]~118_combout ;
wire \Reg_file_inst|RD2[19]~124_combout ;
wire \Reg_file_inst|RD2[20]~130_combout ;
wire \Reg_file_inst|RD2[21]~136_combout ;
wire \Reg_file_inst|RD2[22]~142_combout ;
wire \Reg_file_inst|RD2[23]~148_combout ;
wire \Reg_file_inst|RD2[24]~154_combout ;
wire \CU_Inst|MemWrite~combout ;
wire [31:0] \PC_Register|Q ;
wire [1:0] \CU_Inst|Register_Flag2|Q ;
wire [1:0] \CU_Inst|Register_Flag1|Q ;


// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \WriteData[0]~output (
	.i(\Reg_file_inst|RD2[0]~235_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
defparam \WriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \WriteData[1]~output (
	.i(\Reg_file_inst|RD2[1]~231_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
defparam \WriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \WriteData[2]~output (
	.i(\Reg_file_inst|RD2[2]~227_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
defparam \WriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \WriteData[3]~output (
	.i(\Reg_file_inst|RD2[3]~223_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
defparam \WriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \WriteData[4]~output (
	.i(\Reg_file_inst|RD2[4]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
defparam \WriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \WriteData[5]~output (
	.i(\Reg_file_inst|RD2[5]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
defparam \WriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \WriteData[6]~output (
	.i(\Reg_file_inst|RD2[6]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
defparam \WriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \WriteData[7]~output (
	.i(\Reg_file_inst|RD2[7]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
defparam \WriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \WriteData[8]~output (
	.i(\Reg_file_inst|RD2[8]~54_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
defparam \WriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \WriteData[9]~output (
	.i(\Reg_file_inst|RD2[9]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
defparam \WriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \WriteData[10]~output (
	.i(\Reg_file_inst|RD2[10]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
defparam \WriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \WriteData[11]~output (
	.i(\Reg_file_inst|RD2[11]~73_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
defparam \WriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \WriteData[12]~output (
	.i(\Reg_file_inst|RD2[12]~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
defparam \WriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \WriteData[13]~output (
	.i(\Reg_file_inst|RD2[13]~87_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
defparam \WriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \WriteData[14]~output (
	.i(\Reg_file_inst|RD2[14]~94_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
defparam \WriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \WriteData[15]~output (
	.i(\Reg_file_inst|RD2[15]~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
defparam \WriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \WriteData[16]~output (
	.i(\Reg_file_inst|RD2[16]~106_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
defparam \WriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \WriteData[17]~output (
	.i(\Reg_file_inst|RD2[17]~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
defparam \WriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \WriteData[18]~output (
	.i(\Reg_file_inst|RD2[18]~118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
defparam \WriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \WriteData[19]~output (
	.i(\Reg_file_inst|RD2[19]~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
defparam \WriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \WriteData[20]~output (
	.i(\Reg_file_inst|RD2[20]~130_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
defparam \WriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \WriteData[21]~output (
	.i(\Reg_file_inst|RD2[21]~136_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
defparam \WriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \WriteData[22]~output (
	.i(\Reg_file_inst|RD2[22]~142_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
defparam \WriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \WriteData[23]~output (
	.i(\Reg_file_inst|RD2[23]~148_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
defparam \WriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \WriteData[24]~output (
	.i(\Reg_file_inst|RD2[24]~154_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
defparam \WriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \WriteData[25]~output (
	.i(\Reg_file_inst|RD2[25]~160_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
defparam \WriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \WriteData[26]~output (
	.i(\Reg_file_inst|RD2[26]~166_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
defparam \WriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \WriteData[27]~output (
	.i(\Reg_file_inst|RD2[27]~171_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
defparam \WriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \WriteData[28]~output (
	.i(\Reg_file_inst|RD2[28]~177_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
defparam \WriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \WriteData[29]~output (
	.i(\Reg_file_inst|RD2[29]~183_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
defparam \WriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \WriteData[30]~output (
	.i(\Reg_file_inst|RD2[30]~189_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
defparam \WriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \WriteData[31]~output (
	.i(\Reg_file_inst|RD2[31]~195_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
defparam \WriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \MemWrite~output (
	.i(\CU_Inst|MemWrite~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
defparam \MemWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \PC[0]~output (
	.i(\PC_Register|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
defparam \PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \PC[1]~output (
	.i(\PC_Register|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
defparam \PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \PC[2]~output (
	.i(\PC_Register|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
defparam \PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \PC[3]~output (
	.i(\PC_Register|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
defparam \PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \PC[4]~output (
	.i(\PC_Register|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
defparam \PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \PC[5]~output (
	.i(\PC_Register|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
defparam \PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \PC[6]~output (
	.i(\PC_Register|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
defparam \PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \PC[7]~output (
	.i(\PC_Register|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
defparam \PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \PC[8]~output (
	.i(\PC_Register|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
defparam \PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \PC[9]~output (
	.i(\PC_Register|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
defparam \PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \PC[10]~output (
	.i(\PC_Register|Q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
defparam \PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \PC[11]~output (
	.i(\PC_Register|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
defparam \PC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \PC[12]~output (
	.i(\PC_Register|Q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
defparam \PC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \PC[13]~output (
	.i(\PC_Register|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
defparam \PC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \PC[14]~output (
	.i(\PC_Register|Q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
defparam \PC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \PC[15]~output (
	.i(\PC_Register|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
defparam \PC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \PC[16]~output (
	.i(\PC_Register|Q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
defparam \PC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \PC[17]~output (
	.i(\PC_Register|Q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
defparam \PC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \PC[18]~output (
	.i(\PC_Register|Q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
defparam \PC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \PC[19]~output (
	.i(\PC_Register|Q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
defparam \PC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \PC[20]~output (
	.i(\PC_Register|Q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
defparam \PC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \PC[21]~output (
	.i(\PC_Register|Q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
defparam \PC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \PC[22]~output (
	.i(\PC_Register|Q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
defparam \PC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \PC[23]~output (
	.i(\PC_Register|Q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
defparam \PC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \PC[24]~output (
	.i(\PC_Register|Q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
defparam \PC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \PC[25]~output (
	.i(\PC_Register|Q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
defparam \PC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \PC[26]~output (
	.i(\PC_Register|Q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
defparam \PC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \PC[27]~output (
	.i(\PC_Register|Q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
defparam \PC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \PC[28]~output (
	.i(\PC_Register|Q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
defparam \PC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \PC[29]~output (
	.i(\PC_Register|Q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
defparam \PC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \PC[30]~output (
	.i(\PC_Register|Q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
defparam \PC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \PC[31]~output (
	.i(\PC_Register|Q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
defparam \PC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \ALUResult[0]~output (
	.i(\ALU_inst|Mux31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[0]),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
defparam \ALUResult[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \ALUResult[1]~output (
	.i(\ALU_inst|Mux30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[1]),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
defparam \ALUResult[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \ALUResult[2]~output (
	.i(\ALU_inst|Mux29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[2]),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
defparam \ALUResult[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \ALUResult[3]~output (
	.i(\ALU_inst|Mux28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[3]),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
defparam \ALUResult[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \ALUResult[4]~output (
	.i(\ALU_inst|Mux27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[4]),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
defparam \ALUResult[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \ALUResult[5]~output (
	.i(\ALU_inst|Mux26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[5]),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
defparam \ALUResult[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \ALUResult[6]~output (
	.i(\ALU_inst|Mux25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[6]),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
defparam \ALUResult[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \ALUResult[7]~output (
	.i(\ALU_inst|Mux24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[7]),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
defparam \ALUResult[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \ALUResult[8]~output (
	.i(\ALU_inst|Mux23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[8]),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
defparam \ALUResult[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \ALUResult[9]~output (
	.i(\ALU_inst|Mux22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[9]),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
defparam \ALUResult[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \ALUResult[10]~output (
	.i(\ALU_inst|Mux21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[10]),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
defparam \ALUResult[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \ALUResult[11]~output (
	.i(\ALU_inst|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[11]),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
defparam \ALUResult[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \ALUResult[12]~output (
	.i(\ALU_inst|Mux19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[12]),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
defparam \ALUResult[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \ALUResult[13]~output (
	.i(\ALU_inst|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[13]),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
defparam \ALUResult[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \ALUResult[14]~output (
	.i(\ALU_inst|Mux17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[14]),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
defparam \ALUResult[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \ALUResult[15]~output (
	.i(\ALU_inst|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[15]),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
defparam \ALUResult[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \ALUResult[16]~output (
	.i(\ALU_inst|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[16]),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
defparam \ALUResult[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ALUResult[17]~output (
	.i(\ALU_inst|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[17]),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
defparam \ALUResult[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \ALUResult[18]~output (
	.i(\ALU_inst|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[18]),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
defparam \ALUResult[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \ALUResult[19]~output (
	.i(\ALU_inst|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[19]),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
defparam \ALUResult[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \ALUResult[20]~output (
	.i(\ALU_inst|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[20]),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
defparam \ALUResult[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \ALUResult[21]~output (
	.i(\ALU_inst|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[21]),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
defparam \ALUResult[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \ALUResult[22]~output (
	.i(\ALU_inst|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[22]),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
defparam \ALUResult[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \ALUResult[23]~output (
	.i(\ALU_inst|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[23]),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
defparam \ALUResult[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \ALUResult[24]~output (
	.i(\ALU_inst|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[24]),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
defparam \ALUResult[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \ALUResult[25]~output (
	.i(\ALU_inst|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[25]),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
defparam \ALUResult[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \ALUResult[26]~output (
	.i(\ALU_inst|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[26]),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
defparam \ALUResult[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \ALUResult[27]~output (
	.i(\ALU_inst|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[27]),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
defparam \ALUResult[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \ALUResult[28]~output (
	.i(\ALU_inst|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[28]),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
defparam \ALUResult[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \ALUResult[29]~output (
	.i(\ALU_inst|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[29]),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
defparam \ALUResult[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \ALUResult[30]~output (
	.i(\ALU_inst|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[30]),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
defparam \ALUResult[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \ALUResult[31]~output (
	.i(\ALU_inst|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResult[31]),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
defparam \ALUResult[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \Result[0]~output (
	.i(\MemToReg_inst|C[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[0]),
	.obar());
// synopsys translate_off
defparam \Result[0]~output .bus_hold = "false";
defparam \Result[0]~output .open_drain_output = "false";
defparam \Result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \Result[1]~output (
	.i(\MemToReg_inst|C[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[1]),
	.obar());
// synopsys translate_off
defparam \Result[1]~output .bus_hold = "false";
defparam \Result[1]~output .open_drain_output = "false";
defparam \Result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \Result[2]~output (
	.i(\MemToReg_inst|C[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[2]),
	.obar());
// synopsys translate_off
defparam \Result[2]~output .bus_hold = "false";
defparam \Result[2]~output .open_drain_output = "false";
defparam \Result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \Result[3]~output (
	.i(\MemToReg_inst|C[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[3]),
	.obar());
// synopsys translate_off
defparam \Result[3]~output .bus_hold = "false";
defparam \Result[3]~output .open_drain_output = "false";
defparam \Result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \Result[4]~output (
	.i(\MemToReg_inst|C[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[4]),
	.obar());
// synopsys translate_off
defparam \Result[4]~output .bus_hold = "false";
defparam \Result[4]~output .open_drain_output = "false";
defparam \Result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \Result[5]~output (
	.i(\MemToReg_inst|C[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[5]),
	.obar());
// synopsys translate_off
defparam \Result[5]~output .bus_hold = "false";
defparam \Result[5]~output .open_drain_output = "false";
defparam \Result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \Result[6]~output (
	.i(\MemToReg_inst|C[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[6]),
	.obar());
// synopsys translate_off
defparam \Result[6]~output .bus_hold = "false";
defparam \Result[6]~output .open_drain_output = "false";
defparam \Result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \Result[7]~output (
	.i(\MemToReg_inst|C[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[7]),
	.obar());
// synopsys translate_off
defparam \Result[7]~output .bus_hold = "false";
defparam \Result[7]~output .open_drain_output = "false";
defparam \Result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \Result[8]~output (
	.i(\MemToReg_inst|C[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[8]),
	.obar());
// synopsys translate_off
defparam \Result[8]~output .bus_hold = "false";
defparam \Result[8]~output .open_drain_output = "false";
defparam \Result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \Result[9]~output (
	.i(\MemToReg_inst|C[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[9]),
	.obar());
// synopsys translate_off
defparam \Result[9]~output .bus_hold = "false";
defparam \Result[9]~output .open_drain_output = "false";
defparam \Result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \Result[10]~output (
	.i(\MemToReg_inst|C[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[10]),
	.obar());
// synopsys translate_off
defparam \Result[10]~output .bus_hold = "false";
defparam \Result[10]~output .open_drain_output = "false";
defparam \Result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \Result[11]~output (
	.i(\MemToReg_inst|C[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[11]),
	.obar());
// synopsys translate_off
defparam \Result[11]~output .bus_hold = "false";
defparam \Result[11]~output .open_drain_output = "false";
defparam \Result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \Result[12]~output (
	.i(\MemToReg_inst|C[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[12]),
	.obar());
// synopsys translate_off
defparam \Result[12]~output .bus_hold = "false";
defparam \Result[12]~output .open_drain_output = "false";
defparam \Result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \Result[13]~output (
	.i(\MemToReg_inst|C[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[13]),
	.obar());
// synopsys translate_off
defparam \Result[13]~output .bus_hold = "false";
defparam \Result[13]~output .open_drain_output = "false";
defparam \Result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \Result[14]~output (
	.i(\MemToReg_inst|C[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[14]),
	.obar());
// synopsys translate_off
defparam \Result[14]~output .bus_hold = "false";
defparam \Result[14]~output .open_drain_output = "false";
defparam \Result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \Result[15]~output (
	.i(\MemToReg_inst|C[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[15]),
	.obar());
// synopsys translate_off
defparam \Result[15]~output .bus_hold = "false";
defparam \Result[15]~output .open_drain_output = "false";
defparam \Result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \Result[16]~output (
	.i(\MemToReg_inst|C[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[16]),
	.obar());
// synopsys translate_off
defparam \Result[16]~output .bus_hold = "false";
defparam \Result[16]~output .open_drain_output = "false";
defparam \Result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \Result[17]~output (
	.i(\MemToReg_inst|C[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[17]),
	.obar());
// synopsys translate_off
defparam \Result[17]~output .bus_hold = "false";
defparam \Result[17]~output .open_drain_output = "false";
defparam \Result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Result[18]~output (
	.i(\MemToReg_inst|C[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[18]),
	.obar());
// synopsys translate_off
defparam \Result[18]~output .bus_hold = "false";
defparam \Result[18]~output .open_drain_output = "false";
defparam \Result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \Result[19]~output (
	.i(\MemToReg_inst|C[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[19]),
	.obar());
// synopsys translate_off
defparam \Result[19]~output .bus_hold = "false";
defparam \Result[19]~output .open_drain_output = "false";
defparam \Result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \Result[20]~output (
	.i(\MemToReg_inst|C[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[20]),
	.obar());
// synopsys translate_off
defparam \Result[20]~output .bus_hold = "false";
defparam \Result[20]~output .open_drain_output = "false";
defparam \Result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \Result[21]~output (
	.i(\MemToReg_inst|C[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[21]),
	.obar());
// synopsys translate_off
defparam \Result[21]~output .bus_hold = "false";
defparam \Result[21]~output .open_drain_output = "false";
defparam \Result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \Result[22]~output (
	.i(\MemToReg_inst|C[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[22]),
	.obar());
// synopsys translate_off
defparam \Result[22]~output .bus_hold = "false";
defparam \Result[22]~output .open_drain_output = "false";
defparam \Result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \Result[23]~output (
	.i(\MemToReg_inst|C[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[23]),
	.obar());
// synopsys translate_off
defparam \Result[23]~output .bus_hold = "false";
defparam \Result[23]~output .open_drain_output = "false";
defparam \Result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \Result[24]~output (
	.i(\MemToReg_inst|C[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[24]),
	.obar());
// synopsys translate_off
defparam \Result[24]~output .bus_hold = "false";
defparam \Result[24]~output .open_drain_output = "false";
defparam \Result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \Result[25]~output (
	.i(\MemToReg_inst|C[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[25]),
	.obar());
// synopsys translate_off
defparam \Result[25]~output .bus_hold = "false";
defparam \Result[25]~output .open_drain_output = "false";
defparam \Result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \Result[26]~output (
	.i(\MemToReg_inst|C[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[26]),
	.obar());
// synopsys translate_off
defparam \Result[26]~output .bus_hold = "false";
defparam \Result[26]~output .open_drain_output = "false";
defparam \Result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \Result[27]~output (
	.i(\MemToReg_inst|C[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[27]),
	.obar());
// synopsys translate_off
defparam \Result[27]~output .bus_hold = "false";
defparam \Result[27]~output .open_drain_output = "false";
defparam \Result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \Result[28]~output (
	.i(\MemToReg_inst|C[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[28]),
	.obar());
// synopsys translate_off
defparam \Result[28]~output .bus_hold = "false";
defparam \Result[28]~output .open_drain_output = "false";
defparam \Result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \Result[29]~output (
	.i(\MemToReg_inst|C[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[29]),
	.obar());
// synopsys translate_off
defparam \Result[29]~output .bus_hold = "false";
defparam \Result[29]~output .open_drain_output = "false";
defparam \Result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \Result[30]~output (
	.i(\MemToReg_inst|C[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[30]),
	.obar());
// synopsys translate_off
defparam \Result[30]~output .bus_hold = "false";
defparam \Result[30]~output .open_drain_output = "false";
defparam \Result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \Result[31]~output (
	.i(\MemToReg_inst|C[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[31]),
	.obar());
// synopsys translate_off
defparam \Result[31]~output .bus_hold = "false";
defparam \Result[31]~output .open_drain_output = "false";
defparam \Result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \Instr[26]~input (
	.i(Instr[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[26]~input_o ));
// synopsys translate_off
defparam \Instr[26]~input .bus_hold = "false";
defparam \Instr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \Instr[20]~input (
	.i(Instr[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[20]~input_o ));
// synopsys translate_off
defparam \Instr[20]~input .bus_hold = "false";
defparam \Instr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \Instr[15]~input (
	.i(Instr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[15]~input_o ));
// synopsys translate_off
defparam \Instr[15]~input .bus_hold = "false";
defparam \Instr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \Instr[27]~input (
	.i(Instr[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[27]~input_o ));
// synopsys translate_off
defparam \Instr[27]~input .bus_hold = "false";
defparam \Instr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \Instr[3]~input (
	.i(Instr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[3]~input_o ));
// synopsys translate_off
defparam \Instr[3]~input .bus_hold = "false";
defparam \Instr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N39
cyclonev_lcell_comb \RA2_inst|C[3]~3 (
// Equation(s):
// \RA2_inst|C[3]~3_combout  = ( \Instr[3]~input_o  & ( (!\Instr[26]~input_o ) # (((\Instr[27]~input_o ) # (\Instr[15]~input_o )) # (\Instr[20]~input_o )) ) ) # ( !\Instr[3]~input_o  & ( (\Instr[26]~input_o  & (!\Instr[20]~input_o  & (\Instr[15]~input_o  & 
// !\Instr[27]~input_o ))) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[20]~input_o ),
	.datac(!\Instr[15]~input_o ),
	.datad(!\Instr[27]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA2_inst|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA2_inst|C[3]~3 .extended_lut = "off";
defparam \RA2_inst|C[3]~3 .lut_mask = 64'h04000400BFFFBFFF;
defparam \RA2_inst|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \Instr[14]~input (
	.i(Instr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[14]~input_o ));
// synopsys translate_off
defparam \Instr[14]~input .bus_hold = "false";
defparam \Instr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \Instr[2]~input (
	.i(Instr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[2]~input_o ));
// synopsys translate_off
defparam \Instr[2]~input .bus_hold = "false";
defparam \Instr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \RA2_inst|C[2]~2 (
// Equation(s):
// \RA2_inst|C[2]~2_combout  = ( \Instr[27]~input_o  & ( \Instr[20]~input_o  & ( \Instr[2]~input_o  ) ) ) # ( !\Instr[27]~input_o  & ( \Instr[20]~input_o  & ( \Instr[2]~input_o  ) ) ) # ( \Instr[27]~input_o  & ( !\Instr[20]~input_o  & ( \Instr[2]~input_o  ) 
// ) ) # ( !\Instr[27]~input_o  & ( !\Instr[20]~input_o  & ( (!\Instr[26]~input_o  & ((\Instr[2]~input_o ))) # (\Instr[26]~input_o  & (\Instr[14]~input_o )) ) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[14]~input_o ),
	.datac(!\Instr[2]~input_o ),
	.datad(gnd),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA2_inst|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA2_inst|C[2]~2 .extended_lut = "off";
defparam \RA2_inst|C[2]~2 .lut_mask = 64'h1B1B0F0F0F0F0F0F;
defparam \RA2_inst|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \Instr[1]~input (
	.i(Instr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[1]~input_o ));
// synopsys translate_off
defparam \Instr[1]~input .bus_hold = "false";
defparam \Instr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \Instr[13]~input (
	.i(Instr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[13]~input_o ));
// synopsys translate_off
defparam \Instr[13]~input .bus_hold = "false";
defparam \Instr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \RA2_inst|C[1]~1 (
// Equation(s):
// \RA2_inst|C[1]~1_combout  = ( \Instr[13]~input_o  & ( \Instr[20]~input_o  & ( \Instr[1]~input_o  ) ) ) # ( !\Instr[13]~input_o  & ( \Instr[20]~input_o  & ( \Instr[1]~input_o  ) ) ) # ( \Instr[13]~input_o  & ( !\Instr[20]~input_o  & ( ((\Instr[26]~input_o  
// & !\Instr[27]~input_o )) # (\Instr[1]~input_o ) ) ) ) # ( !\Instr[13]~input_o  & ( !\Instr[20]~input_o  & ( (\Instr[1]~input_o  & ((!\Instr[26]~input_o ) # (\Instr[27]~input_o ))) ) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[1]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(gnd),
	.datae(!\Instr[13]~input_o ),
	.dataf(!\Instr[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA2_inst|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA2_inst|C[1]~1 .extended_lut = "off";
defparam \RA2_inst|C[1]~1 .lut_mask = 64'h2323737333333333;
defparam \RA2_inst|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \ReadData[0]~input (
	.i(ReadData[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[0]~input_o ));
// synopsys translate_off
defparam \ReadData[0]~input .bus_hold = "false";
defparam \ReadData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0 (
// Equation(s):
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  = ( !\Instr[27]~input_o  & ( \Instr[20]~input_o  & ( \Instr[26]~input_o  ) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0 .extended_lut = "off";
defparam \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0 .lut_mask = 64'h0000000055550000;
defparam \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \Instr[22]~input (
	.i(Instr[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[22]~input_o ));
// synopsys translate_off
defparam \Instr[22]~input .bus_hold = "false";
defparam \Instr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \Instr[24]~input (
	.i(Instr[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[24]~input_o ));
// synopsys translate_off
defparam \Instr[24]~input .bus_hold = "false";
defparam \Instr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \Instr[23]~input (
	.i(Instr[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[23]~input_o ));
// synopsys translate_off
defparam \Instr[23]~input .bus_hold = "false";
defparam \Instr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \Instr[21]~input (
	.i(Instr[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[21]~input_o ));
// synopsys translate_off
defparam \Instr[21]~input .bus_hold = "false";
defparam \Instr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1 (
// Equation(s):
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  = ( !\Instr[27]~input_o  & ( !\Instr[26]~input_o  & ( (!\Instr[21]~input_o  & ((!\Instr[22]~input_o  & (\Instr[24]~input_o  & \Instr[23]~input_o )) # (\Instr[22]~input_o  & (!\Instr[24]~input_o  
// & !\Instr[23]~input_o )))) ) ) )

	.dataa(!\Instr[22]~input_o ),
	.datab(!\Instr[24]~input_o ),
	.datac(!\Instr[23]~input_o ),
	.datad(!\Instr[21]~input_o ),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1 .extended_lut = "off";
defparam \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1 .lut_mask = 64'h4200000000000000;
defparam \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \Instr[25]~input (
	.i(Instr[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[25]~input_o ));
// synopsys translate_off
defparam \Instr[25]~input .bus_hold = "false";
defparam \Instr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0 (
// Equation(s):
// \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  = ( !\Instr[27]~input_o  & ( \Instr[26]~input_o  ) ) # ( \Instr[27]~input_o  & ( !\Instr[26]~input_o  ) ) # ( !\Instr[27]~input_o  & ( !\Instr[26]~input_o  & ( \Instr[25]~input_o  ) ) )

	.dataa(!\Instr[25]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0 .extended_lut = "off";
defparam \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0 .lut_mask = 64'h5555FFFFFFFF0000;
defparam \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \Instr[0]~input (
	.i(Instr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[0]~input_o ));
// synopsys translate_off
defparam \Instr[0]~input .bus_hold = "false";
defparam \Instr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0 (
// Equation(s):
// \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  = ( !\Instr[26]~input_o  & ( \Instr[27]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[27]~input_o ),
	.datad(gnd),
	.datae(!\Instr[26]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0 .extended_lut = "off";
defparam \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \Instr[12]~input (
	.i(Instr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[12]~input_o ));
// synopsys translate_off
defparam \Instr[12]~input .bus_hold = "false";
defparam \Instr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \RA2_inst|C[0]~0 (
// Equation(s):
// \RA2_inst|C[0]~0_combout  = ( \Instr[27]~input_o  & ( \Instr[0]~input_o  ) ) # ( !\Instr[27]~input_o  & ( \Instr[0]~input_o  & ( (!\Instr[26]~input_o ) # ((\Instr[12]~input_o ) # (\Instr[20]~input_o )) ) ) ) # ( !\Instr[27]~input_o  & ( !\Instr[0]~input_o 
//  & ( (\Instr[26]~input_o  & (!\Instr[20]~input_o  & \Instr[12]~input_o )) ) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[20]~input_o ),
	.datac(gnd),
	.datad(!\Instr[12]~input_o ),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA2_inst|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA2_inst|C[0]~0 .extended_lut = "off";
defparam \RA2_inst|C[0]~0 .lut_mask = 64'h00440000BBFFFFFF;
defparam \RA2_inst|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \Reg_file_inst|Equal2~0 (
// Equation(s):
// \Reg_file_inst|Equal2~0_combout  = ( \RA2_inst|C[1]~1_combout  & ( (\RA2_inst|C[2]~2_combout  & (\RA2_inst|C[3]~3_combout  & \RA2_inst|C[0]~0_combout )) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RA2_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|Equal2~0 .extended_lut = "off";
defparam \Reg_file_inst|Equal2~0 .lut_mask = 64'h0000000001010101;
defparam \Reg_file_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N42
cyclonev_lcell_comb \PC_Register|Q[0]~feeder (
// Equation(s):
// \PC_Register|Q[0]~feeder_combout  = ( \MemToReg_inst|C[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[0]~feeder .extended_lut = "off";
defparam \PC_Register|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_Register|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \Instr[30]~input (
	.i(Instr[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[30]~input_o ));
// synopsys translate_off
defparam \Instr[30]~input .bus_hold = "false";
defparam \Instr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \Instr[29]~input (
	.i(Instr[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[29]~input_o ));
// synopsys translate_off
defparam \Instr[29]~input .bus_hold = "false";
defparam \Instr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0 (
// Equation(s):
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  = ( !\Instr[27]~input_o  & ( !\Instr[26]~input_o  & ( (!\Instr[22]~input_o  & (!\Instr[21]~input_o  & (!\Instr[24]~input_o  $ (\Instr[23]~input_o )))) ) ) )

	.dataa(!\Instr[22]~input_o ),
	.datab(!\Instr[24]~input_o ),
	.datac(!\Instr[23]~input_o ),
	.datad(!\Instr[21]~input_o ),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0 .extended_lut = "off";
defparam \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0 .lut_mask = 64'h8200000000000000;
defparam \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N51
cyclonev_lcell_comb \ALUSrc_inst|C[25]~30 (
// Equation(s):
// \ALUSrc_inst|C[25]~30_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( \Instr[23]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[25]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[25]~30 .extended_lut = "off";
defparam \ALUSrc_inst|C[25]~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUSrc_inst|C[25]~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \ReadData[31]~input (
	.i(ReadData[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[31]~input_o ));
// synopsys translate_off
defparam \ReadData[31]~input .bus_hold = "false";
defparam \ReadData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \MemToReg_inst|C[31]~31 (
// Equation(s):
// \MemToReg_inst|C[31]~31_combout  = ( \ALU_inst|Mux0~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[31]~input_o ) ) ) # ( !\ALU_inst|Mux0~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout 
//  & \ReadData[31]~input_o ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(!\ReadData[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[31]~31 .extended_lut = "off";
defparam \MemToReg_inst|C[31]~31 .lut_mask = 64'h11111111BBBBBBBB;
defparam \MemToReg_inst|C[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \CU_Inst|PCSrc~0 (
// Equation(s):
// \CU_Inst|PCSrc~0_combout  = ( \Instr[13]~input_o  & ( (\Instr[12]~input_o  & (\Instr[14]~input_o  & \Instr[15]~input_o )) ) )

	.dataa(!\Instr[12]~input_o ),
	.datab(gnd),
	.datac(!\Instr[14]~input_o ),
	.datad(!\Instr[15]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|PCSrc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|PCSrc~0 .extended_lut = "off";
defparam \CU_Inst|PCSrc~0 .lut_mask = 64'h0000000000050005;
defparam \CU_Inst|PCSrc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \Reg_file_inst|always0~0 (
// Equation(s):
// \Reg_file_inst|always0~0_combout  = ( !\Instr[27]~input_o  & ( !\CU_Inst|PCSrc~0_combout  & ( (\CU_Inst|inst_Condition_Check|Mux0~4_combout  & ((!\Instr[26]~input_o ) # (\Instr[20]~input_o ))) ) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(!\CU_Inst|inst_Condition_Check|Mux0~4_combout ),
	.datac(gnd),
	.datad(!\Instr[20]~input_o ),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\CU_Inst|PCSrc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|always0~0 .extended_lut = "off";
defparam \Reg_file_inst|always0~0 .lut_mask = 64'h2233000000000000;
defparam \Reg_file_inst|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \Reg_file_inst|Decoder0~3 (
// Equation(s):
// \Reg_file_inst|Decoder0~3_combout  = ( \Reg_file_inst|always0~0_combout  & ( (\Instr[12]~input_o  & \Instr[13]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[12]~input_o ),
	.datad(!\Instr[13]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|Decoder0~3 .extended_lut = "off";
defparam \Reg_file_inst|Decoder0~3 .lut_mask = 64'h00000000000F000F;
defparam \Reg_file_inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \Reg_file_inst|registers[11][19]~3 (
// Equation(s):
// \Reg_file_inst|registers[11][19]~3_combout  = ( \Instr[14]~input_o  & ( \rst~input_o  ) ) # ( !\Instr[14]~input_o  & ( ((\Instr[15]~input_o  & \Reg_file_inst|Decoder0~3_combout )) # (\rst~input_o ) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\Instr[15]~input_o ),
	.datad(!\Reg_file_inst|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\Instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[11][19]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[11][19]~3 .extended_lut = "off";
defparam \Reg_file_inst|registers[11][19]~3 .lut_mask = 64'h333F333F33333333;
defparam \Reg_file_inst|registers[11][19]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N38
dffeas \Reg_file_inst|registers[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \Reg_file_inst|Decoder0~1 (
// Equation(s):
// \Reg_file_inst|Decoder0~1_combout  = ( \Reg_file_inst|always0~0_combout  & ( (\Instr[12]~input_o  & !\Instr[13]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[12]~input_o ),
	.datad(!\Instr[13]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|Decoder0~1 .extended_lut = "off";
defparam \Reg_file_inst|Decoder0~1 .lut_mask = 64'h000000000F000F00;
defparam \Reg_file_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \Reg_file_inst|registers[9][19]~1 (
// Equation(s):
// \Reg_file_inst|registers[9][19]~1_combout  = ( \Reg_file_inst|Decoder0~1_combout  & ( ((\Instr[15]~input_o  & !\Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[15]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][19]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][19]~1 .extended_lut = "off";
defparam \Reg_file_inst|registers[9][19]~1 .lut_mask = 64'h3333333373737373;
defparam \Reg_file_inst|registers[9][19]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \Reg_file_inst|registers[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \Reg_file_inst|Decoder0~0 (
// Equation(s):
// \Reg_file_inst|Decoder0~0_combout  = ( \Reg_file_inst|always0~0_combout  & ( (!\Instr[12]~input_o  & !\Instr[13]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[12]~input_o ),
	.datad(!\Instr[13]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|Decoder0~0 .extended_lut = "off";
defparam \Reg_file_inst|Decoder0~0 .lut_mask = 64'h00000000F000F000;
defparam \Reg_file_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \Reg_file_inst|registers[8][4]~0 (
// Equation(s):
// \Reg_file_inst|registers[8][4]~0_combout  = ( \Reg_file_inst|Decoder0~0_combout  & ( ((\Instr[15]~input_o  & !\Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[15]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][4]~0 .extended_lut = "off";
defparam \Reg_file_inst|registers[8][4]~0 .lut_mask = 64'h3333333373737373;
defparam \Reg_file_inst|registers[8][4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \Reg_file_inst|registers[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \Reg_file_inst|Decoder0~2 (
// Equation(s):
// \Reg_file_inst|Decoder0~2_combout  = ( \Reg_file_inst|always0~0_combout  & ( (!\Instr[12]~input_o  & \Instr[13]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[12]~input_o ),
	.datad(!\Instr[13]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|Decoder0~2 .extended_lut = "off";
defparam \Reg_file_inst|Decoder0~2 .lut_mask = 64'h0000000000F000F0;
defparam \Reg_file_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \Reg_file_inst|registers[10][2]~2 (
// Equation(s):
// \Reg_file_inst|registers[10][2]~2_combout  = ( \Instr[15]~input_o  & ( \Reg_file_inst|Decoder0~2_combout  & ( (!\Instr[14]~input_o ) # (\rst~input_o ) ) ) ) # ( !\Instr[15]~input_o  & ( \Reg_file_inst|Decoder0~2_combout  & ( \rst~input_o  ) ) ) # ( 
// \Instr[15]~input_o  & ( !\Reg_file_inst|Decoder0~2_combout  & ( \rst~input_o  ) ) ) # ( !\Instr[15]~input_o  & ( !\Reg_file_inst|Decoder0~2_combout  & ( \rst~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\Instr[14]~input_o ),
	.datae(!\Instr[15]~input_o ),
	.dataf(!\Reg_file_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][2]~2 .extended_lut = "off";
defparam \Reg_file_inst|registers[10][2]~2 .lut_mask = 64'h0F0F0F0F0F0FFF0F;
defparam \Reg_file_inst|registers[10][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \Reg_file_inst|registers[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~190 (
// Equation(s):
// \Reg_file_inst|RD2[31]~190_combout  = ( \Reg_file_inst|registers[8][31]~q  & ( \Reg_file_inst|registers[10][31]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][31]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[11][31]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][31]~q  & ( \Reg_file_inst|registers[10][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[9][31]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][31]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][31]~q  & ( !\Reg_file_inst|registers[10][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][31]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][31]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][31]~q  & 
// ( !\Reg_file_inst|registers[10][31]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][31]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][31]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][31]~q ),
	.datab(!\Reg_file_inst|registers[9][31]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[8][31]~q ),
	.dataf(!\Reg_file_inst|registers[10][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~190 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~190 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Reg_file_inst|RD2[31]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \Reg_file_inst|registers[1][5]~12 (
// Equation(s):
// \Reg_file_inst|registers[1][5]~12_combout  = ( \Reg_file_inst|Decoder0~1_combout  & ( ((!\Instr[14]~input_o  & !\Instr[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[14]~input_o ),
	.datab(!\Instr[15]~input_o ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][5]~12 .extended_lut = "off";
defparam \Reg_file_inst|registers[1][5]~12 .lut_mask = 64'h0F0F0F0F8F8F8F8F;
defparam \Reg_file_inst|registers[1][5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \Reg_file_inst|registers[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \Reg_file_inst|registers[3][24]~14 (
// Equation(s):
// \Reg_file_inst|registers[3][24]~14_combout  = ( \Instr[14]~input_o  & ( \Reg_file_inst|Decoder0~3_combout  & ( \rst~input_o  ) ) ) # ( !\Instr[14]~input_o  & ( \Reg_file_inst|Decoder0~3_combout  & ( (!\Instr[15]~input_o ) # (\rst~input_o ) ) ) ) # ( 
// \Instr[14]~input_o  & ( !\Reg_file_inst|Decoder0~3_combout  & ( \rst~input_o  ) ) ) # ( !\Instr[14]~input_o  & ( !\Reg_file_inst|Decoder0~3_combout  & ( \rst~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\Instr[15]~input_o ),
	.datad(gnd),
	.datae(!\Instr[14]~input_o ),
	.dataf(!\Reg_file_inst|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[3][24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[3][24]~14 .extended_lut = "off";
defparam \Reg_file_inst|registers[3][24]~14 .lut_mask = 64'h33333333F3F33333;
defparam \Reg_file_inst|registers[3][24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \Reg_file_inst|registers[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg_inst|C[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \Reg_file_inst|registers[2][17]~13 (
// Equation(s):
// \Reg_file_inst|registers[2][17]~13_combout  = ( \Reg_file_inst|Decoder0~2_combout  & ( ((!\Instr[14]~input_o  & !\Instr[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~2_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[14]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instr[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[2][17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[2][17]~13 .extended_lut = "off";
defparam \Reg_file_inst|registers[2][17]~13 .lut_mask = 64'h33333333B3B3B3B3;
defparam \Reg_file_inst|registers[2][17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \Reg_file_inst|registers[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \Reg_file_inst|registers[0][19]~11 (
// Equation(s):
// \Reg_file_inst|registers[0][19]~11_combout  = ( \Reg_file_inst|Decoder0~0_combout  & ( ((!\Instr[15]~input_o  & !\Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[15]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][19]~11 .extended_lut = "off";
defparam \Reg_file_inst|registers[0][19]~11 .lut_mask = 64'h33333333B3B3B3B3;
defparam \Reg_file_inst|registers[0][19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N32
dffeas \Reg_file_inst|registers[0][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~193 (
// Equation(s):
// \Reg_file_inst|RD2[31]~193_combout  = ( \Reg_file_inst|registers[2][31]~q  & ( \Reg_file_inst|registers[0][31]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][31]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[3][31]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][31]~q  & ( \Reg_file_inst|registers[0][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[1][31]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][31]~q ))))) ) ) ) # ( \Reg_file_inst|registers[2][31]~q  & ( !\Reg_file_inst|registers[0][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout 
// )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][31]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][31]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[2][31]~q  & ( 
// !\Reg_file_inst|registers[0][31]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][31]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][31]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][31]~q ),
	.datad(!\Reg_file_inst|registers[3][31]~q ),
	.datae(!\Reg_file_inst|registers[2][31]~q ),
	.dataf(!\Reg_file_inst|registers[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~193 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~193 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file_inst|RD2[31]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \Reg_file_inst|registers[12][23]~4 (
// Equation(s):
// \Reg_file_inst|registers[12][23]~4_combout  = ( \Reg_file_inst|Decoder0~0_combout  & ( ((\Instr[15]~input_o  & \Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[15]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[12][23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[12][23]~4 .extended_lut = "off";
defparam \Reg_file_inst|registers[12][23]~4 .lut_mask = 64'h3333333337373737;
defparam \Reg_file_inst|registers[12][23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N23
dffeas \Reg_file_inst|registers[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \Reg_file_inst|registers[14][12]~6 (
// Equation(s):
// \Reg_file_inst|registers[14][12]~6_combout  = ( \Reg_file_inst|Decoder0~2_combout  & ( ((\Instr[14]~input_o  & \Instr[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~2_combout  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(!\Instr[15]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[14][12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[14][12]~6 .extended_lut = "off";
defparam \Reg_file_inst|registers[14][12]~6 .lut_mask = 64'h33333333333F333F;
defparam \Reg_file_inst|registers[14][12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \Reg_file_inst|registers[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \Reg_file_inst|registers[13][19]~5 (
// Equation(s):
// \Reg_file_inst|registers[13][19]~5_combout  = ( \Reg_file_inst|Decoder0~1_combout  & ( ((\Instr[14]~input_o  & \Instr[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[14]~input_o ),
	.datab(gnd),
	.datac(!\Instr[15]~input_o ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[13][19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[13][19]~5 .extended_lut = "off";
defparam \Reg_file_inst|registers[13][19]~5 .lut_mask = 64'h00FF00FF05FF05FF;
defparam \Reg_file_inst|registers[13][19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \Reg_file_inst|registers[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~191 (
// Equation(s):
// \Reg_file_inst|RD2[31]~191_combout  = ( \Reg_file_inst|registers[13][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][31]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][31]~q ))))) # 
// (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) # ( !\Reg_file_inst|registers[13][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][31]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[14][31]~q ))))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][31]~q ),
	.datad(!\Reg_file_inst|registers[14][31]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~191 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~191 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file_inst|RD2[31]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \Reg_file_inst|registers[7][1]~10 (
// Equation(s):
// \Reg_file_inst|registers[7][1]~10_combout  = ( \Instr[14]~input_o  & ( ((\Reg_file_inst|Decoder0~3_combout  & !\Instr[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Instr[14]~input_o  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\Reg_file_inst|Decoder0~3_combout ),
	.datad(!\Instr[15]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[7][1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[7][1]~10 .extended_lut = "off";
defparam \Reg_file_inst|registers[7][1]~10 .lut_mask = 64'h333333333F333F33;
defparam \Reg_file_inst|registers[7][1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \Reg_file_inst|registers[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \Reg_file_inst|registers[5][6]~8 (
// Equation(s):
// \Reg_file_inst|registers[5][6]~8_combout  = ( \Reg_file_inst|Decoder0~1_combout  & ( ((!\Instr[15]~input_o  & \Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(!\Instr[15]~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][6]~8 .extended_lut = "off";
defparam \Reg_file_inst|registers[5][6]~8 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \Reg_file_inst|registers[5][6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N26
dffeas \Reg_file_inst|registers[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Reg_file_inst|registers[4][4]~7 (
// Equation(s):
// \Reg_file_inst|registers[4][4]~7_combout  = ( \Reg_file_inst|Decoder0~0_combout  & ( ((!\Instr[15]~input_o  & \Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(!\Instr[15]~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][4]~7 .extended_lut = "off";
defparam \Reg_file_inst|registers[4][4]~7 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \Reg_file_inst|registers[4][4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \Reg_file_inst|registers[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \Reg_file_inst|registers[6][30]~9 (
// Equation(s):
// \Reg_file_inst|registers[6][30]~9_combout  = ( \Reg_file_inst|Decoder0~2_combout  & ( ((!\Instr[15]~input_o  & \Instr[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file_inst|Decoder0~2_combout  & ( \rst~input_o  ) )

	.dataa(!\Instr[15]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instr[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][30]~9 .extended_lut = "off";
defparam \Reg_file_inst|registers[6][30]~9 .lut_mask = 64'h333333333B3B3B3B;
defparam \Reg_file_inst|registers[6][30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \Reg_file_inst|registers[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][31] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~192 (
// Equation(s):
// \Reg_file_inst|RD2[31]~192_combout  = ( \Reg_file_inst|registers[4][31]~q  & ( \Reg_file_inst|registers[6][31]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[5][31]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[7][31]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][31]~q  & ( \Reg_file_inst|registers[6][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[5][31]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][31]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][31]~q  & ( !\Reg_file_inst|registers[6][31]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (!\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[5][31]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][31]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][31]~q  & ( 
// !\Reg_file_inst|registers[6][31]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[5][31]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][31]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[7][31]~q ),
	.datad(!\Reg_file_inst|registers[5][31]~q ),
	.datae(!\Reg_file_inst|registers[4][31]~q ),
	.dataf(!\Reg_file_inst|registers[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~192 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~192 .lut_mask = 64'h014589CD2367ABEF;
defparam \Reg_file_inst|RD2[31]~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~194 (
// Equation(s):
// \Reg_file_inst|RD2[31]~194_combout  = ( \Reg_file_inst|RD2[31]~192_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout )) # (\Reg_file_inst|RD2[31]~193_combout ))) # (\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[31]~191_combout  & 
// \RA2_inst|C[2]~2_combout )))) ) ) # ( !\Reg_file_inst|RD2[31]~192_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[31]~193_combout  & ((!\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[31]~191_combout  & 
// \RA2_inst|C[2]~2_combout )))) ) )

	.dataa(!\Reg_file_inst|RD2[31]~193_combout ),
	.datab(!\Reg_file_inst|RD2[31]~191_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[31]~192_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~194 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~194 .lut_mask = 64'h500350F3500350F3;
defparam \Reg_file_inst|RD2[31]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~1 (
// Equation(s):
// \Reg_file_inst|RD2[6]~1_combout  = ( !\RA2_inst|C[2]~2_combout  & ( \RA2_inst|C[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RA2_inst|C[3]~3_combout ),
	.datae(!\RA2_inst|C[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~1 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~1 .lut_mask = 64'h00FF000000FF0000;
defparam \Reg_file_inst|RD2[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~210 (
// Equation(s):
// \Reg_file_inst|RD2[31]~210_combout  = ( \Reg_file_inst|RD2[6]~1_combout  & ( (!\Reg_file_inst|RD2[31]~190_combout  & !\Reg_file_inst|RD2[31]~194_combout ) ) ) # ( !\Reg_file_inst|RD2[6]~1_combout  & ( !\Reg_file_inst|RD2[31]~194_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[31]~190_combout ),
	.datad(!\Reg_file_inst|RD2[31]~194_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~210 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~210 .lut_mask = 64'hFF00FF00F000F000;
defparam \Reg_file_inst|RD2[31]~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N59
dffeas \PC_Register|Q[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~117_sumout ),
	.asdata(\MemToReg_inst|C[31]~31_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[31] .is_wysiwyg = "true";
defparam \PC_Register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \PCPlus4_inst|Add0~1 (
// Equation(s):
// \PCPlus4_inst|Add0~1_sumout  = SUM(( \PC_Register|Q [2] ) + ( VCC ) + ( !VCC ))
// \PCPlus4_inst|Add0~2  = CARRY(( \PC_Register|Q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~1_sumout ),
	.cout(\PCPlus4_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~1 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \PCPlus4_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \ReadData[2]~input (
	.i(ReadData[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[2]~input_o ));
// synopsys translate_off
defparam \ReadData[2]~input .bus_hold = "false";
defparam \ReadData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y7_N56
dffeas \Reg_file_inst|registers[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N36
cyclonev_lcell_comb \Reg_file_inst|registers[10][2]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][2]~feeder_combout  = ( \MemToReg_inst|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][2]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N38
dffeas \Reg_file_inst|registers[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N0
cyclonev_lcell_comb \Reg_file_inst|registers[9][2]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][2]~feeder_combout  = ( \MemToReg_inst|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][2]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N1
dffeas \Reg_file_inst|registers[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N9
cyclonev_lcell_comb \Reg_file_inst|registers[8][2]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][2]~feeder_combout  = ( \MemToReg_inst|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][2]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N10
dffeas \Reg_file_inst|registers[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~11 (
// Equation(s):
// \Reg_file_inst|RD2[2]~11_combout  = ( \Reg_file_inst|registers[9][2]~q  & ( \Reg_file_inst|registers[8][2]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][2]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][2]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][2]~q  & ( \Reg_file_inst|registers[8][2]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[10][2]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][2]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[9][2]~q  & ( !\Reg_file_inst|registers[8][2]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & 
// \Reg_file_inst|registers[10][2]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[11][2]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][2]~q  & ( !\Reg_file_inst|registers[8][2]~q  & ( 
// (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][2]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][2]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][2]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[10][2]~q ),
	.datae(!\Reg_file_inst|registers[9][2]~q ),
	.dataf(!\Reg_file_inst|registers[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~11 .extended_lut = "off";
defparam \Reg_file_inst|RD2[2]~11 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Reg_file_inst|RD2[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N56
dffeas \Reg_file_inst|registers[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \Reg_file_inst|registers[12][2]~feeder (
// Equation(s):
// \Reg_file_inst|registers[12][2]~feeder_combout  = \MemToReg_inst|C[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MemToReg_inst|C[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[12][2]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[12][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file_inst|registers[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N50
dffeas \Reg_file_inst|registers[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N14
dffeas \Reg_file_inst|registers[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~12 (
// Equation(s):
// \Reg_file_inst|RD2[2]~12_combout  = ( \Reg_file_inst|registers[14][2]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[12][2]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][2]~q  & 
// (!\RA2_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[14][2]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][2]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][2]~q )))) ) )

	.dataa(!\Reg_file_inst|registers[13][2]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[12][2]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~12 .extended_lut = "off";
defparam \Reg_file_inst|RD2[2]~12 .lut_mask = 64'h10D010D01CDC1CDC;
defparam \Reg_file_inst|RD2[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~198 (
// Equation(s):
// \Reg_file_inst|RD2[2]~198_combout  = ( \Reg_file_inst|RD2[2]~11_combout  & ( \Reg_file_inst|RD2[2]~12_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & ((\RA2_inst|C[3]~3_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (\PC_Register|Q [2])) ) ) ) # ( 
// !\Reg_file_inst|RD2[2]~11_combout  & ( \Reg_file_inst|RD2[2]~12_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (((\RA2_inst|C[3]~3_combout  & \RA2_inst|C[2]~2_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (\PC_Register|Q [2])) ) ) ) # ( 
// \Reg_file_inst|RD2[2]~11_combout  & ( !\Reg_file_inst|RD2[2]~12_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (((\RA2_inst|C[3]~3_combout  & !\RA2_inst|C[2]~2_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (\PC_Register|Q [2])) ) ) ) # ( 
// !\Reg_file_inst|RD2[2]~11_combout  & ( !\Reg_file_inst|RD2[2]~12_combout  & ( (\Reg_file_inst|Equal2~0_combout  & \PC_Register|Q [2]) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\PC_Register|Q [2]),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[2]~11_combout ),
	.dataf(!\Reg_file_inst|RD2[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~198 .extended_lut = "off";
defparam \Reg_file_inst|RD2[2]~198 .lut_mask = 64'h11111B11111B1B1B;
defparam \Reg_file_inst|RD2[2]~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N50
dffeas \Reg_file_inst|registers[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N38
dffeas \Reg_file_inst|registers[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N23
dffeas \Reg_file_inst|registers[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N45
cyclonev_lcell_comb \Reg_file_inst|registers[0][2]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][2]~feeder_combout  = ( \MemToReg_inst|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][2]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N46
dffeas \Reg_file_inst|registers[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~14 (
// Equation(s):
// \Reg_file_inst|RD2[2]~14_combout  = ( \Reg_file_inst|registers[3][2]~q  & ( \Reg_file_inst|registers[0][2]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[2][2]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[1][2]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][2]~q  & ( \Reg_file_inst|registers[0][2]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[2][2]~q 
// )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][2]~q ))) ) ) ) # ( \Reg_file_inst|registers[3][2]~q  & ( !\Reg_file_inst|registers[0][2]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[2][2]~q )))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][2]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][2]~q  & ( !\Reg_file_inst|registers[0][2]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][2]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][2]~q ))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][2]~q ),
	.datad(!\Reg_file_inst|registers[2][2]~q ),
	.datae(!\Reg_file_inst|registers[3][2]~q ),
	.dataf(!\Reg_file_inst|registers[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~14 .extended_lut = "off";
defparam \Reg_file_inst|RD2[2]~14 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file_inst|RD2[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N35
dffeas \Reg_file_inst|registers[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N53
dffeas \Reg_file_inst|registers[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \Reg_file_inst|registers[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \Reg_file_inst|registers[4][2]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][2]~feeder_combout  = ( \MemToReg_inst|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][2]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N16
dffeas \Reg_file_inst|registers[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][2] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~13 (
// Equation(s):
// \Reg_file_inst|RD2[2]~13_combout  = ( \Reg_file_inst|registers[7][2]~q  & ( \Reg_file_inst|registers[4][2]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][2]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[6][2]~q ) # (\RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[7][2]~q  & ( \Reg_file_inst|registers[4][2]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][2]~q 
// ))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[6][2]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][2]~q  & ( !\Reg_file_inst|registers[4][2]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][2]~q 
//  & (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][2]~q ) # (\RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[7][2]~q  & ( !\Reg_file_inst|registers[4][2]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][2]~q  & (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[6][2]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[5][2]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[6][2]~q ),
	.datae(!\Reg_file_inst|registers[7][2]~q ),
	.dataf(!\Reg_file_inst|registers[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~13 .extended_lut = "off";
defparam \Reg_file_inst|RD2[2]~13 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Reg_file_inst|RD2[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~15 (
// Equation(s):
// \Reg_file_inst|RD2[2]~15_combout  = ( \Reg_file_inst|RD2[2]~14_combout  & ( \Reg_file_inst|RD2[2]~13_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[2]~14_combout  & ( \Reg_file_inst|RD2[2]~13_combout  & ( (\RA2_inst|C[2]~2_combout  
// & !\RA2_inst|C[3]~3_combout ) ) ) ) # ( \Reg_file_inst|RD2[2]~14_combout  & ( !\Reg_file_inst|RD2[2]~13_combout  & ( (!\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[2]~14_combout ),
	.dataf(!\Reg_file_inst|RD2[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~15 .extended_lut = "off";
defparam \Reg_file_inst|RD2[2]~15 .lut_mask = 64'h0000C0C03030F0F0;
defparam \Reg_file_inst|RD2[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N6
cyclonev_lcell_comb \ALUSrc_inst|C[2]~2 (
// Equation(s):
// \ALUSrc_inst|C[2]~2_combout  = ( \Reg_file_inst|RD2[2]~198_combout  & ( \Reg_file_inst|RD2[2]~15_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[2]~input_o 
// )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[0]~input_o )) ) ) ) # ( !\Reg_file_inst|RD2[2]~198_combout  & ( \Reg_file_inst|RD2[2]~15_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[2]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[0]~input_o )) ) ) ) # ( \Reg_file_inst|RD2[2]~198_combout  & ( 
// !\Reg_file_inst|RD2[2]~15_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[2]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[0]~input_o )) ) ) ) # ( !\Reg_file_inst|RD2[2]~198_combout  & ( !\Reg_file_inst|RD2[2]~15_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Instr[2]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout 
// )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[0]~input_o )) ) ) )

	.dataa(!\Instr[0]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[2]~input_o ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(!\Reg_file_inst|RD2[2]~198_combout ),
	.dataf(!\Reg_file_inst|RD2[2]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[2]~2 .extended_lut = "off";
defparam \ALUSrc_inst|C[2]~2 .lut_mask = 64'h111DDD1DDD1DDD1D;
defparam \ALUSrc_inst|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \Instr[18]~input (
	.i(Instr[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[18]~input_o ));
// synopsys translate_off
defparam \Instr[18]~input .bus_hold = "false";
defparam \Instr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \Instr[19]~input (
	.i(Instr[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[19]~input_o ));
// synopsys translate_off
defparam \Instr[19]~input .bus_hold = "false";
defparam \Instr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~1 (
// Equation(s):
// \Reg_file_inst|RD1[29]~1_combout  = ( \Instr[19]~input_o  & ( \Instr[26]~input_o  & ( !\Instr[18]~input_o  ) ) ) # ( \Instr[19]~input_o  & ( !\Instr[26]~input_o  & ( (!\Instr[27]~input_o  & !\Instr[18]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[18]~input_o ),
	.datad(gnd),
	.datae(!\Instr[19]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~1 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~1 .lut_mask = 64'h0000C0C00000F0F0;
defparam \Reg_file_inst|RD1[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \Instr[16]~input (
	.i(Instr[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[16]~input_o ));
// synopsys translate_off
defparam \Instr[16]~input .bus_hold = "false";
defparam \Instr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \Instr[17]~input (
	.i(Instr[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[17]~input_o ));
// synopsys translate_off
defparam \Instr[17]~input .bus_hold = "false";
defparam \Instr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \Reg_file_inst|Equal1~0 (
// Equation(s):
// \Reg_file_inst|Equal1~0_combout  = ( \Instr[17]~input_o  & ( \Instr[26]~input_o  & ( (\Instr[16]~input_o  & (\Instr[19]~input_o  & \Instr[18]~input_o )) ) ) ) # ( \Instr[17]~input_o  & ( !\Instr[26]~input_o  & ( ((\Instr[16]~input_o  & (\Instr[19]~input_o 
//  & \Instr[18]~input_o ))) # (\Instr[27]~input_o ) ) ) ) # ( !\Instr[17]~input_o  & ( !\Instr[26]~input_o  & ( \Instr[27]~input_o  ) ) )

	.dataa(!\Instr[27]~input_o ),
	.datab(!\Instr[16]~input_o ),
	.datac(!\Instr[19]~input_o ),
	.datad(!\Instr[18]~input_o ),
	.datae(!\Instr[17]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|Equal1~0 .extended_lut = "off";
defparam \Reg_file_inst|Equal1~0 .lut_mask = 64'h5555555700000003;
defparam \Reg_file_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \RA1_inst|C[2]~3 (
// Equation(s):
// \RA1_inst|C[2]~3_combout  = ( \Instr[26]~input_o  & ( !\Instr[18]~input_o  ) ) # ( !\Instr[26]~input_o  & ( (!\Instr[27]~input_o  & !\Instr[18]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Instr[18]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA1_inst|C[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA1_inst|C[2]~3 .extended_lut = "off";
defparam \RA1_inst|C[2]~3 .lut_mask = 64'hF000F000FF00FF00;
defparam \RA1_inst|C[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \RA1_inst|C[3]~2 (
// Equation(s):
// \RA1_inst|C[3]~2_combout  = ( \Instr[27]~input_o  & ( \Instr[26]~input_o  & ( !\Instr[19]~input_o  ) ) ) # ( !\Instr[27]~input_o  & ( \Instr[26]~input_o  & ( !\Instr[19]~input_o  ) ) ) # ( !\Instr[27]~input_o  & ( !\Instr[26]~input_o  & ( 
// !\Instr[19]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\Instr[19]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA1_inst|C[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA1_inst|C[3]~2 .extended_lut = "off";
defparam \RA1_inst|C[3]~2 .lut_mask = 64'hCCCC0000CCCCCCCC;
defparam \RA1_inst|C[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \RA1_inst|C[0]~0 (
// Equation(s):
// \RA1_inst|C[0]~0_combout  = ( !\Instr[16]~input_o  & ( (!\Instr[27]~input_o ) # (\Instr[26]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Instr[27]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA1_inst|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA1_inst|C[0]~0 .extended_lut = "off";
defparam \RA1_inst|C[0]~0 .lut_mask = 64'hFF0FFF0F00000000;
defparam \RA1_inst|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \RA1_inst|C[1]~1 (
// Equation(s):
// \RA1_inst|C[1]~1_combout  = ( \Instr[27]~input_o  & ( !\Instr[17]~input_o  & ( \Instr[26]~input_o  ) ) ) # ( !\Instr[27]~input_o  & ( !\Instr[17]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[26]~input_o ),
	.datad(gnd),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RA1_inst|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RA1_inst|C[1]~1 .extended_lut = "off";
defparam \RA1_inst|C[1]~1 .lut_mask = 64'hFFFF0F0F00000000;
defparam \RA1_inst|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[2]~14 (
// Equation(s):
// \Reg_file_inst|RD1[2]~14_combout  = ( \Reg_file_inst|registers[12][2]~q  & ( \Reg_file_inst|registers[14][2]~q  & ( ((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][2]~q )) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[12][2]~q  & ( \Reg_file_inst|registers[14][2]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][2]~q )) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) ) ) ) # ( 
// \Reg_file_inst|registers[12][2]~q  & ( !\Reg_file_inst|registers[14][2]~q  & ( (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][2]~q ) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[12][2]~q  & ( 
// !\Reg_file_inst|registers[14][2]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][2]~q )) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][2]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[12][2]~q ),
	.dataf(!\Reg_file_inst|registers[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[2]~14 .extended_lut = "off";
defparam \Reg_file_inst|RD1[2]~14 .lut_mask = 64'h0202131346465757;
defparam \Reg_file_inst|RD1[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[2]~15 (
// Equation(s):
// \Reg_file_inst|RD1[2]~15_combout  = ( \Reg_file_inst|registers[6][2]~q  & ( \Reg_file_inst|registers[4][2]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][2]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][2]~q ))) # 
// (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[6][2]~q  & ( \Reg_file_inst|registers[4][2]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][2]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][2]~q )))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[6][2]~q  & ( !\Reg_file_inst|registers[4][2]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][2]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][2]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[6][2]~q  & ( !\Reg_file_inst|registers[4][2]~q  & 
// ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][2]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][2]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[5][2]~q ),
	.datad(!\Reg_file_inst|registers[7][2]~q ),
	.datae(!\Reg_file_inst|registers[6][2]~q ),
	.dataf(!\Reg_file_inst|registers[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[2]~15 .extended_lut = "off";
defparam \Reg_file_inst|RD1[2]~15 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file_inst|RD1[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[2]~16 (
// Equation(s):
// \Reg_file_inst|RD1[2]~16_combout  = ( \Reg_file_inst|registers[3][2]~q  & ( \Reg_file_inst|registers[1][2]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][2]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[0][2]~q )))) ) ) ) # ( !\Reg_file_inst|registers[3][2]~q  & ( \Reg_file_inst|registers[1][2]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][2]~q  & (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[0][2]~q )))) ) ) ) # ( \Reg_file_inst|registers[3][2]~q  & ( !\Reg_file_inst|registers[1][2]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[2][2]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[0][2]~q )))) ) ) ) # ( !\Reg_file_inst|registers[3][2]~q  & ( !\Reg_file_inst|registers[1][2]~q  & ( (\RA1_inst|C[0]~0_combout  & 
// ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][2]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][2]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][2]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[0][2]~q ),
	.datae(!\Reg_file_inst|registers[3][2]~q ),
	.dataf(!\Reg_file_inst|registers[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[2]~16 .extended_lut = "off";
defparam \Reg_file_inst|RD1[2]~16 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Reg_file_inst|RD1[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[2]~17 (
// Equation(s):
// \Reg_file_inst|RD1[2]~17_combout  = ( \Reg_file_inst|RD1[2]~15_combout  & ( \Reg_file_inst|RD1[2]~16_combout  & ( (\Reg_file_inst|RD1[2]~14_combout ) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( !\Reg_file_inst|RD1[2]~15_combout  & ( 
// \Reg_file_inst|RD1[2]~16_combout  & ( (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[2]~14_combout ))) # (\RA1_inst|C[3]~2_combout  & (\RA1_inst|C[2]~3_combout )) ) ) ) # ( \Reg_file_inst|RD1[2]~15_combout  & ( !\Reg_file_inst|RD1[2]~16_combout  & ( 
// (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[2]~14_combout ))) # (\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout )) ) ) ) # ( !\Reg_file_inst|RD1[2]~15_combout  & ( !\Reg_file_inst|RD1[2]~16_combout  & ( (!\RA1_inst|C[3]~2_combout  & 
// \Reg_file_inst|RD1[2]~14_combout ) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(gnd),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[2]~14_combout ),
	.datae(!\Reg_file_inst|RD1[2]~15_combout ),
	.dataf(!\Reg_file_inst|RD1[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[2]~17 .extended_lut = "off";
defparam \Reg_file_inst|RD1[2]~17 .lut_mask = 64'h00F00AFA05F50FFF;
defparam \Reg_file_inst|RD1[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[2]~13 (
// Equation(s):
// \Reg_file_inst|RD1[2]~13_combout  = ( \Reg_file_inst|registers[9][2]~q  & ( \Reg_file_inst|registers[8][2]~q  & ( ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][2]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][2]~q )))) 
// # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][2]~q  & ( \Reg_file_inst|registers[8][2]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][2]~q  & (!\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[10][2]~q ) # (\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[9][2]~q  & ( !\Reg_file_inst|registers[8][2]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[11][2]~q ))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[10][2]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][2]~q  & ( !\Reg_file_inst|registers[8][2]~q  & ( (!\RA1_inst|C[1]~1_combout 
//  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][2]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][2]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][2]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[10][2]~q ),
	.datae(!\Reg_file_inst|registers[9][2]~q ),
	.dataf(!\Reg_file_inst|registers[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[2]~13 .extended_lut = "off";
defparam \Reg_file_inst|RD1[2]~13 .lut_mask = 64'h40704C7C43734F7F;
defparam \Reg_file_inst|RD1[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \Reg_file_inst|RD1[2]~18 (
// Equation(s):
// \Reg_file_inst|RD1[2]~18_combout  = ( \Reg_file_inst|RD1[2]~17_combout  & ( \Reg_file_inst|RD1[2]~13_combout  & ( (!\Reg_file_inst|Equal1~0_combout ) # (\PC_Register|Q [2]) ) ) ) # ( !\Reg_file_inst|RD1[2]~17_combout  & ( \Reg_file_inst|RD1[2]~13_combout  
// & ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[29]~1_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PC_Register|Q [2])) ) ) ) # ( \Reg_file_inst|RD1[2]~17_combout  & ( !\Reg_file_inst|RD1[2]~13_combout  & ( 
// (!\Reg_file_inst|Equal1~0_combout  & ((!\Reg_file_inst|RD1[29]~1_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PC_Register|Q [2])) ) ) ) # ( !\Reg_file_inst|RD1[2]~17_combout  & ( !\Reg_file_inst|RD1[2]~13_combout  & ( (\PC_Register|Q [2] & 
// \Reg_file_inst|Equal1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PC_Register|Q [2]),
	.datac(!\Reg_file_inst|RD1[29]~1_combout ),
	.datad(!\Reg_file_inst|Equal1~0_combout ),
	.datae(!\Reg_file_inst|RD1[2]~17_combout ),
	.dataf(!\Reg_file_inst|RD1[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[2]~18 .extended_lut = "off";
defparam \Reg_file_inst|RD1[2]~18 .lut_mask = 64'h0033F0330F33FF33;
defparam \Reg_file_inst|RD1[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \ReadData[1]~input (
	.i(ReadData[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[1]~input_o ));
// synopsys translate_off
defparam \ReadData[1]~input .bus_hold = "false";
defparam \ReadData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y10_N59
dffeas \Reg_file_inst|registers[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N8
dffeas \Reg_file_inst|registers[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N23
dffeas \Reg_file_inst|registers[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N14
dffeas \Reg_file_inst|registers[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~8 (
// Equation(s):
// \Reg_file_inst|RD2[1]~8_combout  = ( \Reg_file_inst|registers[4][1]~q  & ( \Reg_file_inst|registers[6][1]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][1]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][1]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][1]~q  & ( \Reg_file_inst|registers[6][1]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][1]~q  & ((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  
// & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[7][1]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][1]~q  & ( !\Reg_file_inst|registers[6][1]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[5][1]~q ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[7][1]~q  & \RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[4][1]~q  & ( !\Reg_file_inst|registers[6][1]~q  & ( (\RA2_inst|C[0]~0_combout  & 
// ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][1]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][1]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[5][1]~q ),
	.datac(!\Reg_file_inst|registers[7][1]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[4][1]~q ),
	.dataf(!\Reg_file_inst|registers[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~8 .extended_lut = "off";
defparam \Reg_file_inst|RD2[1]~8 .lut_mask = 64'h0027AA275527FF27;
defparam \Reg_file_inst|RD2[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N17
dffeas \Reg_file_inst|registers[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N59
dffeas \Reg_file_inst|registers[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N29
dffeas \Reg_file_inst|registers[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N8
dffeas \Reg_file_inst|registers[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~9 (
// Equation(s):
// \Reg_file_inst|RD2[1]~9_combout  = ( \Reg_file_inst|registers[3][1]~q  & ( \Reg_file_inst|registers[2][1]~q  & ( ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][1]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][1]~q ))) # 
// (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[3][1]~q  & ( \Reg_file_inst|registers[2][1]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][1]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[1][1]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[3][1]~q  & ( !\Reg_file_inst|registers[2][1]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[0][1]~q )))) 
// # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[1][1]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][1]~q  & ( !\Reg_file_inst|registers[2][1]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][1]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][1]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[1][1]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[0][1]~q ),
	.datae(!\Reg_file_inst|registers[3][1]~q ),
	.dataf(!\Reg_file_inst|registers[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~9 .extended_lut = "off";
defparam \Reg_file_inst|RD2[1]~9 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file_inst|RD2[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~10 (
// Equation(s):
// \Reg_file_inst|RD2[1]~10_combout  = ( \Reg_file_inst|RD2[1]~8_combout  & ( \Reg_file_inst|RD2[1]~9_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[1]~8_combout  & ( \Reg_file_inst|RD2[1]~9_combout  & ( (!\RA2_inst|C[2]~2_combout  & 
// !\RA2_inst|C[3]~3_combout ) ) ) ) # ( \Reg_file_inst|RD2[1]~8_combout  & ( !\Reg_file_inst|RD2[1]~9_combout  & ( (\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[1]~8_combout ),
	.dataf(!\Reg_file_inst|RD2[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~10 .extended_lut = "off";
defparam \Reg_file_inst|RD2[1]~10 .lut_mask = 64'h00003030C0C0F0F0;
defparam \Reg_file_inst|RD2[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N44
dffeas \Reg_file_inst|registers[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N38
dffeas \Reg_file_inst|registers[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N59
dffeas \Reg_file_inst|registers[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N35
dffeas \Reg_file_inst|registers[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~6 (
// Equation(s):
// \Reg_file_inst|RD2[1]~6_combout  = ( \Reg_file_inst|registers[8][1]~q  & ( \Reg_file_inst|registers[9][1]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][1]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][1]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][1]~q  & ( \Reg_file_inst|registers[9][1]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[10][1]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][1]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][1]~q  & ( !\Reg_file_inst|registers[9][1]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout 
// )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][1]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][1]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][1]~q  & ( 
// !\Reg_file_inst|registers[9][1]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][1]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][1]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[11][1]~q ),
	.datad(!\Reg_file_inst|registers[10][1]~q ),
	.datae(!\Reg_file_inst|registers[8][1]~q ),
	.dataf(!\Reg_file_inst|registers[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~6 .extended_lut = "off";
defparam \Reg_file_inst|RD2[1]~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \Reg_file_inst|RD2[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N14
dffeas \Reg_file_inst|registers[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N59
dffeas \Reg_file_inst|registers[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N20
dffeas \Reg_file_inst|registers[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][1] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~7 (
// Equation(s):
// \Reg_file_inst|RD2[1]~7_combout  = ( \Reg_file_inst|registers[12][1]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[14][1]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[13][1]~q )))) ) ) # ( !\Reg_file_inst|registers[12][1]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][1]~q ))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[13][1]~q )))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][1]~q ),
	.datad(!\Reg_file_inst|registers[13][1]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~7 .extended_lut = "off";
defparam \Reg_file_inst|RD2[1]~7 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file_inst|RD2[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~197 (
// Equation(s):
// \Reg_file_inst|RD2[1]~197_combout  = ( \Reg_file_inst|RD2[1]~7_combout  & ( \RA2_inst|C[2]~2_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|Equal2~0_combout  & ((\PC_Register|Q [1]))) ) ) ) # ( 
// !\Reg_file_inst|RD2[1]~7_combout  & ( \RA2_inst|C[2]~2_combout  & ( (\Reg_file_inst|Equal2~0_combout  & \PC_Register|Q [1]) ) ) ) # ( \Reg_file_inst|RD2[1]~7_combout  & ( !\RA2_inst|C[2]~2_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & 
// (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[1]~6_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [1])))) ) ) ) # ( !\Reg_file_inst|RD2[1]~7_combout  & ( !\RA2_inst|C[2]~2_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & 
// (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[1]~6_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [1])))) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[1]~6_combout ),
	.datad(!\PC_Register|Q [1]),
	.datae(!\Reg_file_inst|RD2[1]~7_combout ),
	.dataf(!\RA2_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~197 .extended_lut = "off";
defparam \Reg_file_inst|RD2[1]~197 .lut_mask = 64'h0437043700334477;
defparam \Reg_file_inst|RD2[1]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N15
cyclonev_lcell_comb \ALUSrc_inst|C[1]~1 (
// Equation(s):
// \ALUSrc_inst|C[1]~1_combout  = ( \Instr[1]~input_o  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Reg_file_inst|RD2[1]~197_combout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) # (\Reg_file_inst|RD2[1]~10_combout 
// ))) ) ) # ( !\Instr[1]~input_o  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\Reg_file_inst|RD2[1]~197_combout ) # (\Reg_file_inst|RD2[1]~10_combout )))) ) )

	.dataa(!\Reg_file_inst|RD2[1]~10_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD2[1]~197_combout ),
	.datae(gnd),
	.dataf(!\Instr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[1]~1 .extended_lut = "off";
defparam \ALUSrc_inst|C[1]~1 .lut_mask = 64'h40C040C070F070F0;
defparam \ALUSrc_inst|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \ALUSrc_inst|C[1]~39 (
// Equation(s):
// \ALUSrc_inst|C[1]~39_combout  = (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[1]~197_combout )) # (\Reg_file_inst|RD2[1]~10_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[1]~input_o 
// ))))

	.dataa(!\Reg_file_inst|RD2[1]~10_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[1]~input_o ),
	.datad(!\Reg_file_inst|RD2[1]~197_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[1]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[1]~39 .extended_lut = "off";
defparam \ALUSrc_inst|C[1]~39 .lut_mask = 64'h47CF47CF47CF47CF;
defparam \ALUSrc_inst|C[1]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \ALUSrc_inst|C[0]~38 (
// Equation(s):
// \ALUSrc_inst|C[0]~38_combout  = ( \Reg_file_inst|RD2[0]~5_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[0]~input_o ) ) ) # ( !\Reg_file_inst|RD2[0]~5_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout 
//  & ((\Reg_file_inst|RD2[0]~196_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[0]~input_o )) ) )

	.dataa(!\Instr[0]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Reg_file_inst|RD2[0]~196_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[0]~38 .extended_lut = "off";
defparam \ALUSrc_inst|C[0]~38 .lut_mask = 64'h1D1D1D1DDDDDDDDD;
defparam \ALUSrc_inst|C[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N8
dffeas \Reg_file_inst|registers[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N29
dffeas \Reg_file_inst|registers[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N27
cyclonev_lcell_comb \Reg_file_inst|registers[8][0]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][0]~feeder_combout  = ( \MemToReg_inst|C[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][0]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N29
dffeas \Reg_file_inst|registers[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N50
dffeas \Reg_file_inst|registers[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[0]~0 (
// Equation(s):
// \Reg_file_inst|RD1[0]~0_combout  = ( \Reg_file_inst|registers[8][0]~q  & ( \Reg_file_inst|registers[11][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[9][0]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[10][0]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[8][0]~q  & ( \Reg_file_inst|registers[11][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[9][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][0]~q ))) ) ) ) # ( \Reg_file_inst|registers[8][0]~q  & ( !\Reg_file_inst|registers[11][0]~q  & ( (!\RA1_inst|C[0]~0_combout  
// & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[10][0]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[8][0]~q  & ( 
// !\Reg_file_inst|registers[11][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][0]~q ))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[10][0]~q ),
	.datad(!\Reg_file_inst|registers[9][0]~q ),
	.datae(!\Reg_file_inst|registers[8][0]~q ),
	.dataf(!\Reg_file_inst|registers[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[0]~0 .extended_lut = "off";
defparam \Reg_file_inst|RD1[0]~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file_inst|RD1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N2
dffeas \Reg_file_inst|registers[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N56
dffeas \Reg_file_inst|registers[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N50
dffeas \Reg_file_inst|registers[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[0]~2 (
// Equation(s):
// \Reg_file_inst|RD1[0]~2_combout  = ( \Reg_file_inst|registers[12][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[14][0]~q )) # 
// (\RA1_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[12][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[14][0]~q ))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][0]~q ),
	.datad(!\Reg_file_inst|registers[13][0]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[0]~2 .extended_lut = "off";
defparam \Reg_file_inst|RD1[0]~2 .lut_mask = 64'h0426042615371537;
defparam \Reg_file_inst|RD1[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N26
dffeas \Reg_file_inst|registers[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N38
dffeas \Reg_file_inst|registers[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N38
dffeas \Reg_file_inst|registers[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[0]~3 (
// Equation(s):
// \Reg_file_inst|RD1[0]~3_combout  = ( \Reg_file_inst|registers[7][0]~q  & ( \Reg_file_inst|registers[5][0]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][0]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[4][0]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][0]~q  & ( \Reg_file_inst|registers[5][0]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][0]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[4][0]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][0]~q  & ( !\Reg_file_inst|registers[5][0]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[6][0]~q 
// )))) # (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][0]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][0]~q  & ( !\Reg_file_inst|registers[5][0]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[6][0]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][0]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[4][0]~q ),
	.datad(!\Reg_file_inst|registers[6][0]~q ),
	.datae(!\Reg_file_inst|registers[7][0]~q ),
	.dataf(!\Reg_file_inst|registers[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[0]~3 .extended_lut = "off";
defparam \Reg_file_inst|RD1[0]~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file_inst|RD1[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N47
dffeas \Reg_file_inst|registers[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N11
dffeas \Reg_file_inst|registers[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N50
dffeas \Reg_file_inst|registers[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N26
dffeas \Reg_file_inst|registers[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[0]~4 (
// Equation(s):
// \Reg_file_inst|RD1[0]~4_combout  = ( \Reg_file_inst|registers[0][0]~q  & ( \Reg_file_inst|registers[3][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[1][0]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[2][0]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[0][0]~q  & ( \Reg_file_inst|registers[3][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[1][0]~q 
// )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][0]~q ))) ) ) ) # ( \Reg_file_inst|registers[0][0]~q  & ( !\Reg_file_inst|registers[3][0]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[1][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[2][0]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[0][0]~q  & ( !\Reg_file_inst|registers[3][0]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][0]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][0]~q ))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[2][0]~q ),
	.datad(!\Reg_file_inst|registers[1][0]~q ),
	.datae(!\Reg_file_inst|registers[0][0]~q ),
	.dataf(!\Reg_file_inst|registers[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[0]~4 .extended_lut = "off";
defparam \Reg_file_inst|RD1[0]~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file_inst|RD1[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N42
cyclonev_lcell_comb \Reg_file_inst|RD1[0]~5 (
// Equation(s):
// \Reg_file_inst|RD1[0]~5_combout  = ( \Reg_file_inst|RD1[0]~3_combout  & ( \Reg_file_inst|RD1[0]~4_combout  & ( (\Reg_file_inst|RD1[0]~2_combout ) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( !\Reg_file_inst|RD1[0]~3_combout  & ( \Reg_file_inst|RD1[0]~4_combout 
//  & ( (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[0]~2_combout ))) # (\RA1_inst|C[3]~2_combout  & (\RA1_inst|C[2]~3_combout )) ) ) ) # ( \Reg_file_inst|RD1[0]~3_combout  & ( !\Reg_file_inst|RD1[0]~4_combout  & ( (!\RA1_inst|C[3]~2_combout  & 
// ((\Reg_file_inst|RD1[0]~2_combout ))) # (\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout )) ) ) ) # ( !\Reg_file_inst|RD1[0]~3_combout  & ( !\Reg_file_inst|RD1[0]~4_combout  & ( (!\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[0]~2_combout ) ) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\Reg_file_inst|RD1[0]~2_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD1[0]~3_combout ),
	.dataf(!\Reg_file_inst|RD1[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[0]~5 .extended_lut = "off";
defparam \Reg_file_inst|RD1[0]~5 .lut_mask = 64'h0A0A4E4E1B1B5F5F;
defparam \Reg_file_inst|RD1[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[0]~6 (
// Equation(s):
// \Reg_file_inst|RD1[0]~6_combout  = ( \Reg_file_inst|RD1[0]~5_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & ((!\Reg_file_inst|RD1[29]~1_combout ) # ((\Reg_file_inst|RD1[0]~0_combout )))) # (\Reg_file_inst|Equal1~0_combout  & (((\PC_Register|Q [0])))) ) 
// ) # ( !\Reg_file_inst|RD1[0]~5_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[29]~1_combout  & ((\Reg_file_inst|RD1[0]~0_combout )))) # (\Reg_file_inst|Equal1~0_combout  & (((\PC_Register|Q [0])))) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PC_Register|Q [0]),
	.datad(!\Reg_file_inst|RD1[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[0]~6 .extended_lut = "off";
defparam \Reg_file_inst|RD1[0]~6 .lut_mask = 64'h034703478BCF8BCF;
defparam \Reg_file_inst|RD1[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \ALU_inst|Add0~1 (
// Equation(s):
// \ALU_inst|Add0~1_sumout  = SUM(( \Reg_file_inst|RD1[0]~6_combout  ) + ( (\ALUSrc_inst|C[0]~38_combout  & ((!\Instr[27]~input_o ) # (\Instr[26]~input_o ))) ) + ( !VCC ))
// \ALU_inst|Add0~2  = CARRY(( \Reg_file_inst|RD1[0]~6_combout  ) + ( (\ALUSrc_inst|C[0]~38_combout  & ((!\Instr[27]~input_o ) # (\Instr[26]~input_o ))) ) + ( !VCC ))

	.dataa(!\Instr[27]~input_o ),
	.datab(!\Instr[26]~input_o ),
	.datac(!\ALUSrc_inst|C[0]~38_combout ),
	.datad(!\Reg_file_inst|RD1[0]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~1_sumout ),
	.cout(\ALU_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~1 .extended_lut = "off";
defparam \ALU_inst|Add0~1 .lut_mask = 64'h0000F4F4000000FF;
defparam \ALU_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \ALU_inst|Add0~5 (
// Equation(s):
// \ALU_inst|Add0~5_sumout  = SUM(( \Reg_file_inst|RD1[1]~12_combout  ) + ( (\ALUSrc_inst|C[1]~39_combout  & ((!\Instr[27]~input_o ) # (\Instr[26]~input_o ))) ) + ( \ALU_inst|Add0~2  ))
// \ALU_inst|Add0~6  = CARRY(( \Reg_file_inst|RD1[1]~12_combout  ) + ( (\ALUSrc_inst|C[1]~39_combout  & ((!\Instr[27]~input_o ) # (\Instr[26]~input_o ))) ) + ( \ALU_inst|Add0~2  ))

	.dataa(!\Instr[27]~input_o ),
	.datab(!\Instr[26]~input_o ),
	.datac(!\ALUSrc_inst|C[1]~39_combout ),
	.datad(!\Reg_file_inst|RD1[1]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~5_sumout ),
	.cout(\ALU_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~5 .extended_lut = "off";
defparam \ALU_inst|Add0~5 .lut_mask = 64'h0000F4F4000000FF;
defparam \ALU_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \ALU_inst|Add1~134 (
// Equation(s):
// \ALU_inst|Add1~134_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU_inst|Add1~134_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~134 .extended_lut = "off";
defparam \ALU_inst|Add1~134 .lut_mask = 64'h000000000000FFFF;
defparam \ALU_inst|Add1~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \ALU_inst|Add1~1 (
// Equation(s):
// \ALU_inst|Add1~1_sumout  = SUM(( (!\ALUSrc_inst|C[0]~38_combout ) # ((!\Instr[26]~input_o  & \Instr[27]~input_o )) ) + ( \Reg_file_inst|RD1[0]~6_combout  ) + ( \ALU_inst|Add1~134_cout  ))
// \ALU_inst|Add1~2  = CARRY(( (!\ALUSrc_inst|C[0]~38_combout ) # ((!\Instr[26]~input_o  & \Instr[27]~input_o )) ) + ( \Reg_file_inst|RD1[0]~6_combout  ) + ( \ALU_inst|Add1~134_cout  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Reg_file_inst|RD1[0]~6_combout ),
	.datad(!\ALUSrc_inst|C[0]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~134_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~1_sumout ),
	.cout(\ALU_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~1 .extended_lut = "off";
defparam \ALU_inst|Add1~1 .lut_mask = 64'h0000F0F00000FF22;
defparam \ALU_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \ALU_inst|Add1~5 (
// Equation(s):
// \ALU_inst|Add1~5_sumout  = SUM(( (!\ALUSrc_inst|C[1]~39_combout ) # ((!\Instr[26]~input_o  & \Instr[27]~input_o )) ) + ( \Reg_file_inst|RD1[1]~12_combout  ) + ( \ALU_inst|Add1~2  ))
// \ALU_inst|Add1~6  = CARRY(( (!\ALUSrc_inst|C[1]~39_combout ) # ((!\Instr[26]~input_o  & \Instr[27]~input_o )) ) + ( \Reg_file_inst|RD1[1]~12_combout  ) + ( \ALU_inst|Add1~2  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Reg_file_inst|RD1[1]~12_combout ),
	.datad(!\ALUSrc_inst|C[1]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~5_sumout ),
	.cout(\ALU_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~5 .extended_lut = "off";
defparam \ALU_inst|Add1~5 .lut_mask = 64'h0000F0F00000FF22;
defparam \ALU_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N21
cyclonev_lcell_comb \ALU_inst|Mux30~0 (
// Equation(s):
// \ALU_inst|Mux30~0_combout  = ( \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ( \ALU_inst|Add1~5_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[1]~1_combout  & \Reg_file_inst|RD1[1]~12_combout 
// )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[1]~12_combout ) # (\ALUSrc_inst|C[1]~1_combout ))) ) ) ) # ( !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ( \ALU_inst|Add1~5_sumout  & ( 
// (\ALU_inst|Add0~5_sumout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) ) ) ) # ( \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ( !\ALU_inst|Add1~5_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[1]~1_combout  & \Reg_file_inst|RD1[1]~12_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[1]~12_combout ) # 
// (\ALUSrc_inst|C[1]~1_combout ))) ) ) ) # ( !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ( !\ALU_inst|Add1~5_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \ALU_inst|Add0~5_sumout ) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datab(!\ALUSrc_inst|C[1]~1_combout ),
	.datac(!\ALU_inst|Add0~5_sumout ),
	.datad(!\Reg_file_inst|RD1[1]~12_combout ),
	.datae(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.dataf(!\ALU_inst|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux30~0 .extended_lut = "off";
defparam \ALU_inst|Mux30~0 .lut_mask = 64'h0A0A11775F5F1177;
defparam \ALU_inst|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N12
cyclonev_lcell_comb \MemToReg_inst|C[1]~1 (
// Equation(s):
// \MemToReg_inst|C[1]~1_combout  = ( \ALU_inst|Mux30~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[1]~input_o ) ) ) # ( !\ALU_inst|Mux30~0_combout  & ( (\ReadData[1]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(!\ReadData[1]~input_o ),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(!\ALU_inst|Mux30~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[1]~1 .extended_lut = "off";
defparam \MemToReg_inst|C[1]~1 .lut_mask = 64'h0505F5F50505F5F5;
defparam \MemToReg_inst|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N33
cyclonev_lcell_comb \PC_Register|Q[1]~feeder (
// Equation(s):
// \PC_Register|Q[1]~feeder_combout  = ( \MemToReg_inst|C[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[1]~feeder .extended_lut = "off";
defparam \PC_Register|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_Register|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N35
dffeas \PC_Register|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU_Inst|PCSrc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[1] .is_wysiwyg = "true";
defparam \PC_Register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[1]~7 (
// Equation(s):
// \Reg_file_inst|RD1[1]~7_combout  = ( \Reg_file_inst|registers[8][1]~q  & ( \Reg_file_inst|registers[9][1]~q  & ( ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][1]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][1]~q )))) # 
// (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[8][1]~q  & ( \Reg_file_inst|registers[9][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][1]~q )) # (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & 
// (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][1]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][1]~q  & ( !\Reg_file_inst|registers[9][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][1]~q 
// ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[10][1]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[8][1]~q  & ( !\Reg_file_inst|registers[9][1]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][1]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][1]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[11][1]~q ),
	.datad(!\Reg_file_inst|registers[10][1]~q ),
	.datae(!\Reg_file_inst|registers[8][1]~q ),
	.dataf(!\Reg_file_inst|registers[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[1]~7 .extended_lut = "off";
defparam \Reg_file_inst|RD1[1]~7 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Reg_file_inst|RD1[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[1]~8 (
// Equation(s):
// \Reg_file_inst|RD1[1]~8_combout  = ( \Reg_file_inst|registers[12][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][1]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[14][1]~q )) # 
// (\RA1_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[12][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][1]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[14][1]~q ))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][1]~q ),
	.datad(!\Reg_file_inst|registers[13][1]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[1]~8 .extended_lut = "off";
defparam \Reg_file_inst|RD1[1]~8 .lut_mask = 64'h0426042615371537;
defparam \Reg_file_inst|RD1[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[1]~9 (
// Equation(s):
// \Reg_file_inst|RD1[1]~9_combout  = ( \Reg_file_inst|registers[4][1]~q  & ( \Reg_file_inst|registers[7][1]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[6][1]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[5][1]~q )) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][1]~q  & ( \Reg_file_inst|registers[7][1]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[6][1]~q 
// )))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][1]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][1]~q  & ( !\Reg_file_inst|registers[7][1]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][1]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[5][1]~q )) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][1]~q  & ( !\Reg_file_inst|registers[7][1]~q  & ( (!\RA1_inst|C[1]~1_combout  
// & (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][1]~q ))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][1]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[6][1]~q ),
	.datad(!\Reg_file_inst|registers[5][1]~q ),
	.datae(!\Reg_file_inst|registers[4][1]~q ),
	.dataf(!\Reg_file_inst|registers[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[1]~9 .extended_lut = "off";
defparam \Reg_file_inst|RD1[1]~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \Reg_file_inst|RD1[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[1]~10 (
// Equation(s):
// \Reg_file_inst|RD1[1]~10_combout  = ( \Reg_file_inst|registers[3][1]~q  & ( \Reg_file_inst|registers[0][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[1][1]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][1]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][1]~q  & ( \Reg_file_inst|registers[0][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][1]~q  & \RA1_inst|C[1]~1_combout 
// )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][1]~q ))) ) ) ) # ( \Reg_file_inst|registers[3][1]~q  & ( !\Reg_file_inst|registers[0][1]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) 
// # (\Reg_file_inst|registers[1][1]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][1]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[3][1]~q  & ( !\Reg_file_inst|registers[0][1]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][1]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][1]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[2][1]~q ),
	.datac(!\Reg_file_inst|registers[1][1]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[3][1]~q ),
	.dataf(!\Reg_file_inst|registers[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[1]~10 .extended_lut = "off";
defparam \Reg_file_inst|RD1[1]~10 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Reg_file_inst|RD1[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \Reg_file_inst|RD1[1]~11 (
// Equation(s):
// \Reg_file_inst|RD1[1]~11_combout  = ( \Reg_file_inst|RD1[1]~9_combout  & ( \Reg_file_inst|RD1[1]~10_combout  & ( (\Reg_file_inst|RD1[1]~8_combout ) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( !\Reg_file_inst|RD1[1]~9_combout  & ( 
// \Reg_file_inst|RD1[1]~10_combout  & ( (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[1]~8_combout ))) # (\RA1_inst|C[3]~2_combout  & (\RA1_inst|C[2]~3_combout )) ) ) ) # ( \Reg_file_inst|RD1[1]~9_combout  & ( !\Reg_file_inst|RD1[1]~10_combout  & ( 
// (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[1]~8_combout ))) # (\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout )) ) ) ) # ( !\Reg_file_inst|RD1[1]~9_combout  & ( !\Reg_file_inst|RD1[1]~10_combout  & ( (!\RA1_inst|C[3]~2_combout  & 
// \Reg_file_inst|RD1[1]~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[1]~8_combout ),
	.datae(!\Reg_file_inst|RD1[1]~9_combout ),
	.dataf(!\Reg_file_inst|RD1[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[1]~11 .extended_lut = "off";
defparam \Reg_file_inst|RD1[1]~11 .lut_mask = 64'h00F00CFC03F30FFF;
defparam \Reg_file_inst|RD1[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[1]~12 (
// Equation(s):
// \Reg_file_inst|RD1[1]~12_combout  = ( \Reg_file_inst|RD1[1]~11_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & ((!\Reg_file_inst|RD1[29]~1_combout ) # ((\Reg_file_inst|RD1[1]~7_combout )))) # (\Reg_file_inst|Equal1~0_combout  & (((\PC_Register|Q [1])))) 
// ) ) # ( !\Reg_file_inst|RD1[1]~11_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[29]~1_combout  & ((\Reg_file_inst|RD1[1]~7_combout )))) # (\Reg_file_inst|Equal1~0_combout  & (((\PC_Register|Q [1])))) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PC_Register|Q [1]),
	.datad(!\Reg_file_inst|RD1[1]~7_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[1]~12 .extended_lut = "off";
defparam \Reg_file_inst|RD1[1]~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \Reg_file_inst|RD1[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \ALU_inst|Add1~9 (
// Equation(s):
// \ALU_inst|Add1~9_sumout  = SUM(( !\ALUSrc_inst|C[2]~2_combout  ) + ( \Reg_file_inst|RD1[2]~18_combout  ) + ( \ALU_inst|Add1~6  ))
// \ALU_inst|Add1~10  = CARRY(( !\ALUSrc_inst|C[2]~2_combout  ) + ( \Reg_file_inst|RD1[2]~18_combout  ) + ( \ALU_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD1[2]~18_combout ),
	.datad(!\ALUSrc_inst|C[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~9_sumout ),
	.cout(\ALU_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~9 .extended_lut = "off";
defparam \ALU_inst|Add1~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \ALU_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N33
cyclonev_lcell_comb \ALUSrc_inst|C[2]~40 (
// Equation(s):
// \ALUSrc_inst|C[2]~40_combout  = ( \Reg_file_inst|RD2[2]~198_combout  & ( \Reg_file_inst|RD2[2]~15_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[0]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[2]~198_combout  & ( 
// \Reg_file_inst|RD2[2]~15_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[0]~input_o ) ) ) ) # ( \Reg_file_inst|RD2[2]~198_combout  & ( !\Reg_file_inst|RD2[2]~15_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[0]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[2]~198_combout  & ( !\Reg_file_inst|RD2[2]~15_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[0]~input_o 
// ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Instr[0]~input_o ),
	.datae(!\Reg_file_inst|RD2[2]~198_combout ),
	.dataf(!\Reg_file_inst|RD2[2]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[2]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[2]~40 .extended_lut = "off";
defparam \ALUSrc_inst|C[2]~40 .lut_mask = 64'h000FF0FFF0FFF0FF;
defparam \ALUSrc_inst|C[2]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \ALU_inst|Add0~9 (
// Equation(s):
// \ALU_inst|Add0~9_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[2]~40_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[2]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[2]~40_combout ))))) ) + ( \Reg_file_inst|RD1[2]~18_combout  ) + ( \ALU_inst|Add0~6  ))
// \ALU_inst|Add0~10  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[2]~40_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[2]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[2]~40_combout ))))) ) + ( \Reg_file_inst|RD1[2]~18_combout  ) + ( \ALU_inst|Add0~6  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[2]~input_o ),
	.datad(!\ALUSrc_inst|C[2]~40_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[2]~18_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~9_sumout ),
	.cout(\ALU_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~9 .extended_lut = "off";
defparam \ALU_inst|Add0~9 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N51
cyclonev_lcell_comb \ALU_inst|Mux29~0 (
// Equation(s):
// \ALU_inst|Mux29~0_combout  = ( \Reg_file_inst|RD1[2]~18_combout  & ( \ALU_inst|Add0~9_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # ((\ALU_inst|Add1~9_sumout 
// )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\ALUSrc_inst|C[2]~2_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[2]~18_combout  & ( \ALU_inst|Add0~9_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # ((\ALU_inst|Add1~9_sumout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[2]~2_combout ))) ) ) ) # ( \Reg_file_inst|RD1[2]~18_combout  & ( !\ALU_inst|Add0~9_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALU_inst|Add1~9_sumout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\ALUSrc_inst|C[2]~2_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[2]~18_combout  & ( !\ALU_inst|Add0~9_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((\ALU_inst|Add1~9_sumout ))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\ALUSrc_inst|C[2]~2_combout )))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\ALUSrc_inst|C[2]~2_combout ),
	.datad(!\ALU_inst|Add1~9_sumout ),
	.datae(!\Reg_file_inst|RD1[2]~18_combout ),
	.dataf(!\ALU_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux29~0 .extended_lut = "off";
defparam \ALU_inst|Mux29~0 .lut_mask = 64'h0123153789AB9DBF;
defparam \ALU_inst|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N3
cyclonev_lcell_comb \MemToReg_inst|C[2]~2 (
// Equation(s):
// \MemToReg_inst|C[2]~2_combout  = ( \ALU_inst|Mux29~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[2]~input_o ) ) ) # ( !\ALU_inst|Mux29~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  
// & \ReadData[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(!\ReadData[2]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[2]~2 .extended_lut = "off";
defparam \MemToReg_inst|C[2]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \MemToReg_inst|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \PC_Register|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~1_sumout ),
	.asdata(\MemToReg_inst|C[2]~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[2] .is_wysiwyg = "true";
defparam \PC_Register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \PCPlus4_inst|Add0~5 (
// Equation(s):
// \PCPlus4_inst|Add0~5_sumout  = SUM(( \PC_Register|Q [3] ) + ( GND ) + ( \PCPlus4_inst|Add0~2  ))
// \PCPlus4_inst|Add0~6  = CARRY(( \PC_Register|Q [3] ) + ( GND ) + ( \PCPlus4_inst|Add0~2  ))

	.dataa(!\PC_Register|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~5_sumout ),
	.cout(\PCPlus4_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~5 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \ReadData[3]~input (
	.i(ReadData[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[3]~input_o ));
// synopsys translate_off
defparam \ReadData[3]~input .bus_hold = "false";
defparam \ReadData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y9_N17
dffeas \Reg_file_inst|registers[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \Reg_file_inst|registers[8][3]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][3]~feeder_combout  = ( \MemToReg_inst|C[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][3]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N26
dffeas \Reg_file_inst|registers[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N56
dffeas \Reg_file_inst|registers[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N42
cyclonev_lcell_comb \Reg_file_inst|registers[9][3]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][3]~feeder_combout  = ( \MemToReg_inst|C[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][3]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N44
dffeas \Reg_file_inst|registers[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[3]~19 (
// Equation(s):
// \Reg_file_inst|RD1[3]~19_combout  = ( \Reg_file_inst|registers[11][3]~q  & ( \Reg_file_inst|registers[9][3]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][3]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[8][3]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][3]~q  & ( \Reg_file_inst|registers[9][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[10][3]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][3]~q ))))) ) ) ) # ( \Reg_file_inst|registers[11][3]~q  & ( !\Reg_file_inst|registers[9][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][3]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][3]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[11][3]~q  & ( 
// !\Reg_file_inst|registers[9][3]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][3]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][3]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[10][3]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[8][3]~q ),
	.datae(!\Reg_file_inst|registers[11][3]~q ),
	.dataf(!\Reg_file_inst|registers[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[3]~19 .extended_lut = "off";
defparam \Reg_file_inst|RD1[3]~19 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file_inst|RD1[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N26
dffeas \Reg_file_inst|registers[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N5
dffeas \Reg_file_inst|registers[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N44
dffeas \Reg_file_inst|registers[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N6
cyclonev_lcell_comb \Reg_file_inst|RD1[3]~20 (
// Equation(s):
// \Reg_file_inst|RD1[3]~20_combout  = ( \Reg_file_inst|registers[12][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[13][3]~q ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[14][3]~q )) # 
// (\RA1_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[12][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[13][3]~q ))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[14][3]~q )))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][3]~q ),
	.datad(!\Reg_file_inst|registers[14][3]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[3]~20 .extended_lut = "off";
defparam \Reg_file_inst|RD1[3]~20 .lut_mask = 64'h0246024613571357;
defparam \Reg_file_inst|RD1[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N50
dffeas \Reg_file_inst|registers[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \Reg_file_inst|registers[4][3]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][3]~feeder_combout  = ( \MemToReg_inst|C[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][3]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N20
dffeas \Reg_file_inst|registers[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \Reg_file_inst|registers[5][3]~feeder (
// Equation(s):
// \Reg_file_inst|registers[5][3]~feeder_combout  = ( \MemToReg_inst|C[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][3]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N56
dffeas \Reg_file_inst|registers[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N50
dffeas \Reg_file_inst|registers[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[3]~21 (
// Equation(s):
// \Reg_file_inst|RD1[3]~21_combout  = ( \Reg_file_inst|registers[5][3]~q  & ( \Reg_file_inst|registers[7][3]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][3]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][3]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][3]~q  & ( \Reg_file_inst|registers[7][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[6][3]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][3]~q ))))) ) ) ) # ( \Reg_file_inst|registers[5][3]~q  & ( !\Reg_file_inst|registers[7][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) 
// # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][3]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][3]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[5][3]~q  & ( !\Reg_file_inst|registers[7][3]~q  
// & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][3]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][3]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[6][3]~q ),
	.datad(!\Reg_file_inst|registers[4][3]~q ),
	.datae(!\Reg_file_inst|registers[5][3]~q ),
	.dataf(!\Reg_file_inst|registers[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[3]~21 .extended_lut = "off";
defparam \Reg_file_inst|RD1[3]~21 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file_inst|RD1[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N26
dffeas \Reg_file_inst|registers[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N54
cyclonev_lcell_comb \Reg_file_inst|registers[1][3]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][3]~feeder_combout  = ( \MemToReg_inst|C[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][3]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N56
dffeas \Reg_file_inst|registers[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N47
dffeas \Reg_file_inst|registers[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N38
dffeas \Reg_file_inst|registers[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][3] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[3]~22 (
// Equation(s):
// \Reg_file_inst|RD1[3]~22_combout  = ( \Reg_file_inst|registers[3][3]~q  & ( \Reg_file_inst|registers[0][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[1][3]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][3]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][3]~q  & ( \Reg_file_inst|registers[0][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[1][3]~q 
// )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][3]~q ))) ) ) ) # ( \Reg_file_inst|registers[3][3]~q  & ( !\Reg_file_inst|registers[0][3]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) 
// # (\Reg_file_inst|registers[1][3]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][3]~q  & (!\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][3]~q  & ( !\Reg_file_inst|registers[0][3]~q  & ( (!\RA1_inst|C[0]~0_combout  
// & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[1][3]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][3]~q  & (!\RA1_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][3]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[1][3]~q ),
	.datae(!\Reg_file_inst|registers[3][3]~q ),
	.dataf(!\Reg_file_inst|registers[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[3]~22 .extended_lut = "off";
defparam \Reg_file_inst|RD1[3]~22 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Reg_file_inst|RD1[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N18
cyclonev_lcell_comb \Reg_file_inst|RD1[3]~23 (
// Equation(s):
// \Reg_file_inst|RD1[3]~23_combout  = ( \Reg_file_inst|RD1[3]~21_combout  & ( \Reg_file_inst|RD1[3]~22_combout  & ( (\Reg_file_inst|RD1[3]~20_combout ) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( !\Reg_file_inst|RD1[3]~21_combout  & ( 
// \Reg_file_inst|RD1[3]~22_combout  & ( (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[3]~20_combout ))) # (\RA1_inst|C[3]~2_combout  & (\RA1_inst|C[2]~3_combout )) ) ) ) # ( \Reg_file_inst|RD1[3]~21_combout  & ( !\Reg_file_inst|RD1[3]~22_combout  & ( 
// (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[3]~20_combout ))) # (\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout )) ) ) ) # ( !\Reg_file_inst|RD1[3]~21_combout  & ( !\Reg_file_inst|RD1[3]~22_combout  & ( (!\RA1_inst|C[3]~2_combout  & 
// \Reg_file_inst|RD1[3]~20_combout ) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(gnd),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[3]~20_combout ),
	.datae(!\Reg_file_inst|RD1[3]~21_combout ),
	.dataf(!\Reg_file_inst|RD1[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[3]~23 .extended_lut = "off";
defparam \Reg_file_inst|RD1[3]~23 .lut_mask = 64'h00F00AFA05F50FFF;
defparam \Reg_file_inst|RD1[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[3]~24 (
// Equation(s):
// \Reg_file_inst|RD1[3]~24_combout  = ( \Reg_file_inst|RD1[3]~19_combout  & ( \Reg_file_inst|RD1[3]~23_combout  & ( (!\Reg_file_inst|Equal1~0_combout ) # (!\PC_Register|Q [3]) ) ) ) # ( !\Reg_file_inst|RD1[3]~19_combout  & ( \Reg_file_inst|RD1[3]~23_combout 
//  & ( (!\Reg_file_inst|Equal1~0_combout  & (!\Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|Equal1~0_combout  & ((!\PC_Register|Q [3]))) ) ) ) # ( \Reg_file_inst|RD1[3]~19_combout  & ( !\Reg_file_inst|RD1[3]~23_combout  & ( 
// (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|Equal1~0_combout  & ((!\PC_Register|Q [3]))) ) ) ) # ( !\Reg_file_inst|RD1[3]~19_combout  & ( !\Reg_file_inst|RD1[3]~23_combout  & ( 
// (\Reg_file_inst|Equal1~0_combout  & !\PC_Register|Q [3]) ) ) )

	.dataa(!\Reg_file_inst|Equal1~0_combout ),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(!\PC_Register|Q [3]),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD1[3]~19_combout ),
	.dataf(!\Reg_file_inst|RD1[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[3]~24 .extended_lut = "off";
defparam \Reg_file_inst|RD1[3]~24 .lut_mask = 64'h50507272D8D8FAFA;
defparam \Reg_file_inst|RD1[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~16 (
// Equation(s):
// \Reg_file_inst|RD2[3]~16_combout  = ( \Reg_file_inst|registers[11][3]~q  & ( \Reg_file_inst|registers[8][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[9][3]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][3]~q ))) ) ) ) # ( !\Reg_file_inst|registers[11][3]~q  & ( \Reg_file_inst|registers[8][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[9][3]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][3]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[11][3]~q  & ( !\Reg_file_inst|registers[8][3]~q  & ( (!\RA2_inst|C[1]~1_combout  
// & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[9][3]~q )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][3]~q ))) ) ) ) # ( !\Reg_file_inst|registers[11][3]~q  & ( 
// !\Reg_file_inst|registers[8][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[9][3]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][3]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[10][3]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[9][3]~q ),
	.datae(!\Reg_file_inst|registers[11][3]~q ),
	.dataf(!\Reg_file_inst|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~16 .extended_lut = "off";
defparam \Reg_file_inst|RD2[3]~16 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file_inst|RD2[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~17 (
// Equation(s):
// \Reg_file_inst|RD2[3]~17_combout  = ( \Reg_file_inst|registers[12][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[13][3]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[14][3]~q ))) ) ) # ( !\Reg_file_inst|registers[12][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][3]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[14][3]~q ))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[14][3]~q ),
	.datad(!\Reg_file_inst|registers[13][3]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~17 .extended_lut = "off";
defparam \Reg_file_inst|RD2[3]~17 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file_inst|RD2[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~199 (
// Equation(s):
// \Reg_file_inst|RD2[3]~199_combout  = ( \Reg_file_inst|RD2[3]~16_combout  & ( \Reg_file_inst|RD2[3]~17_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|Equal2~0_combout  & ((!\PC_Register|Q [3]))) ) ) ) # ( 
// !\Reg_file_inst|RD2[3]~16_combout  & ( \Reg_file_inst|RD2[3]~17_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((!\PC_Register|Q [3])))) ) ) ) # ( 
// \Reg_file_inst|RD2[3]~16_combout  & ( !\Reg_file_inst|RD2[3]~17_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & (!\RA2_inst|C[2]~2_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((!\PC_Register|Q [3])))) ) ) ) # ( 
// !\Reg_file_inst|RD2[3]~16_combout  & ( !\Reg_file_inst|RD2[3]~17_combout  & ( (\Reg_file_inst|Equal2~0_combout  & !\PC_Register|Q [3]) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\RA2_inst|C[2]~2_combout ),
	.datad(!\PC_Register|Q [3]),
	.datae(!\Reg_file_inst|RD2[3]~16_combout ),
	.dataf(!\Reg_file_inst|RD2[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~199 .extended_lut = "off";
defparam \Reg_file_inst|RD2[3]~199 .lut_mask = 64'h5500752057027722;
defparam \Reg_file_inst|RD2[3]~199 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~18 (
// Equation(s):
// \Reg_file_inst|RD2[3]~18_combout  = ( \Reg_file_inst|registers[4][3]~q  & ( \Reg_file_inst|registers[5][3]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][3]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][3]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][3]~q  & ( \Reg_file_inst|registers[5][3]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][3]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[7][3]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][3]~q  & ( !\Reg_file_inst|registers[5][3]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[6][3]~q 
// )))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][3]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][3]~q  & ( !\Reg_file_inst|registers[5][3]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][3]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][3]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[6][3]~q ),
	.datad(!\Reg_file_inst|registers[7][3]~q ),
	.datae(!\Reg_file_inst|registers[4][3]~q ),
	.dataf(!\Reg_file_inst|registers[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~18 .extended_lut = "off";
defparam \Reg_file_inst|RD2[3]~18 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Reg_file_inst|RD2[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~19 (
// Equation(s):
// \Reg_file_inst|RD2[3]~19_combout  = ( \Reg_file_inst|registers[3][3]~q  & ( \Reg_file_inst|registers[0][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[1][3]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][3]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][3]~q  & ( \Reg_file_inst|registers[0][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[1][3]~q 
// )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][3]~q  & ((!\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[3][3]~q  & ( !\Reg_file_inst|registers[0][3]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[1][3]~q  & \RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][3]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][3]~q  & ( !\Reg_file_inst|registers[0][3]~q  
// & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[1][3]~q  & \RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][3]~q  & ((!\RA2_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][3]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][3]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[3][3]~q ),
	.dataf(!\Reg_file_inst|registers[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~19 .extended_lut = "off";
defparam \Reg_file_inst|RD2[3]~19 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Reg_file_inst|RD2[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~20 (
// Equation(s):
// \Reg_file_inst|RD2[3]~20_combout  = ( \Reg_file_inst|RD2[3]~18_combout  & ( \Reg_file_inst|RD2[3]~19_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[3]~18_combout  & ( \Reg_file_inst|RD2[3]~19_combout  & ( (!\RA2_inst|C[2]~2_combout  
// & !\RA2_inst|C[3]~3_combout ) ) ) ) # ( \Reg_file_inst|RD2[3]~18_combout  & ( !\Reg_file_inst|RD2[3]~19_combout  & ( (\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(gnd),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[3]~18_combout ),
	.dataf(!\Reg_file_inst|RD2[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~20 .extended_lut = "off";
defparam \Reg_file_inst|RD2[3]~20 .lut_mask = 64'h00005050A0A0F0F0;
defparam \Reg_file_inst|RD2[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N0
cyclonev_lcell_comb \ALUSrc_inst|C[3]~3 (
// Equation(s):
// \ALUSrc_inst|C[3]~3_combout  = ( \Instr[1]~input_o  & ( \Reg_file_inst|RD2[3]~20_combout  & ( (!\Instr[3]~input_o  & (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) ) ) ) # ( 
// !\Instr[1]~input_o  & ( \Reg_file_inst|RD2[3]~20_combout  & ( ((!\Instr[3]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) ) # ( \Instr[1]~input_o  & ( 
// !\Reg_file_inst|RD2[3]~20_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|RD2[3]~199_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[3]~input_o )))) ) ) ) # ( !\Instr[1]~input_o  & ( !\Reg_file_inst|RD2[3]~20_combout  & ( ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|RD2[3]~199_combout 
// ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[3]~input_o ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) )

	.dataa(!\Instr[3]~input_o ),
	.datab(!\Reg_file_inst|RD2[3]~199_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(!\Instr[1]~input_o ),
	.dataf(!\Reg_file_inst|RD2[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[3]~3 .extended_lut = "off";
defparam \ALUSrc_inst|C[3]~3 .lut_mask = 64'hCFAFC0A00FAF00A0;
defparam \ALUSrc_inst|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N36
cyclonev_lcell_comb \ALUSrc_inst|C[3]~41 (
// Equation(s):
// \ALUSrc_inst|C[3]~41_combout  = ( \Reg_file_inst|RD2[3]~199_combout  & ( \Reg_file_inst|RD2[3]~20_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[1]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[3]~199_combout  & ( 
// \Reg_file_inst|RD2[3]~20_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[1]~input_o ) ) ) ) # ( \Reg_file_inst|RD2[3]~199_combout  & ( !\Reg_file_inst|RD2[3]~20_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[1]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[3]~199_combout  & ( !\Reg_file_inst|RD2[3]~20_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[1]~input_o 
// ) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\Instr[1]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[3]~199_combout ),
	.dataf(!\Reg_file_inst|RD2[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[3]~41 .extended_lut = "off";
defparam \ALUSrc_inst|C[3]~41 .lut_mask = 64'h0505AFAFAFAFAFAF;
defparam \ALUSrc_inst|C[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \ALU_inst|Add1~13 (
// Equation(s):
// \ALU_inst|Add1~13_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[3]~41_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (!\Instr[3]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[3]~41_combout )))) ) + ( \Reg_file_inst|RD1[3]~24_combout  ) + ( \ALU_inst|Add1~10  ))
// \ALU_inst|Add1~14  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[3]~41_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (!\Instr[3]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[3]~41_combout )))) ) + ( \Reg_file_inst|RD1[3]~24_combout  ) + ( \ALU_inst|Add1~10  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[3]~input_o ),
	.datad(!\ALUSrc_inst|C[3]~41_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[3]~24_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~13_sumout ),
	.cout(\ALU_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~13 .extended_lut = "off";
defparam \ALU_inst|Add1~13 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \ALU_inst|Add0~13 (
// Equation(s):
// \ALU_inst|Add0~13_sumout  = SUM(( \Reg_file_inst|RD1[3]~24_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[3]~41_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[3]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[3]~41_combout ))))) ) + ( \ALU_inst|Add0~10  ))
// \ALU_inst|Add0~14  = CARRY(( \Reg_file_inst|RD1[3]~24_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[3]~41_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[3]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[3]~41_combout ))))) ) + ( \ALU_inst|Add0~10  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[3]~input_o ),
	.datad(!\Reg_file_inst|RD1[3]~24_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[3]~41_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~13_sumout ),
	.cout(\ALU_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~13 .extended_lut = "off";
defparam \ALU_inst|Add0~13 .lut_mask = 64'h0000FB40000000FF;
defparam \ALU_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \ALU_inst|Mux28~0 (
// Equation(s):
// \ALU_inst|Mux28~0_combout  = ( \ALU_inst|Add1~13_sumout  & ( \ALU_inst|Add0~13_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[3]~24_combout  & !\ALUSrc_inst|C[3]~3_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[3]~3_combout ) # (\Reg_file_inst|RD1[3]~24_combout )))) ) ) ) # ( !\ALU_inst|Add1~13_sumout  & ( 
// \ALU_inst|Add0~13_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\Reg_file_inst|RD1[3]~24_combout  & !\ALUSrc_inst|C[3]~3_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[3]~3_combout ) # (\Reg_file_inst|RD1[3]~24_combout )))) ) ) ) # ( \ALU_inst|Add1~13_sumout  & ( 
// !\ALU_inst|Add0~13_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\Reg_file_inst|RD1[3]~24_combout  & !\ALUSrc_inst|C[3]~3_combout ))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[3]~3_combout ) # (\Reg_file_inst|RD1[3]~24_combout )))) ) ) ) # ( !\ALU_inst|Add1~13_sumout  & ( 
// !\ALU_inst|Add0~13_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[3]~24_combout  & !\ALUSrc_inst|C[3]~3_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[3]~3_combout ) # (\Reg_file_inst|RD1[3]~24_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\Reg_file_inst|RD1[3]~24_combout ),
	.datad(!\ALUSrc_inst|C[3]~3_combout ),
	.datae(!\ALU_inst|Add1~13_sumout ),
	.dataf(!\ALU_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux28~0 .extended_lut = "off";
defparam \ALU_inst|Mux28~0 .lut_mask = 64'h130157459B89DFCD;
defparam \ALU_inst|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N33
cyclonev_lcell_comb \MemToReg_inst|C[3]~3 (
// Equation(s):
// \MemToReg_inst|C[3]~3_combout  = ( \ALU_inst|Mux28~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[3]~input_o ) ) ) # ( !\ALU_inst|Mux28~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  
// & \ReadData[3]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(!\ReadData[3]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[3]~3 .extended_lut = "off";
defparam \MemToReg_inst|C[3]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \MemToReg_inst|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N5
dffeas \PC_Register|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~5_sumout ),
	.asdata(\MemToReg_inst|C[3]~3_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[3] .is_wysiwyg = "true";
defparam \PC_Register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \PCPlus4_inst|Add0~9 (
// Equation(s):
// \PCPlus4_inst|Add0~9_sumout  = SUM(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4_inst|Add0~6  ))
// \PCPlus4_inst|Add0~10  = CARRY(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~9_sumout ),
	.cout(\PCPlus4_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~9 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \ReadData[4]~input (
	.i(ReadData[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[4]~input_o ));
// synopsys translate_off
defparam \ReadData[4]~input .bus_hold = "false";
defparam \ReadData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|registers[3][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[3][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[3][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N5
dffeas \Reg_file_inst|registers[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \Reg_file_inst|registers[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|registers[0][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N56
dffeas \Reg_file_inst|registers[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \Reg_file_inst|registers[1][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \Reg_file_inst|registers[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|RD1[4]~25 (
// Equation(s):
// \Reg_file_inst|RD1[4]~25_combout  = ( \Reg_file_inst|registers[0][4]~q  & ( \Reg_file_inst|registers[1][4]~q  & ( ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][4]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][4]~q )))) # 
// (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[0][4]~q  & ( \Reg_file_inst|registers[1][4]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][4]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[2][4]~q ))))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout )) ) ) ) # ( \Reg_file_inst|registers[0][4]~q  & ( !\Reg_file_inst|registers[1][4]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][4]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][4]~q ))))) # (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[0][4]~q  & ( !\Reg_file_inst|registers[1][4]~q  & 
// ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][4]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][4]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[3][4]~q ),
	.datad(!\Reg_file_inst|registers[2][4]~q ),
	.datae(!\Reg_file_inst|registers[0][4]~q ),
	.dataf(!\Reg_file_inst|registers[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[4]~25 .extended_lut = "off";
defparam \Reg_file_inst|RD1[4]~25 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file_inst|RD1[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \PCPlus8_inst|Add0~118 (
// Equation(s):
// \PCPlus8_inst|Add0~118_cout  = CARRY(( \PCPlus4_inst|Add0~1_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\PCPlus4_inst|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\PCPlus8_inst|Add0~118_cout ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~118 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~118 .lut_mask = 64'h0000000000003333;
defparam \PCPlus8_inst|Add0~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \PCPlus8_inst|Add0~114 (
// Equation(s):
// \PCPlus8_inst|Add0~114_cout  = CARRY(( \PCPlus4_inst|Add0~5_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~118_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\PCPlus8_inst|Add0~114_cout ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~114 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~114 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \PCPlus8_inst|Add0~1 (
// Equation(s):
// \PCPlus8_inst|Add0~1_sumout  = SUM(( \PCPlus4_inst|Add0~9_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~114_cout  ))
// \PCPlus8_inst|Add0~2  = CARRY(( \PCPlus4_inst|Add0~9_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~1_sumout ),
	.cout(\PCPlus8_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~1 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \Reg_file_inst|registers[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \Reg_file_inst|registers[4][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \Reg_file_inst|registers[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N44
dffeas \Reg_file_inst|registers[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N55
dffeas \Reg_file_inst|registers[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[4]~28 (
// Equation(s):
// \Reg_file_inst|RD1[4]~28_combout  = ( \Reg_file_inst|registers[6][4]~q  & ( \Reg_file_inst|registers[5][4]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][4]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[4][4]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][4]~q  & ( \Reg_file_inst|registers[5][4]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][4]~q 
// ))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[4][4]~q )))) ) ) ) # ( \Reg_file_inst|registers[6][4]~q  & ( !\Reg_file_inst|registers[5][4]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][4]~q  
// & (!\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[4][4]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][4]~q  & ( !\Reg_file_inst|registers[5][4]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[7][4]~q  & (!\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[4][4]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[7][4]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[4][4]~q ),
	.datae(!\Reg_file_inst|registers[6][4]~q ),
	.dataf(!\Reg_file_inst|registers[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[4]~28 .extended_lut = "off";
defparam \Reg_file_inst|RD1[4]~28 .lut_mask = 64'h404370734C4F7C7F;
defparam \Reg_file_inst|RD1[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N35
dffeas \Reg_file_inst|registers[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N50
dffeas \Reg_file_inst|registers[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N53
dffeas \Reg_file_inst|registers[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \Reg_file_inst|RD1[4]~27 (
// Equation(s):
// \Reg_file_inst|RD1[4]~27_combout  = ( \Reg_file_inst|registers[14][4]~q  & ( \Reg_file_inst|registers[12][4]~q  & ( ((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][4]~q )) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[14][4]~q  & ( \Reg_file_inst|registers[12][4]~q  & ( (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][4]~q ) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[14][4]~q  & ( 
// !\Reg_file_inst|registers[12][4]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[13][4]~q )) ) ) ) # ( !\Reg_file_inst|registers[14][4]~q  & ( 
// !\Reg_file_inst|registers[12][4]~q  & ( (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[13][4]~q )) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[13][4]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[14][4]~q ),
	.dataf(!\Reg_file_inst|registers[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[4]~27 .extended_lut = "off";
defparam \Reg_file_inst|RD1[4]~27 .lut_mask = 64'h0404262615153737;
defparam \Reg_file_inst|RD1[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \Reg_file_inst|registers[11][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[11][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[11][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[11][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[11][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[11][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N8
dffeas \Reg_file_inst|registers[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \Reg_file_inst|registers[9][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N31
dffeas \Reg_file_inst|registers[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \Reg_file_inst|registers[10][4]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][4]~feeder_combout  = ( \MemToReg_inst|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][4]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N2
dffeas \Reg_file_inst|registers[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N28
dffeas \Reg_file_inst|registers[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][4] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[4]~26 (
// Equation(s):
// \Reg_file_inst|RD1[4]~26_combout  = ( \Reg_file_inst|registers[10][4]~q  & ( \Reg_file_inst|registers[8][4]~q  & ( ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][4]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][4]~q )))) 
// # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[10][4]~q  & ( \Reg_file_inst|registers[8][4]~q  & ( (!\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][4]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[9][4]~q )) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[10][4]~q  & ( !\Reg_file_inst|registers[8][4]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[11][4]~q )) # 
// (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][4]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][4]~q  & ( !\Reg_file_inst|registers[8][4]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][4]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][4]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[11][4]~q ),
	.datad(!\Reg_file_inst|registers[9][4]~q ),
	.datae(!\Reg_file_inst|registers[10][4]~q ),
	.dataf(!\Reg_file_inst|registers[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[4]~26 .extended_lut = "off";
defparam \Reg_file_inst|RD1[4]~26 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Reg_file_inst|RD1[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \Reg_file_inst|RD1[4]~29 (
// Equation(s):
// \Reg_file_inst|RD1[4]~29_combout  = ( \Reg_file_inst|RD1[4]~27_combout  & ( \Reg_file_inst|RD1[4]~26_combout  & ( (!\RA1_inst|C[3]~2_combout  & (!\Reg_file_inst|Equal1~0_combout )) # (\RA1_inst|C[3]~2_combout  & (((\Reg_file_inst|RD1[4]~28_combout  & 
// !\RA1_inst|C[2]~3_combout )))) ) ) ) # ( !\Reg_file_inst|RD1[4]~27_combout  & ( \Reg_file_inst|RD1[4]~26_combout  & ( (!\RA1_inst|C[3]~2_combout  & (!\Reg_file_inst|Equal1~0_combout  & ((\RA1_inst|C[2]~3_combout )))) # (\RA1_inst|C[3]~2_combout  & 
// (((\Reg_file_inst|RD1[4]~28_combout  & !\RA1_inst|C[2]~3_combout )))) ) ) ) # ( \Reg_file_inst|RD1[4]~27_combout  & ( !\Reg_file_inst|RD1[4]~26_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (!\Reg_file_inst|Equal1~0_combout )) 
// # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[4]~28_combout ))))) ) ) ) # ( !\Reg_file_inst|RD1[4]~27_combout  & ( !\Reg_file_inst|RD1[4]~26_combout  & ( (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[4]~28_combout  & !\RA1_inst|C[2]~3_combout )) 
// ) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[4]~28_combout ),
	.datad(!\RA1_inst|C[2]~3_combout ),
	.datae(!\Reg_file_inst|RD1[4]~27_combout ),
	.dataf(!\Reg_file_inst|RD1[4]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[4]~29 .extended_lut = "off";
defparam \Reg_file_inst|RD1[4]~29 .lut_mask = 64'h05008D0005888D88;
defparam \Reg_file_inst|RD1[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[4]~30 (
// Equation(s):
// \Reg_file_inst|RD1[4]~30_combout  = ( \PCPlus8_inst|Add0~1_sumout  & ( \Reg_file_inst|RD1[4]~29_combout  ) ) # ( !\PCPlus8_inst|Add0~1_sumout  & ( \Reg_file_inst|RD1[4]~29_combout  ) ) # ( \PCPlus8_inst|Add0~1_sumout  & ( !\Reg_file_inst|RD1[4]~29_combout 
//  & ( ((\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[4]~25_combout ))) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( !\PCPlus8_inst|Add0~1_sumout  & ( !\Reg_file_inst|RD1[4]~29_combout  & ( (\RA1_inst|C[2]~3_combout  & 
// (\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[4]~25_combout )) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[4]~25_combout ),
	.datae(!\PCPlus8_inst|Add0~1_sumout ),
	.dataf(!\Reg_file_inst|RD1[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[4]~30 .extended_lut = "off";
defparam \Reg_file_inst|RD1[4]~30 .lut_mask = 64'h00053337FFFFFFFF;
defparam \Reg_file_inst|RD1[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \Instr[4]~input (
	.i(Instr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[4]~input_o ));
// synopsys translate_off
defparam \Instr[4]~input .bus_hold = "false";
defparam \Instr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~25 (
// Equation(s):
// \Reg_file_inst|RD2[4]~25_combout  = ( \Reg_file_inst|registers[14][4]~q  & ( \Reg_file_inst|registers[12][4]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][4]~q )) ) ) ) # ( 
// !\Reg_file_inst|registers[14][4]~q  & ( \Reg_file_inst|registers[12][4]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[13][4]~q ))) ) ) ) # ( \Reg_file_inst|registers[14][4]~q  & ( 
// !\Reg_file_inst|registers[12][4]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][4]~q )) ) ) ) # ( !\Reg_file_inst|registers[14][4]~q  & ( 
// !\Reg_file_inst|registers[12][4]~q  & ( (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][4]~q )) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][4]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[14][4]~q ),
	.dataf(!\Reg_file_inst|registers[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~25 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~25 .lut_mask = 64'h040426268C8CAEAE;
defparam \Reg_file_inst|RD2[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~24 (
// Equation(s):
// \Reg_file_inst|RD2[4]~24_combout  = ( \Reg_file_inst|registers[9][4]~q  & ( \Reg_file_inst|registers[8][4]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][4]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][4]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][4]~q  & ( \Reg_file_inst|registers[8][4]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[10][4]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][4]~q ))) ) ) ) # ( \Reg_file_inst|registers[9][4]~q  & ( !\Reg_file_inst|registers[8][4]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[10][4]~q )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[11][4]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][4]~q  & ( !\Reg_file_inst|registers[8][4]~q  & ( 
// (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][4]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][4]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[11][4]~q ),
	.datad(!\Reg_file_inst|registers[10][4]~q ),
	.datae(!\Reg_file_inst|registers[9][4]~q ),
	.dataf(!\Reg_file_inst|registers[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~24 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~24 .lut_mask = 64'h0123456789ABCDEF;
defparam \Reg_file_inst|RD2[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~26 (
// Equation(s):
// \Reg_file_inst|RD2[4]~26_combout  = ( \Reg_file_inst|RD2[4]~25_combout  & ( \Reg_file_inst|RD2[4]~24_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & \RA2_inst|C[3]~3_combout ) ) ) ) # ( !\Reg_file_inst|RD2[4]~25_combout  & ( 
// \Reg_file_inst|RD2[4]~24_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & !\RA2_inst|C[2]~2_combout )) ) ) ) # ( \Reg_file_inst|RD2[4]~25_combout  & ( !\Reg_file_inst|RD2[4]~24_combout  & ( (!\Reg_file_inst|Equal2~0_combout  
// & (\RA2_inst|C[3]~3_combout  & \RA2_inst|C[2]~2_combout )) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[4]~25_combout ),
	.dataf(!\Reg_file_inst|RD2[4]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~26 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~26 .lut_mask = 64'h0000000A0A000A0A;
defparam \Reg_file_inst|RD2[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~21 (
// Equation(s):
// \Reg_file_inst|RD2[4]~21_combout  = ( \Reg_file_inst|registers[7][4]~q  & ( \Reg_file_inst|registers[5][4]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][4]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][4]~q ))) # 
// (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[7][4]~q  & ( \Reg_file_inst|registers[5][4]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[4][4]~q ) # (\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[6][4]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[7][4]~q  & ( !\Reg_file_inst|registers[5][4]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[4][4]~q )))) 
// # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[6][4]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][4]~q  & ( !\Reg_file_inst|registers[5][4]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][4]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][4]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[6][4]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[4][4]~q ),
	.datae(!\Reg_file_inst|registers[7][4]~q ),
	.dataf(!\Reg_file_inst|registers[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~21 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~21 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Reg_file_inst|RD2[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~22 (
// Equation(s):
// \Reg_file_inst|RD2[4]~22_combout  = ( \Reg_file_inst|registers[3][4]~q  & ( \Reg_file_inst|registers[1][4]~q  & ( ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][4]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][4]~q )))) # 
// (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[3][4]~q  & ( \Reg_file_inst|registers[1][4]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[0][4]~q )) # (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & 
// (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][4]~q )))) ) ) ) # ( \Reg_file_inst|registers[3][4]~q  & ( !\Reg_file_inst|registers[1][4]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][4]~q ))) 
// # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[2][4]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][4]~q  & ( !\Reg_file_inst|registers[1][4]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[0][4]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][4]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[0][4]~q ),
	.datad(!\Reg_file_inst|registers[2][4]~q ),
	.datae(!\Reg_file_inst|registers[3][4]~q ),
	.dataf(!\Reg_file_inst|registers[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~22 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~22 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Reg_file_inst|RD2[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~200 (
// Equation(s):
// \Reg_file_inst|RD2[4]~200_combout  = ( \PCPlus8_inst|Add0~1_sumout  & ( \Reg_file_inst|RD2[4]~22_combout  & ( ((!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[4]~21_combout )))) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) 
// # ( !\PCPlus8_inst|Add0~1_sumout  & ( \Reg_file_inst|RD2[4]~22_combout  & ( (!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[4]~21_combout ))) ) ) ) # ( \PCPlus8_inst|Add0~1_sumout  & ( !\Reg_file_inst|RD2[4]~22_combout  & 
// ( ((\RA2_inst|C[2]~2_combout  & (!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[4]~21_combout ))) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( !\PCPlus8_inst|Add0~1_sumout  & ( !\Reg_file_inst|RD2[4]~22_combout  & ( (\RA2_inst|C[2]~2_combout  & 
// (!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[4]~21_combout )) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[4]~21_combout ),
	.datae(!\PCPlus8_inst|Add0~1_sumout ),
	.dataf(!\Reg_file_inst|RD2[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~200 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~200 .lut_mask = 64'h00305575C0F0D5F5;
defparam \Reg_file_inst|RD2[4]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \ALUSrc_inst|C[4]~4 (
// Equation(s):
// \ALUSrc_inst|C[4]~4_combout  = ( \Reg_file_inst|RD2[4]~200_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( !\Instr[2]~input_o  ) ) ) # ( !\Reg_file_inst|RD2[4]~200_combout  & ( 
// \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( !\Instr[2]~input_o  ) ) ) # ( \Reg_file_inst|RD2[4]~200_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  
// & !\Instr[4]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[4]~200_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|RD2[4]~26_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[4]~input_o )) ) ) )

	.dataa(!\Instr[2]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[4]~input_o ),
	.datad(!\Reg_file_inst|RD2[4]~26_combout ),
	.datae(!\Reg_file_inst|RD2[4]~200_combout ),
	.dataf(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[4]~4 .extended_lut = "off";
defparam \ALUSrc_inst|C[4]~4 .lut_mask = 64'hFC303030AAAAAAAA;
defparam \ALUSrc_inst|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~23 (
// Equation(s):
// \Reg_file_inst|RD2[4]~23_combout  = ( \Reg_file_inst|RD2[4]~21_combout  & ( \Reg_file_inst|RD2[4]~22_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[4]~21_combout  & ( \Reg_file_inst|RD2[4]~22_combout  & ( (!\RA2_inst|C[2]~2_combout  
// & !\RA2_inst|C[3]~3_combout ) ) ) ) # ( \Reg_file_inst|RD2[4]~21_combout  & ( !\Reg_file_inst|RD2[4]~22_combout  & ( (\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[4]~21_combout ),
	.dataf(!\Reg_file_inst|RD2[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~23 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~23 .lut_mask = 64'h00003030C0C0F0F0;
defparam \Reg_file_inst|RD2[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \ALUSrc_inst|C[4]~42 (
// Equation(s):
// \ALUSrc_inst|C[4]~42_combout  = ( \Reg_file_inst|RD2[4]~23_combout  & ( \Reg_file_inst|RD2[4]~26_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[2]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[4]~23_combout  & ( 
// \Reg_file_inst|RD2[4]~26_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[2]~input_o ) ) ) ) # ( \Reg_file_inst|RD2[4]~23_combout  & ( !\Reg_file_inst|RD2[4]~26_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[2]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[4]~23_combout  & ( !\Reg_file_inst|RD2[4]~26_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Reg_file_inst|Equal2~0_combout  & ((\PCPlus8_inst|Add0~1_sumout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Instr[2]~input_o )))) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Instr[2]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\PCPlus8_inst|Add0~1_sumout ),
	.datae(!\Reg_file_inst|RD2[4]~23_combout ),
	.dataf(!\Reg_file_inst|RD2[4]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[4]~42 .extended_lut = "off";
defparam \ALUSrc_inst|C[4]~42 .lut_mask = 64'h0353F3F3F3F3F3F3;
defparam \ALUSrc_inst|C[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \ALU_inst|Add0~17 (
// Equation(s):
// \ALU_inst|Add0~17_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[4]~42_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  
// & (\Instr[4]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[4]~42_combout ))))) ) + ( \Reg_file_inst|RD1[4]~30_combout  ) + ( \ALU_inst|Add0~14  ))
// \ALU_inst|Add0~18  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[4]~42_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[4]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[4]~42_combout ))))) ) + ( \Reg_file_inst|RD1[4]~30_combout  ) + ( \ALU_inst|Add0~14  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[4]~input_o ),
	.datad(!\ALUSrc_inst|C[4]~42_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[4]~30_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~17_sumout ),
	.cout(\ALU_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~17 .extended_lut = "off";
defparam \ALU_inst|Add0~17 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \ALU_inst|Add1~17 (
// Equation(s):
// \ALU_inst|Add1~17_sumout  = SUM(( \Reg_file_inst|RD1[4]~30_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[4]~42_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[4]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[4]~42_combout )))) ) + ( \ALU_inst|Add1~14  ))
// \ALU_inst|Add1~18  = CARRY(( \Reg_file_inst|RD1[4]~30_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[4]~42_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[4]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[4]~42_combout )))) ) + ( \ALU_inst|Add1~14  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[4]~input_o ),
	.datad(!\Reg_file_inst|RD1[4]~30_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[4]~42_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~17_sumout ),
	.cout(\ALU_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~17 .extended_lut = "off";
defparam \ALU_inst|Add1~17 .lut_mask = 64'h000002DF000000FF;
defparam \ALU_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \ALU_inst|Mux27~0 (
// Equation(s):
// \ALU_inst|Mux27~0_combout  = ( \ALU_inst|Add0~17_sumout  & ( \ALU_inst|Add1~17_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[4]~30_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\ALUSrc_inst|C[4]~4_combout )) # (\Reg_file_inst|RD1[4]~30_combout  & ((!\ALUSrc_inst|C[4]~4_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( 
// !\ALU_inst|Add0~17_sumout  & ( \ALU_inst|Add1~17_sumout  & ( (!\Reg_file_inst|RD1[4]~30_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # 
// (!\ALUSrc_inst|C[4]~4_combout )))) # (\Reg_file_inst|RD1[4]~30_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & !\ALUSrc_inst|C[4]~4_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( 
// \ALU_inst|Add0~17_sumout  & ( !\ALU_inst|Add1~17_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\Reg_file_inst|RD1[4]~30_combout  & 
// !\ALUSrc_inst|C[4]~4_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[4]~4_combout ) # (\Reg_file_inst|RD1[4]~30_combout )))) ) ) ) # ( 
// !\ALU_inst|Add0~17_sumout  & ( !\ALU_inst|Add1~17_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[4]~30_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// !\ALUSrc_inst|C[4]~4_combout )) # (\Reg_file_inst|RD1[4]~30_combout  & ((!\ALUSrc_inst|C[4]~4_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD1[4]~30_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datad(!\ALUSrc_inst|C[4]~4_combout ),
	.datae(!\ALU_inst|Add0~17_sumout ),
	.dataf(!\ALU_inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux27~0 .extended_lut = "off";
defparam \ALU_inst|Mux27~0 .lut_mask = 64'h0701C7C13731F7F1;
defparam \ALU_inst|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \MemToReg_inst|C[4]~4 (
// Equation(s):
// \MemToReg_inst|C[4]~4_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux27~0_combout  & ( \ReadData[4]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux27~0_combout  ) 
// ) # ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( !\ALU_inst|Mux27~0_combout  & ( \ReadData[4]~input_o  ) ) )

	.dataa(!\ReadData[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.dataf(!\ALU_inst|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[4]~4 .extended_lut = "off";
defparam \MemToReg_inst|C[4]~4 .lut_mask = 64'h00005555FFFF5555;
defparam \MemToReg_inst|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \PC_Register|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~9_sumout ),
	.asdata(\MemToReg_inst|C[4]~4_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[4] .is_wysiwyg = "true";
defparam \PC_Register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \PCPlus4_inst|Add0~13 (
// Equation(s):
// \PCPlus4_inst|Add0~13_sumout  = SUM(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4_inst|Add0~10  ))
// \PCPlus4_inst|Add0~14  = CARRY(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~13_sumout ),
	.cout(\PCPlus4_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~13 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \ReadData[5]~input (
	.i(ReadData[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[5]~input_o ));
// synopsys translate_off
defparam \ReadData[5]~input .bus_hold = "false";
defparam \ReadData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y10_N38
dffeas \Reg_file_inst|registers[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N4
dffeas \Reg_file_inst|registers[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N20
dffeas \Reg_file_inst|registers[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N39
cyclonev_lcell_comb \Reg_file_inst|registers[9][5]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][5]~feeder_combout  = ( \MemToReg_inst|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][5]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N40
dffeas \Reg_file_inst|registers[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[5]~31 (
// Equation(s):
// \Reg_file_inst|RD1[5]~31_combout  = ( \Reg_file_inst|registers[11][5]~q  & ( \Reg_file_inst|registers[9][5]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][5]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[8][5]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][5]~q  & ( \Reg_file_inst|registers[9][5]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][5]~q ))) # (\RA1_inst|C[1]~1_combout  
// & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[8][5]~q )))) ) ) ) # ( \Reg_file_inst|registers[11][5]~q  & ( !\Reg_file_inst|registers[9][5]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # 
// ((\Reg_file_inst|registers[10][5]~q )))) # (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][5]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][5]~q  & ( !\Reg_file_inst|registers[9][5]~q  & ( (\RA1_inst|C[0]~0_combout 
//  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][5]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][5]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][5]~q ),
	.datad(!\Reg_file_inst|registers[8][5]~q ),
	.datae(!\Reg_file_inst|registers[11][5]~q ),
	.dataf(!\Reg_file_inst|registers[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[5]~31 .extended_lut = "off";
defparam \Reg_file_inst|RD1[5]~31 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Reg_file_inst|RD1[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \PCPlus8_inst|Add0~5 (
// Equation(s):
// \PCPlus8_inst|Add0~5_sumout  = SUM(( \PCPlus4_inst|Add0~13_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~2  ))
// \PCPlus8_inst|Add0~6  = CARRY(( \PCPlus4_inst|Add0~13_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~5_sumout ),
	.cout(\PCPlus8_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~5 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N38
dffeas \Reg_file_inst|registers[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N29
dffeas \Reg_file_inst|registers[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N20
dffeas \Reg_file_inst|registers[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[5]~32 (
// Equation(s):
// \Reg_file_inst|RD1[5]~32_combout  = ( \Reg_file_inst|registers[12][5]~q  & ( \Reg_file_inst|registers[13][5]~q  & ( ((\Reg_file_inst|registers[14][5]~q  & \RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[12][5]~q  & ( \Reg_file_inst|registers[13][5]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][5]~q  & \RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ))) ) ) ) # ( 
// \Reg_file_inst|registers[12][5]~q  & ( !\Reg_file_inst|registers[13][5]~q  & ( (\RA1_inst|C[0]~0_combout  & ((\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][5]~q ))) ) ) ) # ( !\Reg_file_inst|registers[12][5]~q  & ( 
// !\Reg_file_inst|registers[13][5]~q  & ( (\Reg_file_inst|registers[14][5]~q  & (!\RA1_inst|C[1]~1_combout  & \RA1_inst|C[0]~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|registers[14][5]~q ),
	.datab(gnd),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[12][5]~q ),
	.dataf(!\Reg_file_inst|registers[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[5]~32 .extended_lut = "off";
defparam \Reg_file_inst|RD1[5]~32 .lut_mask = 64'h0050005F0F500F5F;
defparam \Reg_file_inst|RD1[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \Reg_file_inst|registers[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \Reg_file_inst|registers[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \Reg_file_inst|registers[4][5]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][5]~feeder_combout  = ( \MemToReg_inst|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][5]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N52
dffeas \Reg_file_inst|registers[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N50
dffeas \Reg_file_inst|registers[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[5]~33 (
// Equation(s):
// \Reg_file_inst|RD1[5]~33_combout  = ( \Reg_file_inst|registers[4][5]~q  & ( \Reg_file_inst|registers[7][5]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[5][5]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[6][5]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][5]~q  & ( \Reg_file_inst|registers[7][5]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[5][5]~q 
// )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][5]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][5]~q  & ( !\Reg_file_inst|registers[7][5]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[5][5]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[6][5]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][5]~q  & ( !\Reg_file_inst|registers[7][5]~q  
// & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[5][5]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][5]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[6][5]~q ),
	.datac(!\Reg_file_inst|registers[5][5]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[4][5]~q ),
	.dataf(!\Reg_file_inst|registers[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[5]~33 .extended_lut = "off";
defparam \Reg_file_inst|RD1[5]~33 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file_inst|RD1[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N24
cyclonev_lcell_comb \Reg_file_inst|registers[3][5]~feeder (
// Equation(s):
// \Reg_file_inst|registers[3][5]~feeder_combout  = ( \MemToReg_inst|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[3][5]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N26
dffeas \Reg_file_inst|registers[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N27
cyclonev_lcell_comb \Reg_file_inst|registers[1][5]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][5]~feeder_combout  = ( \MemToReg_inst|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][5]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N29
dffeas \Reg_file_inst|registers[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N2
dffeas \Reg_file_inst|registers[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N3
cyclonev_lcell_comb \Reg_file_inst|registers[0][5]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][5]~feeder_combout  = ( \MemToReg_inst|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][5]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N4
dffeas \Reg_file_inst|registers[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][5] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[5]~34 (
// Equation(s):
// \Reg_file_inst|RD1[5]~34_combout  = ( \Reg_file_inst|registers[2][5]~q  & ( \Reg_file_inst|registers[0][5]~q  & ( ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][5]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][5]~q )))) # 
// (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[2][5]~q  & ( \Reg_file_inst|registers[0][5]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][5]~q  & (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[1][5]~q ) # (\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[2][5]~q  & ( !\Reg_file_inst|registers[0][5]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[3][5]~q 
// ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[1][5]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][5]~q  & ( !\Reg_file_inst|registers[0][5]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[3][5]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][5]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[3][5]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[1][5]~q ),
	.datae(!\Reg_file_inst|registers[2][5]~q ),
	.dataf(!\Reg_file_inst|registers[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[5]~34 .extended_lut = "off";
defparam \Reg_file_inst|RD1[5]~34 .lut_mask = 64'h40704C7C43734F7F;
defparam \Reg_file_inst|RD1[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[5]~35 (
// Equation(s):
// \Reg_file_inst|RD1[5]~35_combout  = ( \Reg_file_inst|RD1[5]~33_combout  & ( \Reg_file_inst|RD1[5]~34_combout  & ( (\Reg_file_inst|RD1[5]~32_combout ) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( !\Reg_file_inst|RD1[5]~33_combout  & ( 
// \Reg_file_inst|RD1[5]~34_combout  & ( (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[5]~32_combout ))) # (\RA1_inst|C[3]~2_combout  & (\RA1_inst|C[2]~3_combout )) ) ) ) # ( \Reg_file_inst|RD1[5]~33_combout  & ( !\Reg_file_inst|RD1[5]~34_combout  & ( 
// (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[5]~32_combout ))) # (\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout )) ) ) ) # ( !\Reg_file_inst|RD1[5]~33_combout  & ( !\Reg_file_inst|RD1[5]~34_combout  & ( (!\RA1_inst|C[3]~2_combout  & 
// \Reg_file_inst|RD1[5]~32_combout ) ) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(gnd),
	.datac(!\RA1_inst|C[2]~3_combout ),
	.datad(!\Reg_file_inst|RD1[5]~32_combout ),
	.datae(!\Reg_file_inst|RD1[5]~33_combout ),
	.dataf(!\Reg_file_inst|RD1[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[5]~35 .extended_lut = "off";
defparam \Reg_file_inst|RD1[5]~35 .lut_mask = 64'h00AA50FA05AF55FF;
defparam \Reg_file_inst|RD1[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \Reg_file_inst|RD1[5]~36 (
// Equation(s):
// \Reg_file_inst|RD1[5]~36_combout  = ( \PCPlus8_inst|Add0~5_sumout  & ( \Reg_file_inst|RD1[5]~35_combout  & ( (!\Reg_file_inst|RD1[29]~1_combout ) # ((\Reg_file_inst|RD1[5]~31_combout ) # (\Reg_file_inst|Equal1~0_combout )) ) ) ) # ( 
// !\PCPlus8_inst|Add0~5_sumout  & ( \Reg_file_inst|RD1[5]~35_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & ((!\Reg_file_inst|RD1[29]~1_combout ) # (\Reg_file_inst|RD1[5]~31_combout ))) ) ) ) # ( \PCPlus8_inst|Add0~5_sumout  & ( 
// !\Reg_file_inst|RD1[5]~35_combout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[5]~31_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( !\PCPlus8_inst|Add0~5_sumout  & ( !\Reg_file_inst|RD1[5]~35_combout  & ( 
// (\Reg_file_inst|RD1[29]~1_combout  & (!\Reg_file_inst|Equal1~0_combout  & \Reg_file_inst|RD1[5]~31_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[5]~31_combout ),
	.datad(gnd),
	.datae(!\PCPlus8_inst|Add0~5_sumout ),
	.dataf(!\Reg_file_inst|RD1[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[5]~36 .extended_lut = "off";
defparam \Reg_file_inst|RD1[5]~36 .lut_mask = 64'h040437378C8CBFBF;
defparam \Reg_file_inst|RD1[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \Instr[5]~input (
	.i(Instr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[5]~input_o ));
// synopsys translate_off
defparam \Instr[5]~input .bus_hold = "false";
defparam \Instr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~32 (
// Equation(s):
// \Reg_file_inst|RD2[5]~32_combout  = ( \Reg_file_inst|registers[14][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[12][5]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][5]~q  & 
// (!\RA2_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[14][5]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][5]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][5]~q )))) ) )

	.dataa(!\Reg_file_inst|registers[13][5]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[12][5]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~32 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~32 .lut_mask = 64'h10D010D01CDC1CDC;
defparam \Reg_file_inst|RD2[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~33 (
// Equation(s):
// \Reg_file_inst|RD2[5]~33_combout  = ( \Reg_file_inst|registers[4][5]~q  & ( \Reg_file_inst|registers[7][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[6][5]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[5][5]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][5]~q  & ( \Reg_file_inst|registers[7][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[6][5]~q 
// )))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[5][5]~q ))) ) ) ) # ( \Reg_file_inst|registers[4][5]~q  & ( !\Reg_file_inst|registers[7][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) 
// # (\Reg_file_inst|registers[6][5]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][5]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][5]~q  & ( !\Reg_file_inst|registers[7][5]~q  & ( (!\RA2_inst|C[0]~0_combout  
// & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[6][5]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][5]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\Reg_file_inst|registers[5][5]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[6][5]~q ),
	.datae(!\Reg_file_inst|registers[4][5]~q ),
	.dataf(!\Reg_file_inst|registers[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~33 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~33 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Reg_file_inst|RD2[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~31 (
// Equation(s):
// \Reg_file_inst|RD2[5]~31_combout  = ( \Reg_file_inst|registers[8][5]~q  & ( \Reg_file_inst|registers[10][5]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][5]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[11][5]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][5]~q  & ( \Reg_file_inst|registers[10][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[9][5]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][5]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][5]~q  & ( !\Reg_file_inst|registers[10][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout 
// )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][5]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][5]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][5]~q  & ( 
// !\Reg_file_inst|registers[10][5]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][5]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][5]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[11][5]~q ),
	.datad(!\Reg_file_inst|registers[9][5]~q ),
	.datae(!\Reg_file_inst|registers[8][5]~q ),
	.dataf(!\Reg_file_inst|registers[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~31 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~31 .lut_mask = 64'h014589CD2367ABEF;
defparam \Reg_file_inst|RD2[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~34 (
// Equation(s):
// \Reg_file_inst|RD2[5]~34_combout  = ( \Reg_file_inst|RD2[5]~33_combout  & ( \Reg_file_inst|RD2[5]~31_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// ((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[5]~32_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[5]~33_combout  & ( \Reg_file_inst|RD2[5]~31_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # 
// (\Reg_file_inst|RD2[5]~32_combout )))) ) ) ) # ( \Reg_file_inst|RD2[5]~33_combout  & ( !\Reg_file_inst|RD2[5]~31_combout  & ( (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout ) # ((!\Reg_file_inst|Equal2~0_combout  & 
// \Reg_file_inst|RD2[5]~32_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[5]~33_combout  & ( !\Reg_file_inst|RD2[5]~31_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[2]~2_combout  & (\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[5]~32_combout 
// ))) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[5]~32_combout ),
	.datae(!\Reg_file_inst|RD2[5]~33_combout ),
	.dataf(!\Reg_file_inst|RD2[5]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~34 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~34 .lut_mask = 64'h00023032080A383A;
defparam \Reg_file_inst|RD2[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~29 (
// Equation(s):
// \Reg_file_inst|RD2[5]~29_combout  = ( !\RA2_inst|C[2]~2_combout  & ( !\RA2_inst|C[3]~3_combout  ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RA2_inst|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~29 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~29 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Reg_file_inst|RD2[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~28 (
// Equation(s):
// \Reg_file_inst|RD2[5]~28_combout  = ( \Reg_file_inst|registers[2][5]~q  & ( \Reg_file_inst|registers[1][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][5]~q )) # (\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout  & 
// ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[3][5]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][5]~q  & ( \Reg_file_inst|registers[1][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][5]~q 
// ))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[3][5]~q )))) ) ) ) # ( \Reg_file_inst|registers[2][5]~q  & ( !\Reg_file_inst|registers[1][5]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[0][5]~q )) # (\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][5]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][5]~q  & ( !\Reg_file_inst|registers[1][5]~q  
// & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][5]~q ))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][5]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[0][5]~q ),
	.datad(!\Reg_file_inst|registers[3][5]~q ),
	.datae(!\Reg_file_inst|registers[2][5]~q ),
	.dataf(!\Reg_file_inst|registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~28 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~28 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file_inst|RD2[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~201 (
// Equation(s):
// \Reg_file_inst|RD2[5]~201_combout  = ( \PCPlus8_inst|Add0~5_sumout  & ( \Reg_file_inst|Equal2~0_combout  ) ) # ( !\PCPlus8_inst|Add0~5_sumout  & ( \Reg_file_inst|Equal2~0_combout  & ( (\Reg_file_inst|RD2[5]~29_combout  & \Reg_file_inst|RD2[5]~28_combout ) 
// ) ) ) # ( \PCPlus8_inst|Add0~5_sumout  & ( !\Reg_file_inst|Equal2~0_combout  & ( (\Reg_file_inst|RD2[5]~29_combout  & \Reg_file_inst|RD2[5]~28_combout ) ) ) ) # ( !\PCPlus8_inst|Add0~5_sumout  & ( !\Reg_file_inst|Equal2~0_combout  & ( 
// (\Reg_file_inst|RD2[5]~29_combout  & \Reg_file_inst|RD2[5]~28_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD2[5]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file_inst|RD2[5]~28_combout ),
	.datae(!\PCPlus8_inst|Add0~5_sumout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~201 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~201 .lut_mask = 64'h005500550055FFFF;
defparam \Reg_file_inst|RD2[5]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \ALUSrc_inst|C[5]~5 (
// Equation(s):
// \ALUSrc_inst|C[5]~5_combout  = ( \Reg_file_inst|RD2[5]~34_combout  & ( \Reg_file_inst|RD2[5]~201_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[5]~input_o 
// ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\Instr[3]~input_o )))) ) ) ) # ( !\Reg_file_inst|RD2[5]~34_combout  & ( \Reg_file_inst|RD2[5]~201_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[5]~input_o ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\Instr[3]~input_o )))) ) ) ) # ( \Reg_file_inst|RD2[5]~34_combout  & ( 
// !\Reg_file_inst|RD2[5]~201_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[5]~input_o ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (((!\Instr[3]~input_o )))) ) ) ) # ( !\Reg_file_inst|RD2[5]~34_combout  & ( !\Reg_file_inst|RD2[5]~201_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # 
// ((!\Instr[5]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\Instr[3]~input_o )))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[5]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Instr[3]~input_o ),
	.datae(!\Reg_file_inst|RD2[5]~34_combout ),
	.dataf(!\Reg_file_inst|RD2[5]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[5]~5 .extended_lut = "off";
defparam \ALUSrc_inst|C[5]~5 .lut_mask = 64'hEFE04F404F404F40;
defparam \ALUSrc_inst|C[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~30 (
// Equation(s):
// \Reg_file_inst|RD2[5]~30_combout  = ( \Reg_file_inst|RD2[5]~28_combout  & ( \Reg_file_inst|RD2[5]~29_combout  ) )

	.dataa(!\Reg_file_inst|RD2[5]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[5]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~30 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~30 .lut_mask = 64'h0000000055555555;
defparam \Reg_file_inst|RD2[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \ALUSrc_inst|C[5]~43 (
// Equation(s):
// \ALUSrc_inst|C[5]~43_combout  = ( \Reg_file_inst|RD2[5]~34_combout  & ( \Reg_file_inst|RD2[5]~30_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[3]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[5]~34_combout  & ( 
// \Reg_file_inst|RD2[5]~30_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[3]~input_o ) ) ) ) # ( \Reg_file_inst|RD2[5]~34_combout  & ( !\Reg_file_inst|RD2[5]~30_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[3]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[5]~34_combout  & ( !\Reg_file_inst|RD2[5]~30_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Reg_file_inst|Equal2~0_combout  & ((\PCPlus8_inst|Add0~5_sumout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Instr[3]~input_o )))) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Instr[3]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\PCPlus8_inst|Add0~5_sumout ),
	.datae(!\Reg_file_inst|RD2[5]~34_combout ),
	.dataf(!\Reg_file_inst|RD2[5]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[5]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[5]~43 .extended_lut = "off";
defparam \ALUSrc_inst|C[5]~43 .lut_mask = 64'h0353F3F3F3F3F3F3;
defparam \ALUSrc_inst|C[5]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \ALU_inst|Add1~21 (
// Equation(s):
// \ALU_inst|Add1~21_sumout  = SUM(( \Reg_file_inst|RD1[5]~36_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[5]~43_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[5]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[5]~43_combout )))) ) + ( \ALU_inst|Add1~18  ))
// \ALU_inst|Add1~22  = CARRY(( \Reg_file_inst|RD1[5]~36_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[5]~43_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Instr[5]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[5]~43_combout )))) ) + ( \ALU_inst|Add1~18  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[5]~input_o ),
	.datad(!\Reg_file_inst|RD1[5]~36_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[5]~43_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~21_sumout ),
	.cout(\ALU_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~21 .extended_lut = "off";
defparam \ALU_inst|Add1~21 .lut_mask = 64'h000002DF000000FF;
defparam \ALU_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N15
cyclonev_lcell_comb \ALU_inst|Add0~21 (
// Equation(s):
// \ALU_inst|Add0~21_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[5]~43_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  
// & (\Instr[5]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[5]~43_combout ))))) ) + ( \Reg_file_inst|RD1[5]~36_combout  ) + ( \ALU_inst|Add0~18  ))
// \ALU_inst|Add0~22  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[5]~43_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[5]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[5]~43_combout ))))) ) + ( \Reg_file_inst|RD1[5]~36_combout  ) + ( \ALU_inst|Add0~18  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[5]~input_o ),
	.datad(!\ALUSrc_inst|C[5]~43_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[5]~36_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~21_sumout ),
	.cout(\ALU_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~21 .extended_lut = "off";
defparam \ALU_inst|Add0~21 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \ALU_inst|Mux26~0 (
// Equation(s):
// \ALU_inst|Mux26~0_combout  = ( \ALU_inst|Add1~21_sumout  & ( \ALU_inst|Add0~21_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[5]~36_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\ALUSrc_inst|C[5]~5_combout )) # (\Reg_file_inst|RD1[5]~36_combout  & ((!\ALUSrc_inst|C[5]~5_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( 
// !\ALU_inst|Add1~21_sumout  & ( \ALU_inst|Add0~21_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\Reg_file_inst|RD1[5]~36_combout  & 
// !\ALUSrc_inst|C[5]~5_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[5]~5_combout ) # (\Reg_file_inst|RD1[5]~36_combout )))) ) ) ) # ( 
// \ALU_inst|Add1~21_sumout  & ( !\ALU_inst|Add0~21_sumout  & ( (!\Reg_file_inst|RD1[5]~36_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[5]~5_combout ) # 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout )))) # (\Reg_file_inst|RD1[5]~36_combout  & (((!\ALUSrc_inst|C[5]~5_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\ALU_inst|Add1~21_sumout  & ( !\ALU_inst|Add0~21_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[5]~36_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\ALUSrc_inst|C[5]~5_combout )) # (\Reg_file_inst|RD1[5]~36_combout  & ((!\ALUSrc_inst|C[5]~5_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD1[5]~36_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\ALUSrc_inst|C[5]~5_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datae(!\ALU_inst|Add1~21_sumout ),
	.dataf(!\ALU_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux26~0 .extended_lut = "off";
defparam \ALU_inst|Mux26~0 .lut_mask = 64'h00713371CC71FF71;
defparam \ALU_inst|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N54
cyclonev_lcell_comb \MemToReg_inst|C[5]~5 (
// Equation(s):
// \MemToReg_inst|C[5]~5_combout  = ( \ALU_inst|Mux26~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[5]~input_o ) ) ) # ( !\ALU_inst|Mux26~0_combout  & ( (\ReadData[5]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ReadData[5]~input_o ),
	.datac(gnd),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[5]~5 .extended_lut = "off";
defparam \MemToReg_inst|C[5]~5 .lut_mask = 64'h00330033FF33FF33;
defparam \MemToReg_inst|C[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \PC_Register|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~13_sumout ),
	.asdata(\MemToReg_inst|C[5]~5_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[5] .is_wysiwyg = "true";
defparam \PC_Register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \PCPlus4_inst|Add0~17 (
// Equation(s):
// \PCPlus4_inst|Add0~17_sumout  = SUM(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4_inst|Add0~14  ))
// \PCPlus4_inst|Add0~18  = CARRY(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~17_sumout ),
	.cout(\PCPlus4_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~17 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \ReadData[6]~input (
	.i(ReadData[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[6]~input_o ));
// synopsys translate_off
defparam \ReadData[6]~input .bus_hold = "false";
defparam \ReadData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y10_N44
dffeas \Reg_file_inst|registers[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N25
dffeas \Reg_file_inst|registers[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N50
dffeas \Reg_file_inst|registers[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N51
cyclonev_lcell_comb \Reg_file_inst|registers[9][6]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][6]~feeder_combout  = ( \MemToReg_inst|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][6]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N53
dffeas \Reg_file_inst|registers[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[6]~37 (
// Equation(s):
// \Reg_file_inst|RD1[6]~37_combout  = ( \RA1_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[9][6]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][6]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][6]~q )) ) ) ) # ( 
// !\RA1_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[9][6]~q  & ( (\Reg_file_inst|registers[11][6]~q ) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( \RA1_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[9][6]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[10][6]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][6]~q )) ) ) ) # ( !\RA1_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[9][6]~q  & ( (!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[11][6]~q ) ) 
// ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[11][6]~q ),
	.datac(!\Reg_file_inst|registers[8][6]~q ),
	.datad(!\Reg_file_inst|registers[10][6]~q ),
	.datae(!\RA1_inst|C[0]~0_combout ),
	.dataf(!\Reg_file_inst|registers[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[6]~37 .extended_lut = "off";
defparam \Reg_file_inst|RD1[6]~37 .lut_mask = 64'h222205AF777705AF;
defparam \Reg_file_inst|RD1[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N17
dffeas \Reg_file_inst|registers[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N2
dffeas \Reg_file_inst|registers[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N35
dffeas \Reg_file_inst|registers[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N32
dffeas \Reg_file_inst|registers[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[6]~39 (
// Equation(s):
// \Reg_file_inst|RD1[6]~39_combout  = ( \Reg_file_inst|registers[5][6]~q  & ( \Reg_file_inst|registers[6][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][6]~q )) # (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & 
// ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[4][6]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][6]~q  & ( \Reg_file_inst|registers[6][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][6]~q 
// ))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[4][6]~q )))) ) ) ) # ( \Reg_file_inst|registers[5][6]~q  & ( !\Reg_file_inst|registers[6][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[7][6]~q )) # (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][6]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][6]~q  & ( !\Reg_file_inst|registers[6][6]~q  
// & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][6]~q ))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][6]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[7][6]~q ),
	.datad(!\Reg_file_inst|registers[4][6]~q ),
	.datae(!\Reg_file_inst|registers[5][6]~q ),
	.dataf(!\Reg_file_inst|registers[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[6]~39 .extended_lut = "off";
defparam \Reg_file_inst|RD1[6]~39 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file_inst|RD1[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N20
dffeas \Reg_file_inst|registers[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N30
cyclonev_lcell_comb \Reg_file_inst|registers[0][6]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][6]~feeder_combout  = ( \MemToReg_inst|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][6]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N32
dffeas \Reg_file_inst|registers[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N58
dffeas \Reg_file_inst|registers[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N44
dffeas \Reg_file_inst|registers[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[6]~40 (
// Equation(s):
// \Reg_file_inst|RD1[6]~40_combout  = ( \Reg_file_inst|registers[1][6]~q  & ( \Reg_file_inst|registers[2][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[3][6]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[0][6]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][6]~q  & ( \Reg_file_inst|registers[2][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][6]~q  & ((!\RA1_inst|C[1]~1_combout 
// )))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[0][6]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][6]~q  & ( !\Reg_file_inst|registers[2][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) 
// # (\Reg_file_inst|registers[3][6]~q ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][6]~q  & \RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[1][6]~q  & ( !\Reg_file_inst|registers[2][6]~q  & ( (!\RA1_inst|C[0]~0_combout  
// & (\Reg_file_inst|registers[3][6]~q  & ((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][6]~q  & \RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[3][6]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[0][6]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[1][6]~q ),
	.dataf(!\Reg_file_inst|registers[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[6]~40 .extended_lut = "off";
defparam \Reg_file_inst|RD1[6]~40 .lut_mask = 64'h440344CF770377CF;
defparam \Reg_file_inst|RD1[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N28
dffeas \Reg_file_inst|registers[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N11
dffeas \Reg_file_inst|registers[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N41
dffeas \Reg_file_inst|registers[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][6] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[6]~38 (
// Equation(s):
// \Reg_file_inst|RD1[6]~38_combout  = ( \Reg_file_inst|registers[14][6]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[13][6]~q ))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[12][6]~q )))) ) ) # ( !\Reg_file_inst|registers[14][6]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][6]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][6]~q 
// ))))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][6]~q ),
	.datad(!\Reg_file_inst|registers[12][6]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[6]~38 .extended_lut = "off";
defparam \Reg_file_inst|RD1[6]~38 .lut_mask = 64'h0213021346574657;
defparam \Reg_file_inst|RD1[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[6]~41 (
// Equation(s):
// \Reg_file_inst|RD1[6]~41_combout  = ( \Reg_file_inst|RD1[6]~40_combout  & ( \Reg_file_inst|RD1[6]~38_combout  & ( ((!\RA1_inst|C[3]~2_combout ) # (\Reg_file_inst|RD1[6]~39_combout )) # (\RA1_inst|C[2]~3_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[6]~40_combout  & ( \Reg_file_inst|RD1[6]~38_combout  & ( (!\RA1_inst|C[3]~2_combout ) # ((!\RA1_inst|C[2]~3_combout  & \Reg_file_inst|RD1[6]~39_combout )) ) ) ) # ( \Reg_file_inst|RD1[6]~40_combout  & ( 
// !\Reg_file_inst|RD1[6]~38_combout  & ( (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[6]~39_combout ) # (\RA1_inst|C[2]~3_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[6]~40_combout  & ( !\Reg_file_inst|RD1[6]~38_combout  & ( (!\RA1_inst|C[2]~3_combout  & 
// (\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[6]~39_combout )) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[6]~39_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD1[6]~40_combout ),
	.dataf(!\Reg_file_inst|RD1[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[6]~41 .extended_lut = "off";
defparam \Reg_file_inst|RD1[6]~41 .lut_mask = 64'h02021313CECEDFDF;
defparam \Reg_file_inst|RD1[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \PCPlus8_inst|Add0~9 (
// Equation(s):
// \PCPlus8_inst|Add0~9_sumout  = SUM(( \PCPlus4_inst|Add0~17_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~6  ))
// \PCPlus8_inst|Add0~10  = CARRY(( \PCPlus4_inst|Add0~17_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~9_sumout ),
	.cout(\PCPlus8_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~9 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[6]~42 (
// Equation(s):
// \Reg_file_inst|RD1[6]~42_combout  = ( \Reg_file_inst|RD1[6]~41_combout  & ( \PCPlus8_inst|Add0~9_sumout  & ( (!\Reg_file_inst|RD1[29]~1_combout ) # ((\Reg_file_inst|RD1[6]~37_combout ) # (\Reg_file_inst|Equal1~0_combout )) ) ) ) # ( 
// !\Reg_file_inst|RD1[6]~41_combout  & ( \PCPlus8_inst|Add0~9_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[6]~37_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[6]~41_combout  & ( 
// !\PCPlus8_inst|Add0~9_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & ((!\Reg_file_inst|RD1[29]~1_combout ) # (\Reg_file_inst|RD1[6]~37_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[6]~41_combout  & ( !\PCPlus8_inst|Add0~9_sumout  & ( 
// (\Reg_file_inst|RD1[29]~1_combout  & (!\Reg_file_inst|Equal1~0_combout  & \Reg_file_inst|RD1[6]~37_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[6]~37_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD1[6]~41_combout ),
	.dataf(!\PCPlus8_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[6]~42 .extended_lut = "off";
defparam \Reg_file_inst|RD1[6]~42 .lut_mask = 64'h04048C8C3737BFBF;
defparam \Reg_file_inst|RD1[6]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~38 (
// Equation(s):
// \Reg_file_inst|RD2[6]~38_combout  = ( \Reg_file_inst|registers[8][6]~q  & ( \Reg_file_inst|registers[9][6]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][6]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[11][6]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][6]~q  & ( \Reg_file_inst|registers[9][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][6]~q ))) # (\RA2_inst|C[0]~0_combout  
// & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[11][6]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][6]~q  & ( !\Reg_file_inst|registers[9][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[10][6]~q )))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][6]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][6]~q  & ( !\Reg_file_inst|registers[9][6]~q  & ( (\RA2_inst|C[1]~1_combout 
//  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][6]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][6]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[10][6]~q ),
	.datad(!\Reg_file_inst|registers[11][6]~q ),
	.datae(!\Reg_file_inst|registers[8][6]~q ),
	.dataf(!\Reg_file_inst|registers[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~38 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~38 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Reg_file_inst|RD2[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~40 (
// Equation(s):
// \Reg_file_inst|RD2[6]~40_combout  = ( \Reg_file_inst|registers[4][6]~q  & ( \Reg_file_inst|registers[6][6]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][6]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][6]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][6]~q  & ( \Reg_file_inst|registers[6][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][6]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][6]~q ))))) ) ) ) # ( \Reg_file_inst|registers[4][6]~q  & ( !\Reg_file_inst|registers[6][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout 
// )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][6]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][6]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[4][6]~q  & ( 
// !\Reg_file_inst|registers[6][6]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][6]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][6]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[5][6]~q ),
	.datab(!\Reg_file_inst|registers[7][6]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[4][6]~q ),
	.dataf(!\Reg_file_inst|registers[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~40 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~40 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Reg_file_inst|RD2[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~39 (
// Equation(s):
// \Reg_file_inst|RD2[6]~39_combout  = ( \Reg_file_inst|registers[12][6]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[13][6]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[14][6]~q ))) ) ) # ( !\Reg_file_inst|registers[12][6]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][6]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[14][6]~q ))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[14][6]~q ),
	.datad(!\Reg_file_inst|registers[13][6]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~39 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~39 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file_inst|RD2[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~41 (
// Equation(s):
// \Reg_file_inst|RD2[6]~41_combout  = ( \Reg_file_inst|RD2[6]~40_combout  & ( \Reg_file_inst|RD2[6]~39_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// ((\Reg_file_inst|RD2[6]~38_combout ) # (\RA2_inst|C[2]~2_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[6]~40_combout  & ( \Reg_file_inst|RD2[6]~39_combout  & ( (\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// ((\Reg_file_inst|RD2[6]~38_combout ) # (\RA2_inst|C[2]~2_combout )))) ) ) ) # ( \Reg_file_inst|RD2[6]~40_combout  & ( !\Reg_file_inst|RD2[6]~39_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & 
// (!\Reg_file_inst|Equal2~0_combout  & (!\RA2_inst|C[2]~2_combout  & \Reg_file_inst|RD2[6]~38_combout ))) ) ) ) # ( !\Reg_file_inst|RD2[6]~40_combout  & ( !\Reg_file_inst|RD2[6]~39_combout  & ( (\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  
// & (!\RA2_inst|C[2]~2_combout  & \Reg_file_inst|RD2[6]~38_combout ))) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\RA2_inst|C[2]~2_combout ),
	.datad(!\Reg_file_inst|RD2[6]~38_combout ),
	.datae(!\Reg_file_inst|RD2[6]~40_combout ),
	.dataf(!\Reg_file_inst|RD2[6]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~41 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~41 .lut_mask = 64'h00400A4A04440E4E;
defparam \Reg_file_inst|RD2[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \Instr[6]~input (
	.i(Instr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[6]~input_o ));
// synopsys translate_off
defparam \Instr[6]~input .bus_hold = "false";
defparam \Instr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~36 (
// Equation(s):
// \Reg_file_inst|RD2[6]~36_combout  = ( \Reg_file_inst|registers[3][6]~q  & ( \Reg_file_inst|registers[0][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[2][6]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[1][6]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][6]~q  & ( \Reg_file_inst|registers[0][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[2][6]~q 
// )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][6]~q )))) ) ) ) # ( \Reg_file_inst|registers[3][6]~q  & ( !\Reg_file_inst|registers[0][6]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[2][6]~q ))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][6]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][6]~q  & ( !\Reg_file_inst|registers[0][6]~q  & ( (!\RA2_inst|C[0]~0_combout  
// & (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][6]~q ))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][6]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[2][6]~q ),
	.datad(!\Reg_file_inst|registers[1][6]~q ),
	.datae(!\Reg_file_inst|registers[3][6]~q ),
	.dataf(!\Reg_file_inst|registers[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~36 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~36 .lut_mask = 64'h024613578ACE9BDF;
defparam \Reg_file_inst|RD2[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~202 (
// Equation(s):
// \Reg_file_inst|RD2[6]~202_combout  = ( \PCPlus8_inst|Add0~9_sumout  & ( ((\Reg_file_inst|RD2[6]~36_combout  & \Reg_file_inst|RD2[5]~29_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( !\PCPlus8_inst|Add0~9_sumout  & ( 
// (\Reg_file_inst|RD2[6]~36_combout  & \Reg_file_inst|RD2[5]~29_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[6]~36_combout ),
	.datab(!\Reg_file_inst|RD2[5]~29_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~202 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~202 .lut_mask = 64'h111111111F1F1F1F;
defparam \Reg_file_inst|RD2[6]~202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N51
cyclonev_lcell_comb \ALUSrc_inst|C[6]~6 (
// Equation(s):
// \ALUSrc_inst|C[6]~6_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \Reg_file_inst|RD2[6]~202_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\Instr[6]~input_o ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (!\Instr[4]~input_o )) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \Reg_file_inst|RD2[6]~202_combout  & ( (!\Instr[4]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\Reg_file_inst|RD2[6]~202_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\Instr[6]~input_o 
// ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (!\Instr[4]~input_o )) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\Reg_file_inst|RD2[6]~202_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (!\Reg_file_inst|RD2[6]~41_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\Instr[4]~input_o ))) ) ) )

	.dataa(!\Reg_file_inst|RD2[6]~41_combout ),
	.datab(!\Instr[4]~input_o ),
	.datac(!\Instr[6]~input_o ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\Reg_file_inst|RD2[6]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[6]~6 .extended_lut = "off";
defparam \ALUSrc_inst|C[6]~6 .lut_mask = 64'hAACCF0CC00CCF0CC;
defparam \ALUSrc_inst|C[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~37 (
// Equation(s):
// \Reg_file_inst|RD2[6]~37_combout  = ( \Reg_file_inst|RD2[6]~36_combout  & ( \Reg_file_inst|RD2[5]~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[5]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~37 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~37 .lut_mask = 64'h000000000F0F0F0F;
defparam \Reg_file_inst|RD2[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N51
cyclonev_lcell_comb \ALUSrc_inst|C[6]~44 (
// Equation(s):
// \ALUSrc_inst|C[6]~44_combout  = ( \Reg_file_inst|RD2[6]~41_combout  & ( \PCPlus8_inst|Add0~9_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[4]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[6]~41_combout  & ( 
// \PCPlus8_inst|Add0~9_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Reg_file_inst|RD2[6]~37_combout ) # (\Reg_file_inst|Equal2~0_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[4]~input_o )) ) ) ) # ( \Reg_file_inst|RD2[6]~41_combout  & ( !\PCPlus8_inst|Add0~9_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[4]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[6]~41_combout  & ( 
// !\PCPlus8_inst|Add0~9_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\Reg_file_inst|RD2[6]~37_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[4]~input_o )) ) ) )

	.dataa(!\Instr[4]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Reg_file_inst|RD2[6]~37_combout ),
	.datae(!\Reg_file_inst|RD2[6]~41_combout ),
	.dataf(!\PCPlus8_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[6]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[6]~44 .extended_lut = "off";
defparam \ALUSrc_inst|C[6]~44 .lut_mask = 64'h11DDDDDD1DDDDDDD;
defparam \ALUSrc_inst|C[6]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \ALU_inst|Add1~25 (
// Equation(s):
// \ALU_inst|Add1~25_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[6]~44_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (!\Instr[6]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[6]~44_combout )))) ) + ( \Reg_file_inst|RD1[6]~42_combout  ) + ( \ALU_inst|Add1~22  ))
// \ALU_inst|Add1~26  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\ALUSrc_inst|C[6]~44_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (!\Instr[6]~input_o )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((!\ALUSrc_inst|C[6]~44_combout )))) ) + ( \Reg_file_inst|RD1[6]~42_combout  ) + ( \ALU_inst|Add1~22  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[6]~input_o ),
	.datad(!\ALUSrc_inst|C[6]~44_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[6]~42_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~25_sumout ),
	.cout(\ALU_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~25 .extended_lut = "off";
defparam \ALU_inst|Add1~25 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \ALU_inst|Add0~25 (
// Equation(s):
// \ALU_inst|Add0~25_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[6]~44_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  
// & (\Instr[6]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[6]~44_combout ))))) ) + ( \Reg_file_inst|RD1[6]~42_combout  ) + ( \ALU_inst|Add0~22  ))
// \ALU_inst|Add0~26  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[6]~44_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[6]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[6]~44_combout ))))) ) + ( \Reg_file_inst|RD1[6]~42_combout  ) + ( \ALU_inst|Add0~22  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[6]~input_o ),
	.datad(!\ALUSrc_inst|C[6]~44_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[6]~42_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~25_sumout ),
	.cout(\ALU_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~25 .extended_lut = "off";
defparam \ALU_inst|Add0~25 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \ALU_inst|Mux25~0 (
// Equation(s):
// \ALU_inst|Mux25~0_combout  = ( \ALU_inst|Add1~25_sumout  & ( \ALU_inst|Add0~25_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[6]~42_combout  & !\ALUSrc_inst|C[6]~6_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[6]~6_combout ) # (\Reg_file_inst|RD1[6]~42_combout )))) ) ) ) # ( !\ALU_inst|Add1~25_sumout  & ( 
// \ALU_inst|Add0~25_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[6]~42_combout  & !\ALUSrc_inst|C[6]~6_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[6]~6_combout ) # 
// (\Reg_file_inst|RD1[6]~42_combout ))))) ) ) ) # ( \ALU_inst|Add1~25_sumout  & ( !\ALU_inst|Add0~25_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[6]~42_combout  & !\ALUSrc_inst|C[6]~6_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[6]~6_combout ) # (\Reg_file_inst|RD1[6]~42_combout ))))) ) ) ) # ( !\ALU_inst|Add1~25_sumout  & ( !\ALU_inst|Add0~25_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[6]~42_combout  & !\ALUSrc_inst|C[6]~6_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[6]~6_combout ) # (\Reg_file_inst|RD1[6]~42_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\Reg_file_inst|RD1[6]~42_combout ),
	.datad(!\ALUSrc_inst|C[6]~6_combout ),
	.datae(!\ALU_inst|Add1~25_sumout ),
	.dataf(!\ALU_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux25~0 .extended_lut = "off";
defparam \ALU_inst|Mux25~0 .lut_mask = 64'h150137239D89BFAB;
defparam \ALU_inst|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \MemToReg_inst|C[6]~6 (
// Equation(s):
// \MemToReg_inst|C[6]~6_combout  = ( \ALU_inst|Mux25~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[6]~input_o ) ) ) # ( !\ALU_inst|Mux25~0_combout  & ( (\ReadData[6]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ReadData[6]~input_o ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[6]~6 .extended_lut = "off";
defparam \MemToReg_inst|C[6]~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \MemToReg_inst|C[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \PC_Register|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~17_sumout ),
	.asdata(\MemToReg_inst|C[6]~6_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[6] .is_wysiwyg = "true";
defparam \PC_Register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \PCPlus4_inst|Add0~21 (
// Equation(s):
// \PCPlus4_inst|Add0~21_sumout  = SUM(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4_inst|Add0~18  ))
// \PCPlus4_inst|Add0~22  = CARRY(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~21_sumout ),
	.cout(\PCPlus4_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~21 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \ReadData[7]~input (
	.i(ReadData[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[7]~input_o ));
// synopsys translate_off
defparam \ReadData[7]~input .bus_hold = "false";
defparam \ReadData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \Instr[7]~input (
	.i(Instr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[7]~input_o ));
// synopsys translate_off
defparam \Instr[7]~input .bus_hold = "false";
defparam \Instr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \Reg_file_inst|registers[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N17
dffeas \Reg_file_inst|registers[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \Reg_file_inst|registers[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|registers[2][7]~feeder (
// Equation(s):
// \Reg_file_inst|registers[2][7]~feeder_combout  = ( \MemToReg_inst|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[2][7]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N17
dffeas \Reg_file_inst|registers[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~43 (
// Equation(s):
// \Reg_file_inst|RD2[7]~43_combout  = ( \Reg_file_inst|registers[3][7]~q  & ( \Reg_file_inst|registers[2][7]~q  & ( ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][7]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][7]~q )))) # 
// (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[3][7]~q  & ( \Reg_file_inst|registers[2][7]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][7]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[1][7]~q ))))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) ) # ( \Reg_file_inst|registers[3][7]~q  & ( !\Reg_file_inst|registers[2][7]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[0][7]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][7]~q ))))) # (\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[3][7]~q  & ( !\Reg_file_inst|registers[2][7]~q  & 
// ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][7]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][7]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[0][7]~q ),
	.datad(!\Reg_file_inst|registers[1][7]~q ),
	.datae(!\Reg_file_inst|registers[3][7]~q ),
	.dataf(!\Reg_file_inst|registers[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~43 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~43 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file_inst|RD2[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \ALUSrc_inst|C[7]~59 (
// Equation(s):
// \ALUSrc_inst|C[7]~59_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \Reg_file_inst|RD2[7]~43_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\Instr[7]~input_o ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[5]~input_o )) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \Reg_file_inst|RD2[7]~43_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  
// & ((\Reg_file_inst|RD2[5]~29_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[5]~input_o )) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\Reg_file_inst|RD2[7]~43_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\Instr[7]~input_o ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[5]~input_o )) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( 
// !\Reg_file_inst|RD2[7]~43_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[5]~input_o ) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\Instr[5]~input_o ),
	.datac(!\Reg_file_inst|RD2[5]~29_combout ),
	.datad(!\Instr[7]~input_o ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\Reg_file_inst|RD2[7]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[7]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[7]~59 .extended_lut = "off";
defparam \ALUSrc_inst|C[7]~59 .lut_mask = 64'h111111BB1B1B11BB;
defparam \ALUSrc_inst|C[7]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \Reg_file_inst|registers[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N8
dffeas \Reg_file_inst|registers[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N11
dffeas \Reg_file_inst|registers[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N38
dffeas \Reg_file_inst|registers[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~47 (
// Equation(s):
// \Reg_file_inst|RD2[7]~47_combout  = ( \Reg_file_inst|registers[4][7]~q  & ( \Reg_file_inst|registers[6][7]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][7]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][7]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][7]~q  & ( \Reg_file_inst|registers[6][7]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][7]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][7]~q ))))) ) ) ) # ( \Reg_file_inst|registers[4][7]~q  & ( !\Reg_file_inst|registers[6][7]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) 
// # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][7]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][7]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[4][7]~q  & ( !\Reg_file_inst|registers[6][7]~q  
// & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][7]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][7]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[5][7]~q ),
	.datad(!\Reg_file_inst|registers[7][7]~q ),
	.datae(!\Reg_file_inst|registers[4][7]~q ),
	.dataf(!\Reg_file_inst|registers[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~47 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~47 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file_inst|RD2[7]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N44
dffeas \Reg_file_inst|registers[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N9
cyclonev_lcell_comb \Reg_file_inst|registers[14][7]~feeder (
// Equation(s):
// \Reg_file_inst|registers[14][7]~feeder_combout  = ( \MemToReg_inst|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[14][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[14][7]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[14][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[14][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N11
dffeas \Reg_file_inst|registers[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N52
dffeas \Reg_file_inst|registers[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~46 (
// Equation(s):
// \Reg_file_inst|RD2[7]~46_combout  = ( \Reg_file_inst|registers[14][7]~q  & ( \Reg_file_inst|registers[12][7]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][7]~q )) ) ) ) # ( 
// !\Reg_file_inst|registers[14][7]~q  & ( \Reg_file_inst|registers[12][7]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[13][7]~q ))) ) ) ) # ( \Reg_file_inst|registers[14][7]~q  & ( 
// !\Reg_file_inst|registers[12][7]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][7]~q )) ) ) ) # ( !\Reg_file_inst|registers[14][7]~q  & ( 
// !\Reg_file_inst|registers[12][7]~q  & ( (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][7]~q )) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|registers[13][7]~q ),
	.datae(!\Reg_file_inst|registers[14][7]~q ),
	.dataf(!\Reg_file_inst|registers[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~46 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~46 .lut_mask = 64'h0044226688CCAAEE;
defparam \Reg_file_inst|RD2[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|registers[11][7]~feeder (
// Equation(s):
// \Reg_file_inst|registers[11][7]~feeder_combout  = ( \MemToReg_inst|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[11][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[11][7]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[11][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[11][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N38
dffeas \Reg_file_inst|registers[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|registers[10][7]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][7]~feeder_combout  = ( \MemToReg_inst|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][7]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N56
dffeas \Reg_file_inst|registers[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N40
dffeas \Reg_file_inst|registers[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \Reg_file_inst|registers[8][7]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][7]~feeder_combout  = ( \MemToReg_inst|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][7]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N5
dffeas \Reg_file_inst|registers[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][7] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~45 (
// Equation(s):
// \Reg_file_inst|RD2[7]~45_combout  = ( \Reg_file_inst|registers[9][7]~q  & ( \Reg_file_inst|registers[8][7]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][7]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][7]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][7]~q  & ( \Reg_file_inst|registers[8][7]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[10][7]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][7]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[9][7]~q  & ( !\Reg_file_inst|registers[8][7]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & 
// \Reg_file_inst|registers[10][7]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[11][7]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][7]~q  & ( !\Reg_file_inst|registers[8][7]~q  & ( 
// (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][7]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][7]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][7]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[10][7]~q ),
	.datae(!\Reg_file_inst|registers[9][7]~q ),
	.dataf(!\Reg_file_inst|registers[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~45 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~45 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Reg_file_inst|RD2[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~48 (
// Equation(s):
// \Reg_file_inst|RD2[7]~48_combout  = ( \Reg_file_inst|RD2[7]~46_combout  & ( \Reg_file_inst|RD2[7]~45_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[7]~47_combout  & \RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & 
// (!\Reg_file_inst|Equal2~0_combout )) ) ) ) # ( !\Reg_file_inst|RD2[7]~46_combout  & ( \Reg_file_inst|RD2[7]~45_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[7]~47_combout  & \RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & 
// (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[2]~2_combout )))) ) ) ) # ( \Reg_file_inst|RD2[7]~46_combout  & ( !\Reg_file_inst|RD2[7]~45_combout  & ( (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[7]~47_combout ))) 
// # (\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[7]~46_combout  & ( !\Reg_file_inst|RD2[7]~45_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[7]~47_combout  & \RA2_inst|C[2]~2_combout )) ) 
// ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[7]~47_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[7]~46_combout ),
	.dataf(!\Reg_file_inst|RD2[7]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~48 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~48 .lut_mask = 64'h000A004E440A444E;
defparam \Reg_file_inst|RD2[7]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \PCPlus8_inst|Add0~13 (
// Equation(s):
// \PCPlus8_inst|Add0~13_sumout  = SUM(( \PCPlus4_inst|Add0~21_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~10  ))
// \PCPlus8_inst|Add0~14  = CARRY(( \PCPlus4_inst|Add0~21_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~13_sumout ),
	.cout(\PCPlus8_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~13 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \ALUSrc_inst|C[7]~7 (
// Equation(s):
// \ALUSrc_inst|C[7]~7_combout  = ( \Reg_file_inst|RD2[7]~48_combout  & ( \PCPlus8_inst|Add0~13_sumout  & ( ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )) # 
// (\ALUSrc_inst|C[7]~59_combout ) ) ) ) # ( !\Reg_file_inst|RD2[7]~48_combout  & ( \PCPlus8_inst|Add0~13_sumout  & ( ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Reg_file_inst|Equal2~0_combout  & 
// !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) # (\ALUSrc_inst|C[7]~59_combout ) ) ) ) # ( \Reg_file_inst|RD2[7]~48_combout  & ( !\PCPlus8_inst|Add0~13_sumout  & ( ((!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )) # (\ALUSrc_inst|C[7]~59_combout ) ) ) ) # ( !\Reg_file_inst|RD2[7]~48_combout  & ( !\PCPlus8_inst|Add0~13_sumout  & ( \ALUSrc_inst|C[7]~59_combout  ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\ALUSrc_inst|C[7]~59_combout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datae(!\Reg_file_inst|RD2[7]~48_combout ),
	.dataf(!\PCPlus8_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[7]~7 .extended_lut = "off";
defparam \ALUSrc_inst|C[7]~7 .lut_mask = 64'h0F0FAF0F2F0FAF0F;
defparam \ALUSrc_inst|C[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[7]~46 (
// Equation(s):
// \Reg_file_inst|RD1[7]~46_combout  = ( \Reg_file_inst|registers[2][7]~q  & ( \Reg_file_inst|registers[0][7]~q  & ( ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][7]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][7]~q )))) # 
// (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[2][7]~q  & ( \Reg_file_inst|registers[0][7]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][7]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[1][7]~q ))))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[2][7]~q  & ( !\Reg_file_inst|registers[0][7]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[3][7]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][7]~q ))))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[2][7]~q  & ( !\Reg_file_inst|registers[0][7]~q  & 
// ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][7]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][7]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[3][7]~q ),
	.datad(!\Reg_file_inst|registers[1][7]~q ),
	.datae(!\Reg_file_inst|registers[2][7]~q ),
	.dataf(!\Reg_file_inst|registers[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[7]~46 .extended_lut = "off";
defparam \Reg_file_inst|RD1[7]~46 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Reg_file_inst|RD1[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[7]~44 (
// Equation(s):
// \Reg_file_inst|RD1[7]~44_combout  = ( \Reg_file_inst|registers[13][7]~q  & ( \Reg_file_inst|registers[12][7]~q  & ( ((\Reg_file_inst|registers[14][7]~q  & \RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[13][7]~q  & ( \Reg_file_inst|registers[12][7]~q  & ( (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[14][7]~q ) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[13][7]~q  & ( 
// !\Reg_file_inst|registers[12][7]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][7]~q  & \RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[13][7]~q  & ( 
// !\Reg_file_inst|registers[12][7]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][7]~q  & \RA1_inst|C[0]~0_combout )) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|registers[14][7]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[13][7]~q ),
	.dataf(!\Reg_file_inst|registers[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[7]~44 .extended_lut = "off";
defparam \Reg_file_inst|RD1[7]~44 .lut_mask = 64'h000A550A005F555F;
defparam \Reg_file_inst|RD1[7]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[7]~45 (
// Equation(s):
// \Reg_file_inst|RD1[7]~45_combout  = ( \Reg_file_inst|registers[7][7]~q  & ( \Reg_file_inst|registers[5][7]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][7]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[4][7]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][7]~q  & ( \Reg_file_inst|registers[5][7]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[6][7]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][7]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][7]~q  & ( !\Reg_file_inst|registers[5][7]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) 
// # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][7]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][7]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][7]~q  & ( !\Reg_file_inst|registers[5][7]~q  
// & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][7]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][7]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[4][7]~q ),
	.datad(!\Reg_file_inst|registers[6][7]~q ),
	.datae(!\Reg_file_inst|registers[7][7]~q ),
	.dataf(!\Reg_file_inst|registers[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[7]~45 .extended_lut = "off";
defparam \Reg_file_inst|RD1[7]~45 .lut_mask = 64'h014589CD2367ABEF;
defparam \Reg_file_inst|RD1[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[7]~43 (
// Equation(s):
// \Reg_file_inst|RD1[7]~43_combout  = ( \Reg_file_inst|registers[11][7]~q  & ( \Reg_file_inst|registers[8][7]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][7]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[9][7]~q ) # (\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[11][7]~q  & ( \Reg_file_inst|registers[8][7]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][7]~q  & (\RA1_inst|C[0]~0_combout 
// ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[9][7]~q ) # (\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[11][7]~q  & ( !\Reg_file_inst|registers[8][7]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) 
// # (\Reg_file_inst|registers[10][7]~q ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[9][7]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][7]~q  & ( !\Reg_file_inst|registers[8][7]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][7]~q  & (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[9][7]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[10][7]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[9][7]~q ),
	.datae(!\Reg_file_inst|registers[11][7]~q ),
	.dataf(!\Reg_file_inst|registers[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[7]~43 .extended_lut = "off";
defparam \Reg_file_inst|RD1[7]~43 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Reg_file_inst|RD1[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[7]~47 (
// Equation(s):
// \Reg_file_inst|RD1[7]~47_combout  = ( \Reg_file_inst|RD1[7]~45_combout  & ( \Reg_file_inst|RD1[7]~43_combout  & ( (!\RA1_inst|C[2]~3_combout  & (((\Reg_file_inst|RD1[7]~44_combout )) # (\RA1_inst|C[3]~2_combout ))) # (\RA1_inst|C[2]~3_combout  & 
// ((!\RA1_inst|C[3]~2_combout ) # ((\Reg_file_inst|RD1[7]~46_combout )))) ) ) ) # ( !\Reg_file_inst|RD1[7]~45_combout  & ( \Reg_file_inst|RD1[7]~43_combout  & ( (!\RA1_inst|C[2]~3_combout  & (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[7]~44_combout 
// )))) # (\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # ((\Reg_file_inst|RD1[7]~46_combout )))) ) ) ) # ( \Reg_file_inst|RD1[7]~45_combout  & ( !\Reg_file_inst|RD1[7]~43_combout  & ( (!\RA1_inst|C[2]~3_combout  & 
// (((\Reg_file_inst|RD1[7]~44_combout )) # (\RA1_inst|C[3]~2_combout ))) # (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[7]~46_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[7]~45_combout  & ( !\Reg_file_inst|RD1[7]~43_combout  & 
// ( (!\RA1_inst|C[2]~3_combout  & (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[7]~44_combout )))) # (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[7]~46_combout ))) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[7]~46_combout ),
	.datad(!\Reg_file_inst|RD1[7]~44_combout ),
	.datae(!\Reg_file_inst|RD1[7]~45_combout ),
	.dataf(!\Reg_file_inst|RD1[7]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[7]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[7]~47 .extended_lut = "off";
defparam \Reg_file_inst|RD1[7]~47 .lut_mask = 64'h018923AB45CD67EF;
defparam \Reg_file_inst|RD1[7]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \Reg_file_inst|RD1[7]~48 (
// Equation(s):
// \Reg_file_inst|RD1[7]~48_combout  = ( \PCPlus8_inst|Add0~13_sumout  & ( \Reg_file_inst|RD1[7]~47_combout  ) ) # ( !\PCPlus8_inst|Add0~13_sumout  & ( \Reg_file_inst|RD1[7]~47_combout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( 
// \PCPlus8_inst|Add0~13_sumout  & ( !\Reg_file_inst|RD1[7]~47_combout  & ( \Reg_file_inst|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\PCPlus8_inst|Add0~13_sumout ),
	.dataf(!\Reg_file_inst|RD1[7]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[7]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[7]~48 .extended_lut = "off";
defparam \Reg_file_inst|RD1[7]~48 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Reg_file_inst|RD1[7]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~44 (
// Equation(s):
// \Reg_file_inst|RD2[7]~44_combout  = ( \Reg_file_inst|RD2[7]~43_combout  & ( \Reg_file_inst|RD2[5]~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[5]~29_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[7]~43_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~44 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~44 .lut_mask = 64'h00000F0F00000F0F;
defparam \Reg_file_inst|RD2[7]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \ALUSrc_inst|C[7]~45 (
// Equation(s):
// \ALUSrc_inst|C[7]~45_combout  = ( \PCPlus8_inst|Add0~13_sumout  & ( \Reg_file_inst|RD2[7]~48_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[5]~input_o ) ) ) ) # ( !\PCPlus8_inst|Add0~13_sumout  & ( 
// \Reg_file_inst|RD2[7]~48_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # (\Instr[5]~input_o ) ) ) ) # ( \PCPlus8_inst|Add0~13_sumout  & ( !\Reg_file_inst|RD2[7]~48_combout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Reg_file_inst|Equal2~0_combout )) # (\Reg_file_inst|RD2[7]~44_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (((\Instr[5]~input_o )))) ) ) ) # ( 
// !\PCPlus8_inst|Add0~13_sumout  & ( !\Reg_file_inst|RD2[7]~48_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Reg_file_inst|RD2[7]~44_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// ((\Instr[5]~input_o ))) ) ) )

	.dataa(!\Reg_file_inst|RD2[7]~44_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Instr[5]~input_o ),
	.datae(!\PCPlus8_inst|Add0~13_sumout ),
	.dataf(!\Reg_file_inst|RD2[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[7]~45 .extended_lut = "off";
defparam \ALUSrc_inst|C[7]~45 .lut_mask = 64'h44774C7FCCFFCCFF;
defparam \ALUSrc_inst|C[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \ALU_inst|Add0~29 (
// Equation(s):
// \ALU_inst|Add0~29_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[7]~45_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  
// & (\Instr[7]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[7]~45_combout ))))) ) + ( \Reg_file_inst|RD1[7]~48_combout  ) + ( \ALU_inst|Add0~26  ))
// \ALU_inst|Add0~30  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\ALUSrc_inst|C[7]~45_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & 
// (\Instr[7]~input_o )) # (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ((\ALUSrc_inst|C[7]~45_combout ))))) ) + ( \Reg_file_inst|RD1[7]~48_combout  ) + ( \ALU_inst|Add0~26  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[7]~input_o ),
	.datad(!\ALUSrc_inst|C[7]~45_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[7]~48_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~29_sumout ),
	.cout(\ALU_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~29 .extended_lut = "off";
defparam \ALU_inst|Add0~29 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \ALU_inst|Add1~29 (
// Equation(s):
// \ALU_inst|Add1~29_sumout  = SUM(( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[7]~47_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~13_sumout )) ) + ( !\ALUSrc_inst|C[7]~7_combout  ) + ( \ALU_inst|Add1~26  ))
// \ALU_inst|Add1~30  = CARRY(( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[7]~47_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~13_sumout )) ) + ( !\ALUSrc_inst|C[7]~7_combout  ) + ( \ALU_inst|Add1~26  ))

	.dataa(!\PCPlus8_inst|Add0~13_sumout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\ALUSrc_inst|C[7]~7_combout ),
	.datad(!\Reg_file_inst|RD1[7]~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~29_sumout ),
	.cout(\ALU_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~29 .extended_lut = "off";
defparam \ALU_inst|Add1~29 .lut_mask = 64'h00000F0F000011DD;
defparam \ALU_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \ALU_inst|Mux24~0 (
// Equation(s):
// \ALU_inst|Mux24~0_combout  = ( \ALU_inst|Add0~29_sumout  & ( \ALU_inst|Add1~29_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[7]~7_combout  & 
// \Reg_file_inst|RD1[7]~48_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[7]~48_combout ) # (\ALUSrc_inst|C[7]~7_combout )))) ) ) ) # ( !\ALU_inst|Add0~29_sumout  & ( \ALU_inst|Add1~29_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[7]~7_combout  & \Reg_file_inst|RD1[7]~48_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[7]~48_combout ) # 
// (\ALUSrc_inst|C[7]~7_combout ))))) ) ) ) # ( \ALU_inst|Add0~29_sumout  & ( !\ALU_inst|Add1~29_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[7]~7_combout  & \Reg_file_inst|RD1[7]~48_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[7]~48_combout ) # (\ALUSrc_inst|C[7]~7_combout ))))) ) ) ) # ( !\ALU_inst|Add0~29_sumout  & ( !\ALU_inst|Add1~29_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[7]~7_combout  & \Reg_file_inst|RD1[7]~48_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[7]~48_combout ) # (\ALUSrc_inst|C[7]~7_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\ALUSrc_inst|C[7]~7_combout ),
	.datad(!\Reg_file_inst|RD1[7]~48_combout ),
	.datae(!\ALU_inst|Add0~29_sumout ),
	.dataf(!\ALU_inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux24~0 .extended_lut = "off";
defparam \ALU_inst|Mux24~0 .lut_mask = 64'h0115899D2337ABBF;
defparam \ALU_inst|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \MemToReg_inst|C[7]~7 (
// Equation(s):
// \MemToReg_inst|C[7]~7_combout  = ( \ALU_inst|Mux24~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[7]~input_o ) ) ) # ( !\ALU_inst|Mux24~0_combout  & ( (\ReadData[7]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ReadData[7]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[7]~7 .extended_lut = "off";
defparam \MemToReg_inst|C[7]~7 .lut_mask = 64'h03030303F3F3F3F3;
defparam \MemToReg_inst|C[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N17
dffeas \PC_Register|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~21_sumout ),
	.asdata(\MemToReg_inst|C[7]~7_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[7] .is_wysiwyg = "true";
defparam \PC_Register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \PCPlus4_inst|Add0~25 (
// Equation(s):
// \PCPlus4_inst|Add0~25_sumout  = SUM(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4_inst|Add0~22  ))
// \PCPlus4_inst|Add0~26  = CARRY(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~25_sumout ),
	.cout(\PCPlus4_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~25 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \ReadData[8]~input (
	.i(ReadData[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[8]~input_o ));
// synopsys translate_off
defparam \ReadData[8]~input .bus_hold = "false";
defparam \ReadData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \ALUSrc_inst|C[11]~8 (
// Equation(s):
// \ALUSrc_inst|C[11]~8_combout  = ( \Instr[27]~input_o  & ( \Instr[26]~input_o  ) ) # ( !\Instr[27]~input_o  & ( !\Instr[26]~input_o  & ( !\Instr[25]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr[25]~input_o ),
	.datad(gnd),
	.datae(!\Instr[27]~input_o ),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[11]~8 .extended_lut = "off";
defparam \ALUSrc_inst|C[11]~8 .lut_mask = 64'hF0F000000000FFFF;
defparam \ALUSrc_inst|C[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \Reg_file_inst|registers[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N11
dffeas \Reg_file_inst|registers[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N44
dffeas \Reg_file_inst|registers[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N45
cyclonev_lcell_comb \Reg_file_inst|registers[4][8]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][8]~feeder_combout  = ( \MemToReg_inst|C[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][8]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N47
dffeas \Reg_file_inst|registers[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[8]~52 (
// Equation(s):
// \Reg_file_inst|RD2[8]~52_combout  = ( \Reg_file_inst|registers[6][8]~q  & ( \Reg_file_inst|registers[4][8]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][8]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][8]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][8]~q  & ( \Reg_file_inst|registers[4][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][8]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][8]~q ))))) ) ) ) # ( \Reg_file_inst|registers[6][8]~q  & ( !\Reg_file_inst|registers[4][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout 
// )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][8]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][8]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[6][8]~q  & ( 
// !\Reg_file_inst|registers[4][8]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][8]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][8]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[5][8]~q ),
	.datac(!\Reg_file_inst|registers[7][8]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[6][8]~q ),
	.dataf(!\Reg_file_inst|registers[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[8]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[8]~52 .extended_lut = "off";
defparam \Reg_file_inst|RD2[8]~52 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file_inst|RD2[8]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N59
dffeas \Reg_file_inst|registers[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N50
dffeas \Reg_file_inst|registers[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N5
dffeas \Reg_file_inst|registers[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \Reg_file_inst|registers[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[8]~50 (
// Equation(s):
// \Reg_file_inst|RD2[8]~50_combout  = ( \Reg_file_inst|registers[9][8]~q  & ( \Reg_file_inst|registers[11][8]~q  & ( ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][8]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][8]~q )))) 
// # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][8]~q  & ( \Reg_file_inst|registers[11][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][8]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[10][8]~q ))))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[9][8]~q  & ( !\Reg_file_inst|registers[11][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[8][8]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][8]~q ))))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[9][8]~q  & ( !\Reg_file_inst|registers[11][8]~q  
// & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][8]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][8]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[8][8]~q ),
	.datad(!\Reg_file_inst|registers[10][8]~q ),
	.datae(!\Reg_file_inst|registers[9][8]~q ),
	.dataf(!\Reg_file_inst|registers[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[8]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[8]~50 .extended_lut = "off";
defparam \Reg_file_inst|RD2[8]~50 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Reg_file_inst|RD2[8]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N13
dffeas \Reg_file_inst|registers[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N3
cyclonev_lcell_comb \Reg_file_inst|registers[13][8]~feeder (
// Equation(s):
// \Reg_file_inst|registers[13][8]~feeder_combout  = ( \MemToReg_inst|C[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[13][8]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N5
dffeas \Reg_file_inst|registers[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N51
cyclonev_lcell_comb \Reg_file_inst|registers[14][8]~feeder (
// Equation(s):
// \Reg_file_inst|registers[14][8]~feeder_combout  = ( \MemToReg_inst|C[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[14][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[14][8]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[14][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[14][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N53
dffeas \Reg_file_inst|registers[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N48
cyclonev_lcell_comb \Reg_file_inst|RD2[8]~51 (
// Equation(s):
// \Reg_file_inst|RD2[8]~51_combout  = ( \Reg_file_inst|registers[13][8]~q  & ( \Reg_file_inst|registers[14][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][8]~q ) # (\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout  & 
// (!\RA2_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[13][8]~q  & ( \Reg_file_inst|registers[14][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][8]~q ) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( 
// \Reg_file_inst|registers[13][8]~q  & ( !\Reg_file_inst|registers[14][8]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][8]~q ) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[13][8]~q  & ( 
// !\Reg_file_inst|registers[14][8]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[12][8]~q )) ) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[12][8]~q ),
	.datae(!\Reg_file_inst|registers[13][8]~q ),
	.dataf(!\Reg_file_inst|registers[14][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[8]~51 .extended_lut = "off";
defparam \Reg_file_inst|RD2[8]~51 .lut_mask = 64'h00C030F00CCC3CFC;
defparam \Reg_file_inst|RD2[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[8]~53 (
// Equation(s):
// \Reg_file_inst|RD2[8]~53_combout  = ( \Reg_file_inst|RD2[8]~50_combout  & ( \Reg_file_inst|RD2[8]~51_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[8]~52_combout )))) # (\RA2_inst|C[3]~3_combout  & 
// (((!\Reg_file_inst|Equal2~0_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[8]~50_combout  & ( \Reg_file_inst|RD2[8]~51_combout  & ( (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[8]~52_combout ))) # (\RA2_inst|C[3]~3_combout  
// & (!\Reg_file_inst|Equal2~0_combout )))) ) ) ) # ( \Reg_file_inst|RD2[8]~50_combout  & ( !\Reg_file_inst|RD2[8]~51_combout  & ( (!\RA2_inst|C[2]~2_combout  & (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout ))) # (\RA2_inst|C[2]~2_combout  & 
// (((!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[8]~52_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[8]~50_combout  & ( !\Reg_file_inst|RD2[8]~51_combout  & ( (\RA2_inst|C[2]~2_combout  & (!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[8]~52_combout )) ) 
// ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[8]~52_combout ),
	.datae(!\Reg_file_inst|RD2[8]~50_combout ),
	.dataf(!\Reg_file_inst|RD2[8]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[8]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[8]~53 .extended_lut = "off";
defparam \Reg_file_inst|RD2[8]~53 .lut_mask = 64'h0050085804540C5C;
defparam \Reg_file_inst|RD2[8]~53 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \Instr[8]~input (
	.i(Instr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[8]~input_o ));
// synopsys translate_off
defparam \Instr[8]~input .bus_hold = "false";
defparam \Instr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N57
cyclonev_lcell_comb \ALUSrc_inst|C[8]~9 (
// Equation(s):
// \ALUSrc_inst|C[8]~9_combout  = ( \Instr[8]~input_o  & ( (!\Instr[26]~input_o  & (\Instr[6]~input_o  & \Instr[27]~input_o )) # (\Instr[26]~input_o  & ((!\Instr[27]~input_o ))) ) ) # ( !\Instr[8]~input_o  & ( (!\Instr[26]~input_o  & (\Instr[6]~input_o  & 
// \Instr[27]~input_o )) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(gnd),
	.datac(!\Instr[6]~input_o ),
	.datad(!\Instr[27]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[8]~9 .extended_lut = "off";
defparam \ALUSrc_inst|C[8]~9 .lut_mask = 64'h000A000A550A550A;
defparam \ALUSrc_inst|C[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \Reg_file_inst|registers[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N47
dffeas \Reg_file_inst|registers[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \Reg_file_inst|registers[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N56
dffeas \Reg_file_inst|registers[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][8] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[8]~219 (
// Equation(s):
// \Reg_file_inst|RD2[8]~219_combout  = ( !\RA2_inst|C[1]~1_combout  & ( (\Reg_file_inst|RD2[5]~29_combout  & ((!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][8]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][8]~q )))) ) ) # 
// ( \RA2_inst|C[1]~1_combout  & ( ((\Reg_file_inst|RD2[5]~29_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][8]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][8]~q )))))) ) )

	.dataa(!\Reg_file_inst|registers[1][8]~q ),
	.datab(!\Reg_file_inst|RD2[5]~29_combout ),
	.datac(!\Reg_file_inst|registers[2][8]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\RA2_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[3][8]~q ),
	.datag(!\Reg_file_inst|registers[0][8]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[8]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[8]~219 .extended_lut = "on";
defparam \Reg_file_inst|RD2[8]~219 .lut_mask = 64'h0311030003110333;
defparam \Reg_file_inst|RD2[8]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \PCPlus8_inst|Add0~17 (
// Equation(s):
// \PCPlus8_inst|Add0~17_sumout  = SUM(( \PCPlus4_inst|Add0~25_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~14  ))
// \PCPlus8_inst|Add0~18  = CARRY(( \PCPlus4_inst|Add0~25_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\PCPlus4_inst|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~17_sumout ),
	.cout(\PCPlus8_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~17 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus8_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \ALUSrc_inst|C[8]~10 (
// Equation(s):
// \ALUSrc_inst|C[8]~10_combout  = ( \Reg_file_inst|RD2[8]~219_combout  & ( \PCPlus8_inst|Add0~17_sumout  & ( (\ALUSrc_inst|C[8]~9_combout ) # (\ALUSrc_inst|C[11]~8_combout ) ) ) ) # ( !\Reg_file_inst|RD2[8]~219_combout  & ( \PCPlus8_inst|Add0~17_sumout  & ( 
// ((\ALUSrc_inst|C[11]~8_combout  & ((\Reg_file_inst|RD2[8]~53_combout ) # (\Reg_file_inst|Equal2~0_combout )))) # (\ALUSrc_inst|C[8]~9_combout ) ) ) ) # ( \Reg_file_inst|RD2[8]~219_combout  & ( !\PCPlus8_inst|Add0~17_sumout  & ( 
// (\ALUSrc_inst|C[8]~9_combout ) # (\ALUSrc_inst|C[11]~8_combout ) ) ) ) # ( !\Reg_file_inst|RD2[8]~219_combout  & ( !\PCPlus8_inst|Add0~17_sumout  & ( ((\ALUSrc_inst|C[11]~8_combout  & \Reg_file_inst|RD2[8]~53_combout )) # (\ALUSrc_inst|C[8]~9_combout ) ) 
// ) )

	.dataa(!\ALUSrc_inst|C[11]~8_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[8]~53_combout ),
	.datad(!\ALUSrc_inst|C[8]~9_combout ),
	.datae(!\Reg_file_inst|RD2[8]~219_combout ),
	.dataf(!\PCPlus8_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[8]~10 .extended_lut = "off";
defparam \ALUSrc_inst|C[8]~10 .lut_mask = 64'h05FF55FF15FF55FF;
defparam \ALUSrc_inst|C[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[8]~51 (
// Equation(s):
// \Reg_file_inst|RD1[8]~51_combout  = ( \Reg_file_inst|registers[5][8]~q  & ( \Reg_file_inst|registers[4][8]~q  & ( ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][8]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][8]~q ))) # 
// (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[5][8]~q  & ( \Reg_file_inst|registers[4][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][8]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][8]~q )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[5][8]~q  & ( !\Reg_file_inst|registers[4][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][8]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][8]~q )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[5][8]~q  & ( 
// !\Reg_file_inst|registers[4][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][8]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][8]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[6][8]~q ),
	.datac(!\Reg_file_inst|registers[7][8]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[5][8]~q ),
	.dataf(!\Reg_file_inst|registers[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[8]~51 .extended_lut = "off";
defparam \Reg_file_inst|RD1[8]~51 .lut_mask = 64'h0A225F220A775F77;
defparam \Reg_file_inst|RD1[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[8]~49 (
// Equation(s):
// \Reg_file_inst|RD1[8]~49_combout  = ( \Reg_file_inst|registers[9][8]~q  & ( \Reg_file_inst|registers[8][8]~q  & ( ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][8]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][8]~q ))) 
// # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][8]~q  & ( \Reg_file_inst|registers[8][8]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][8]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[10][8]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[9][8]~q  & ( !\Reg_file_inst|registers[8][8]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][8]~q )) # 
// (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][8]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][8]~q  & ( !\Reg_file_inst|registers[8][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][8]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][8]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[10][8]~q ),
	.datad(!\Reg_file_inst|registers[11][8]~q ),
	.datae(!\Reg_file_inst|registers[9][8]~q ),
	.dataf(!\Reg_file_inst|registers[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[8]~49 .extended_lut = "off";
defparam \Reg_file_inst|RD1[8]~49 .lut_mask = 64'h048C26AE159D37BF;
defparam \Reg_file_inst|RD1[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[8]~50 (
// Equation(s):
// \Reg_file_inst|RD1[8]~50_combout  = ( \Reg_file_inst|registers[13][8]~q  & ( \Reg_file_inst|registers[12][8]~q  & ( ((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[14][8]~q )) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[13][8]~q  & ( \Reg_file_inst|registers[12][8]~q  & ( (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[14][8]~q ) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[13][8]~q  & ( 
// !\Reg_file_inst|registers[12][8]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[14][8]~q )) ) ) ) # ( !\Reg_file_inst|registers[13][8]~q  & ( 
// !\Reg_file_inst|registers[12][8]~q  & ( (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[14][8]~q )) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][8]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[13][8]~q ),
	.dataf(!\Reg_file_inst|registers[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[8]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[8]~50 .extended_lut = "off";
defparam \Reg_file_inst|RD1[8]~50 .lut_mask = 64'h0404262615153737;
defparam \Reg_file_inst|RD1[8]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[8]~52 (
// Equation(s):
// \Reg_file_inst|RD1[8]~52_combout  = ( \Reg_file_inst|registers[1][8]~q  & ( \Reg_file_inst|registers[2][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[3][8]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[0][8]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][8]~q  & ( \Reg_file_inst|registers[2][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[3][8]~q 
// ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[0][8]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][8]~q  & ( !\Reg_file_inst|registers[2][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][8]~q  
// & (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[0][8]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][8]~q  & ( !\Reg_file_inst|registers[2][8]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[3][8]~q  & (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[0][8]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[3][8]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[0][8]~q ),
	.datae(!\Reg_file_inst|registers[1][8]~q ),
	.dataf(!\Reg_file_inst|registers[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[8]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[8]~52 .extended_lut = "off";
defparam \Reg_file_inst|RD1[8]~52 .lut_mask = 64'h404370734C4F7C7F;
defparam \Reg_file_inst|RD1[8]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[8]~53 (
// Equation(s):
// \Reg_file_inst|RD1[8]~53_combout  = ( \Reg_file_inst|RD1[8]~50_combout  & ( \Reg_file_inst|RD1[8]~52_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # ((\Reg_file_inst|RD1[8]~51_combout )))) # (\RA1_inst|C[2]~3_combout  & 
// (((\Reg_file_inst|RD1[8]~49_combout )) # (\RA1_inst|C[3]~2_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[8]~50_combout  & ( \Reg_file_inst|RD1[8]~52_combout  & ( (!\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[8]~51_combout ))) 
// # (\RA1_inst|C[2]~3_combout  & (((\Reg_file_inst|RD1[8]~49_combout )) # (\RA1_inst|C[3]~2_combout ))) ) ) ) # ( \Reg_file_inst|RD1[8]~50_combout  & ( !\Reg_file_inst|RD1[8]~52_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # 
// ((\Reg_file_inst|RD1[8]~51_combout )))) # (\RA1_inst|C[2]~3_combout  & (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[8]~49_combout )))) ) ) ) # ( !\Reg_file_inst|RD1[8]~50_combout  & ( !\Reg_file_inst|RD1[8]~52_combout  & ( (!\RA1_inst|C[2]~3_combout 
//  & (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[8]~51_combout ))) # (\RA1_inst|C[2]~3_combout  & (!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[8]~49_combout )))) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[8]~51_combout ),
	.datad(!\Reg_file_inst|RD1[8]~49_combout ),
	.datae(!\Reg_file_inst|RD1[8]~50_combout ),
	.dataf(!\Reg_file_inst|RD1[8]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[8]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[8]~53 .extended_lut = "off";
defparam \Reg_file_inst|RD1[8]~53 .lut_mask = 64'h02468ACE13579BDF;
defparam \Reg_file_inst|RD1[8]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[8]~54 (
// Equation(s):
// \Reg_file_inst|RD1[8]~54_combout  = ( \Reg_file_inst|RD1[8]~53_combout  & ( (!\Reg_file_inst|Equal1~0_combout ) # (\PCPlus8_inst|Add0~17_sumout ) ) ) # ( !\Reg_file_inst|RD1[8]~53_combout  & ( (\Reg_file_inst|Equal1~0_combout  & 
// \PCPlus8_inst|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\PCPlus8_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[8]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[8]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[8]~54 .extended_lut = "off";
defparam \Reg_file_inst|RD1[8]~54 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Reg_file_inst|RD1[8]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \ALU_inst|Add0~33 (
// Equation(s):
// \ALU_inst|Add0~33_sumout  = SUM(( \ALUSrc_inst|C[8]~10_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[8]~53_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~17_sumout )) ) + ( \ALU_inst|Add0~30  ))
// \ALU_inst|Add0~34  = CARRY(( \ALUSrc_inst|C[8]~10_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[8]~53_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~17_sumout )) ) + ( \ALU_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PCPlus8_inst|Add0~17_sumout ),
	.datad(!\ALUSrc_inst|C[8]~10_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[8]~53_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~33_sumout ),
	.cout(\ALU_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~33 .extended_lut = "off";
defparam \ALU_inst|Add0~33 .lut_mask = 64'h0000FC30000000FF;
defparam \ALU_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N57
cyclonev_lcell_comb \ALU_inst|Add1~33 (
// Equation(s):
// \ALU_inst|Add1~33_sumout  = SUM(( !\ALUSrc_inst|C[8]~10_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[8]~53_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~17_sumout )) ) + ( \ALU_inst|Add1~30  ))
// \ALU_inst|Add1~34  = CARRY(( !\ALUSrc_inst|C[8]~10_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[8]~53_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~17_sumout )) ) + ( \ALU_inst|Add1~30  ))

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PCPlus8_inst|Add0~17_sumout ),
	.datad(!\ALUSrc_inst|C[8]~10_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[8]~53_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~33_sumout ),
	.cout(\ALU_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~33 .extended_lut = "off";
defparam \ALU_inst|Add1~33 .lut_mask = 64'h0000FC300000FF00;
defparam \ALU_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \ALU_inst|Mux23~0 (
// Equation(s):
// \ALU_inst|Mux23~0_combout  = ( \ALU_inst|Add0~33_sumout  & ( \ALU_inst|Add1~33_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[8]~10_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// \Reg_file_inst|RD1[8]~54_combout )) # (\ALUSrc_inst|C[8]~10_combout  & ((\Reg_file_inst|RD1[8]~54_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( !\ALU_inst|Add0~33_sumout  & ( \ALU_inst|Add1~33_sumout  & ( 
// (!\ALUSrc_inst|C[8]~10_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\Reg_file_inst|RD1[8]~54_combout )))) # (\ALUSrc_inst|C[8]~10_combout  & 
// (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & \Reg_file_inst|RD1[8]~54_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( \ALU_inst|Add0~33_sumout  & ( !\ALU_inst|Add1~33_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\ALUSrc_inst|C[8]~10_combout  & \Reg_file_inst|RD1[8]~54_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((\Reg_file_inst|RD1[8]~54_combout ) # (\ALUSrc_inst|C[8]~10_combout )))) ) ) ) # ( !\ALU_inst|Add0~33_sumout  & ( 
// !\ALU_inst|Add1~33_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[8]~10_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \Reg_file_inst|RD1[8]~54_combout )) # 
// (\ALUSrc_inst|C[8]~10_combout  & ((\Reg_file_inst|RD1[8]~54_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\ALUSrc_inst|C[8]~10_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datad(!\Reg_file_inst|RD1[8]~54_combout ),
	.datae(!\ALU_inst|Add0~33_sumout ),
	.dataf(!\ALU_inst|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux23~0 .extended_lut = "off";
defparam \ALU_inst|Mux23~0 .lut_mask = 64'h0107C1C73137F1F7;
defparam \ALU_inst|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \MemToReg_inst|C[8]~8 (
// Equation(s):
// \MemToReg_inst|C[8]~8_combout  = ( \ALU_inst|Mux23~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[8]~input_o ) ) ) # ( !\ALU_inst|Mux23~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  
// & \ReadData[8]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(!\ReadData[8]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[8]~8 .extended_lut = "off";
defparam \MemToReg_inst|C[8]~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \MemToReg_inst|C[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N20
dffeas \PC_Register|Q[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~25_sumout ),
	.asdata(\MemToReg_inst|C[8]~8_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[8] .is_wysiwyg = "true";
defparam \PC_Register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \PCPlus4_inst|Add0~29 (
// Equation(s):
// \PCPlus4_inst|Add0~29_sumout  = SUM(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4_inst|Add0~26  ))
// \PCPlus4_inst|Add0~30  = CARRY(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4_inst|Add0~26  ))

	.dataa(!\PC_Register|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~29_sumout ),
	.cout(\PCPlus4_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~29 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \ReadData[9]~input (
	.i(ReadData[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[9]~input_o ));
// synopsys translate_off
defparam \ReadData[9]~input .bus_hold = "false";
defparam \ReadData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \Instr[9]~input (
	.i(Instr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[9]~input_o ));
// synopsys translate_off
defparam \Instr[9]~input .bus_hold = "false";
defparam \Instr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \ALUSrc_inst|C[9]~11 (
// Equation(s):
// \ALUSrc_inst|C[9]~11_combout  = ( \Instr[7]~input_o  & ( (!\Instr[27]~input_o  & (\Instr[26]~input_o  & \Instr[9]~input_o )) # (\Instr[27]~input_o  & (!\Instr[26]~input_o )) ) ) # ( !\Instr[7]~input_o  & ( (!\Instr[27]~input_o  & (\Instr[26]~input_o  & 
// \Instr[9]~input_o )) ) )

	.dataa(!\Instr[27]~input_o ),
	.datab(!\Instr[26]~input_o ),
	.datac(!\Instr[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[9]~11 .extended_lut = "off";
defparam \ALUSrc_inst|C[9]~11 .lut_mask = 64'h0202020246464646;
defparam \ALUSrc_inst|C[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \Reg_file_inst|registers[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \Reg_file_inst|registers[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N38
dffeas \Reg_file_inst|registers[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N5
dffeas \Reg_file_inst|registers[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[9]~55 (
// Equation(s):
// \Reg_file_inst|RD2[9]~55_combout  = ( \Reg_file_inst|registers[9][9]~q  & ( \Reg_file_inst|registers[8][9]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][9]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[11][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][9]~q  & ( \Reg_file_inst|registers[8][9]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[10][9]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][9]~q ))))) ) ) ) # ( \Reg_file_inst|registers[9][9]~q  & ( !\Reg_file_inst|registers[8][9]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout 
// )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][9]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][9]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[9][9]~q  & ( 
// !\Reg_file_inst|registers[8][9]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][9]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][9]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][9]~q ),
	.datad(!\Reg_file_inst|registers[11][9]~q ),
	.datae(!\Reg_file_inst|registers[9][9]~q ),
	.dataf(!\Reg_file_inst|registers[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[9]~55 .extended_lut = "off";
defparam \Reg_file_inst|RD2[9]~55 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file_inst|RD2[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N17
dffeas \Reg_file_inst|registers[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N26
dffeas \Reg_file_inst|registers[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N6
cyclonev_lcell_comb \Reg_file_inst|registers[6][9]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][9]~feeder_combout  = ( \MemToReg_inst|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][9]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N8
dffeas \Reg_file_inst|registers[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \Reg_file_inst|registers[4][9]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][9]~feeder_combout  = ( \MemToReg_inst|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][9]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N37
dffeas \Reg_file_inst|registers[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[9]~57 (
// Equation(s):
// \Reg_file_inst|RD2[9]~57_combout  = ( \Reg_file_inst|registers[6][9]~q  & ( \Reg_file_inst|registers[4][9]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][9]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][9]~q  & ( \Reg_file_inst|registers[4][9]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][9]~q ))) # 
// (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[7][9]~q )))) ) ) ) # ( \Reg_file_inst|registers[6][9]~q  & ( !\Reg_file_inst|registers[4][9]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][9]~q  & 
// (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[7][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][9]~q  & ( !\Reg_file_inst|registers[4][9]~q  & ( (\RA2_inst|C[0]~0_combout  & 
// ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][9]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][9]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[5][9]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[7][9]~q ),
	.datae(!\Reg_file_inst|registers[6][9]~q ),
	.dataf(!\Reg_file_inst|registers[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[9]~57 .extended_lut = "off";
defparam \Reg_file_inst|RD2[9]~57 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Reg_file_inst|RD2[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \Reg_file_inst|registers[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N26
dffeas \Reg_file_inst|registers[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N35
dffeas \Reg_file_inst|registers[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[9]~56 (
// Equation(s):
// \Reg_file_inst|RD2[9]~56_combout  = ( \RA2_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[14][9]~q  & ( !\RA2_inst|C[0]~0_combout  ) ) ) # ( !\RA2_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[14][9]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[12][9]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][9]~q )) ) ) ) # ( !\RA2_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[14][9]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][9]~q 
// ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][9]~q )) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|registers[13][9]~q ),
	.datad(!\Reg_file_inst|registers[12][9]~q ),
	.datae(!\RA2_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[9]~56 .extended_lut = "off";
defparam \Reg_file_inst|RD2[9]~56 .lut_mask = 64'h05AF000005AFAAAA;
defparam \Reg_file_inst|RD2[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[9]~58 (
// Equation(s):
// \Reg_file_inst|RD2[9]~58_combout  = ( \Reg_file_inst|RD2[9]~57_combout  & ( \Reg_file_inst|RD2[9]~56_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// ((\Reg_file_inst|RD2[9]~55_combout ) # (\RA2_inst|C[2]~2_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[9]~57_combout  & ( \Reg_file_inst|RD2[9]~56_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & 
// ((\Reg_file_inst|RD2[9]~55_combout ) # (\RA2_inst|C[2]~2_combout )))) ) ) ) # ( \Reg_file_inst|RD2[9]~57_combout  & ( !\Reg_file_inst|RD2[9]~56_combout  & ( (!\RA2_inst|C[2]~2_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// (\Reg_file_inst|RD2[9]~55_combout  & \RA2_inst|C[3]~3_combout ))) # (\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[9]~57_combout  & ( !\Reg_file_inst|RD2[9]~56_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & 
// (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[9]~55_combout  & \RA2_inst|C[3]~3_combout ))) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\Reg_file_inst|RD2[9]~55_combout ),
	.datad(!\RA2_inst|C[3]~3_combout ),
	.datae(!\Reg_file_inst|RD2[9]~57_combout ),
	.dataf(!\Reg_file_inst|RD2[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[9]~58 .extended_lut = "off";
defparam \Reg_file_inst|RD2[9]~58 .lut_mask = 64'h00083308002A332A;
defparam \Reg_file_inst|RD2[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \Reg_file_inst|registers[1][9]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][9]~feeder_combout  = ( \MemToReg_inst|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][9]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N38
dffeas \Reg_file_inst|registers[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|registers[2][9]~feeder (
// Equation(s):
// \Reg_file_inst|registers[2][9]~feeder_combout  = ( \MemToReg_inst|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[2][9]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \Reg_file_inst|registers[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|registers[3][9]~feeder (
// Equation(s):
// \Reg_file_inst|registers[3][9]~feeder_combout  = ( \MemToReg_inst|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[3][9]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N17
dffeas \Reg_file_inst|registers[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N48
cyclonev_lcell_comb \Reg_file_inst|registers[0][9]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][9]~feeder_combout  = ( \MemToReg_inst|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][9]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \Reg_file_inst|registers[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][9] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[9]~215 (
// Equation(s):
// \Reg_file_inst|RD2[9]~215_combout  = ( !\RA2_inst|C[1]~1_combout  & ( (\Reg_file_inst|RD2[5]~29_combout  & ((!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][9]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][9]~q )))) ) ) # 
// ( \RA2_inst|C[1]~1_combout  & ( ((\Reg_file_inst|RD2[5]~29_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][9]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][9]~q )))))) ) )

	.dataa(!\Reg_file_inst|registers[1][9]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[2][9]~q ),
	.datad(!\Reg_file_inst|RD2[5]~29_combout ),
	.datae(!\RA2_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[3][9]~q ),
	.datag(!\Reg_file_inst|registers[0][9]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[9]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[9]~215 .extended_lut = "on";
defparam \Reg_file_inst|RD2[9]~215 .lut_mask = 64'h001D000C001D003F;
defparam \Reg_file_inst|RD2[9]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \PCPlus8_inst|Add0~21 (
// Equation(s):
// \PCPlus8_inst|Add0~21_sumout  = SUM(( \PCPlus4_inst|Add0~29_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~18  ))
// \PCPlus8_inst|Add0~22  = CARRY(( \PCPlus4_inst|Add0~29_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~21_sumout ),
	.cout(\PCPlus8_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~21 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N27
cyclonev_lcell_comb \ALUSrc_inst|C[9]~12 (
// Equation(s):
// \ALUSrc_inst|C[9]~12_combout  = ( \Reg_file_inst|RD2[9]~215_combout  & ( \PCPlus8_inst|Add0~21_sumout  & ( (\ALUSrc_inst|C[11]~8_combout ) # (\ALUSrc_inst|C[9]~11_combout ) ) ) ) # ( !\Reg_file_inst|RD2[9]~215_combout  & ( \PCPlus8_inst|Add0~21_sumout  & 
// ( ((\ALUSrc_inst|C[11]~8_combout  & ((\Reg_file_inst|RD2[9]~58_combout ) # (\Reg_file_inst|Equal2~0_combout )))) # (\ALUSrc_inst|C[9]~11_combout ) ) ) ) # ( \Reg_file_inst|RD2[9]~215_combout  & ( !\PCPlus8_inst|Add0~21_sumout  & ( 
// (\ALUSrc_inst|C[11]~8_combout ) # (\ALUSrc_inst|C[9]~11_combout ) ) ) ) # ( !\Reg_file_inst|RD2[9]~215_combout  & ( !\PCPlus8_inst|Add0~21_sumout  & ( ((\ALUSrc_inst|C[11]~8_combout  & \Reg_file_inst|RD2[9]~58_combout )) # (\ALUSrc_inst|C[9]~11_combout ) 
// ) ) )

	.dataa(!\ALUSrc_inst|C[9]~11_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\ALUSrc_inst|C[11]~8_combout ),
	.datad(!\Reg_file_inst|RD2[9]~58_combout ),
	.datae(!\Reg_file_inst|RD2[9]~215_combout ),
	.dataf(!\PCPlus8_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[9]~12 .extended_lut = "off";
defparam \ALUSrc_inst|C[9]~12 .lut_mask = 64'h555F5F5F575F5F5F;
defparam \ALUSrc_inst|C[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[9]~55 (
// Equation(s):
// \Reg_file_inst|RD1[9]~55_combout  = ( \Reg_file_inst|registers[9][9]~q  & ( \Reg_file_inst|registers[8][9]~q  & ( ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][9]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][9]~q )))) 
// # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][9]~q  & ( \Reg_file_inst|registers[8][9]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][9]~q  & ((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[10][9]~q )))) ) ) ) # ( \Reg_file_inst|registers[9][9]~q  & ( !\Reg_file_inst|registers[8][9]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[11][9]~q ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[10][9]~q  & !\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[9][9]~q  & ( !\Reg_file_inst|registers[8][9]~q  & ( (!\RA1_inst|C[1]~1_combout 
//  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][9]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][9]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][9]~q ),
	.datab(!\Reg_file_inst|registers[10][9]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[9][9]~q ),
	.dataf(!\Reg_file_inst|registers[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[9]~55 .extended_lut = "off";
defparam \Reg_file_inst|RD1[9]~55 .lut_mask = 64'h530053F0530F53FF;
defparam \Reg_file_inst|RD1[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[9]~58 (
// Equation(s):
// \Reg_file_inst|RD1[9]~58_combout  = ( \Reg_file_inst|registers[2][9]~q  & ( \Reg_file_inst|registers[1][9]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[3][9]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[0][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][9]~q  & ( \Reg_file_inst|registers[1][9]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[3][9]~q 
// ))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[0][9]~q )))) ) ) ) # ( \Reg_file_inst|registers[2][9]~q  & ( !\Reg_file_inst|registers[1][9]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][9]~q  
// & (!\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[0][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][9]~q  & ( !\Reg_file_inst|registers[1][9]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][9]~q  & (!\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[0][9]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[3][9]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[0][9]~q ),
	.datae(!\Reg_file_inst|registers[2][9]~q ),
	.dataf(!\Reg_file_inst|registers[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[9]~58 .extended_lut = "off";
defparam \Reg_file_inst|RD1[9]~58 .lut_mask = 64'h202570752A2F7A7F;
defparam \Reg_file_inst|RD1[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[9]~56 (
// Equation(s):
// \Reg_file_inst|RD1[9]~56_combout  = ( \Reg_file_inst|registers[13][9]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][9]~q  & (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[12][9]~q )))) ) ) # ( !\Reg_file_inst|registers[13][9]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][9]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][9]~q 
// ))))) ) )

	.dataa(!\Reg_file_inst|registers[14][9]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[12][9]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[9]~56 .extended_lut = "off";
defparam \Reg_file_inst|RD1[9]~56 .lut_mask = 64'h0407040734373437;
defparam \Reg_file_inst|RD1[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[9]~57 (
// Equation(s):
// \Reg_file_inst|RD1[9]~57_combout  = ( \Reg_file_inst|registers[5][9]~q  & ( \Reg_file_inst|registers[7][9]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][9]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][9]~q  & ( \Reg_file_inst|registers[7][9]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[6][9]~q )))) # 
// (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[4][9]~q )))) ) ) ) # ( \Reg_file_inst|registers[5][9]~q  & ( !\Reg_file_inst|registers[7][9]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][9]~q ))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[4][9]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][9]~q  & ( !\Reg_file_inst|registers[7][9]~q  & ( (\RA1_inst|C[0]~0_combout  
// & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][9]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][9]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[6][9]~q ),
	.datad(!\Reg_file_inst|registers[4][9]~q ),
	.datae(!\Reg_file_inst|registers[5][9]~q ),
	.dataf(!\Reg_file_inst|registers[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[9]~57 .extended_lut = "off";
defparam \Reg_file_inst|RD1[9]~57 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file_inst|RD1[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[9]~59 (
// Equation(s):
// \Reg_file_inst|RD1[9]~59_combout  = ( \Reg_file_inst|RD1[9]~56_combout  & ( \Reg_file_inst|RD1[9]~57_combout  & ( (!\RA1_inst|C[2]~3_combout ) # ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[9]~55_combout )) # (\RA1_inst|C[3]~2_combout  & 
// ((\Reg_file_inst|RD1[9]~58_combout )))) ) ) ) # ( !\Reg_file_inst|RD1[9]~56_combout  & ( \Reg_file_inst|RD1[9]~57_combout  & ( (!\RA1_inst|C[2]~3_combout  & (((\RA1_inst|C[3]~2_combout )))) # (\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & 
// (\Reg_file_inst|RD1[9]~55_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[9]~58_combout ))))) ) ) ) # ( \Reg_file_inst|RD1[9]~56_combout  & ( !\Reg_file_inst|RD1[9]~57_combout  & ( (!\RA1_inst|C[2]~3_combout  & (((!\RA1_inst|C[3]~2_combout 
// )))) # (\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[9]~55_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[9]~58_combout ))))) ) ) ) # ( !\Reg_file_inst|RD1[9]~56_combout  & ( 
// !\Reg_file_inst|RD1[9]~57_combout  & ( (\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[9]~55_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[9]~58_combout ))))) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\Reg_file_inst|RD1[9]~55_combout ),
	.datac(!\Reg_file_inst|RD1[9]~58_combout ),
	.datad(!\RA1_inst|C[3]~2_combout ),
	.datae(!\Reg_file_inst|RD1[9]~56_combout ),
	.dataf(!\Reg_file_inst|RD1[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[9]~59 .extended_lut = "off";
defparam \Reg_file_inst|RD1[9]~59 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Reg_file_inst|RD1[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[9]~60 (
// Equation(s):
// \Reg_file_inst|RD1[9]~60_combout  = (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[9]~59_combout )) # (\Reg_file_inst|Equal1~0_combout  & ((\PCPlus8_inst|Add0~21_sumout )))

	.dataa(!\Reg_file_inst|RD1[9]~59_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\PCPlus8_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[9]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[9]~60 .extended_lut = "off";
defparam \Reg_file_inst|RD1[9]~60 .lut_mask = 64'h505F505F505F505F;
defparam \Reg_file_inst|RD1[9]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \ALU_inst|Add0~37 (
// Equation(s):
// \ALU_inst|Add0~37_sumout  = SUM(( \ALUSrc_inst|C[9]~12_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[9]~59_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~21_sumout )) ) + ( \ALU_inst|Add0~34  ))
// \ALU_inst|Add0~38  = CARRY(( \ALUSrc_inst|C[9]~12_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[9]~59_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~21_sumout )) ) + ( \ALU_inst|Add0~34  ))

	.dataa(!\PCPlus8_inst|Add0~21_sumout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[9]~59_combout ),
	.datad(!\ALUSrc_inst|C[9]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~37_sumout ),
	.cout(\ALU_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~37 .extended_lut = "off";
defparam \ALU_inst|Add0~37 .lut_mask = 64'h0000E2E2000000FF;
defparam \ALU_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \ALU_inst|Add1~37 (
// Equation(s):
// \ALU_inst|Add1~37_sumout  = SUM(( !\ALUSrc_inst|C[9]~12_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[9]~59_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~21_sumout )) ) + ( \ALU_inst|Add1~34  ))
// \ALU_inst|Add1~38  = CARRY(( !\ALUSrc_inst|C[9]~12_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[9]~59_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~21_sumout )) ) + ( \ALU_inst|Add1~34  ))

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PCPlus8_inst|Add0~21_sumout ),
	.datad(!\ALUSrc_inst|C[9]~12_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[9]~59_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~37_sumout ),
	.cout(\ALU_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~37 .extended_lut = "off";
defparam \ALU_inst|Add1~37 .lut_mask = 64'h0000FC300000FF00;
defparam \ALU_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \ALU_inst|Mux22~0 (
// Equation(s):
// \ALU_inst|Mux22~0_combout  = ( \ALU_inst|Add0~37_sumout  & ( \ALU_inst|Add1~37_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[9]~12_combout  & (\Reg_file_inst|RD1[9]~60_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[9]~12_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[9]~60_combout )))) ) ) ) # ( !\ALU_inst|Add0~37_sumout  & ( 
// \ALU_inst|Add1~37_sumout  & ( (!\ALUSrc_inst|C[9]~12_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\Reg_file_inst|RD1[9]~60_combout )))) # 
// (\ALUSrc_inst|C[9]~12_combout  & (((\Reg_file_inst|RD1[9]~60_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( \ALU_inst|Add0~37_sumout  & ( 
// !\ALU_inst|Add1~37_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[9]~12_combout  & (\Reg_file_inst|RD1[9]~60_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[9]~12_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[9]~60_combout ))))) ) ) ) # ( !\ALU_inst|Add0~37_sumout  & ( !\ALU_inst|Add1~37_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[9]~12_combout  & (\Reg_file_inst|RD1[9]~60_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[9]~12_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[9]~60_combout ))))) ) ) )

	.dataa(!\ALUSrc_inst|C[9]~12_combout ),
	.datab(!\Reg_file_inst|RD1[9]~60_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add0~37_sumout ),
	.dataf(!\ALU_inst|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux22~0 .extended_lut = "off";
defparam \ALU_inst|Mux22~0 .lut_mask = 64'h0107F10701F7F1F7;
defparam \ALU_inst|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \MemToReg_inst|C[9]~9 (
// Equation(s):
// \MemToReg_inst|C[9]~9_combout  = ( \ALU_inst|Mux22~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[9]~input_o ) ) ) # ( !\ALU_inst|Mux22~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  
// & \ReadData[9]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(!\ReadData[9]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[9]~9 .extended_lut = "off";
defparam \MemToReg_inst|C[9]~9 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \MemToReg_inst|C[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \PC_Register|Q[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~29_sumout ),
	.asdata(\MemToReg_inst|C[9]~9_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[9] .is_wysiwyg = "true";
defparam \PC_Register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \PCPlus4_inst|Add0~33 (
// Equation(s):
// \PCPlus4_inst|Add0~33_sumout  = SUM(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4_inst|Add0~30  ))
// \PCPlus4_inst|Add0~34  = CARRY(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~33_sumout ),
	.cout(\PCPlus4_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~33 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \ReadData[10]~input (
	.i(ReadData[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[10]~input_o ));
// synopsys translate_off
defparam \ReadData[10]~input .bus_hold = "false";
defparam \ReadData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \Instr[10]~input (
	.i(Instr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[10]~input_o ));
// synopsys translate_off
defparam \Instr[10]~input .bus_hold = "false";
defparam \Instr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \ALUSrc_inst|C[10]~13 (
// Equation(s):
// \ALUSrc_inst|C[10]~13_combout  = (!\Instr[26]~input_o  & (\Instr[8]~input_o  & ((\Instr[27]~input_o )))) # (\Instr[26]~input_o  & (((\Instr[10]~input_o  & !\Instr[27]~input_o ))))

	.dataa(!\Instr[8]~input_o ),
	.datab(!\Instr[26]~input_o ),
	.datac(!\Instr[10]~input_o ),
	.datad(!\Instr[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[10]~13 .extended_lut = "off";
defparam \ALUSrc_inst|C[10]~13 .lut_mask = 64'h0344034403440344;
defparam \ALUSrc_inst|C[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \Reg_file_inst|registers[6][10]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][10]~feeder_combout  = ( \MemToReg_inst|C[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][10]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N5
dffeas \Reg_file_inst|registers[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \Reg_file_inst|registers[4][10]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][10]~feeder_combout  = ( \MemToReg_inst|C[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][10]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \Reg_file_inst|registers[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N47
dffeas \Reg_file_inst|registers[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N26
dffeas \Reg_file_inst|registers[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~63 (
// Equation(s):
// \Reg_file_inst|RD2[10]~63_combout  = ( \Reg_file_inst|registers[5][10]~q  & ( \Reg_file_inst|registers[7][10]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][10]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][10]~q 
// ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[5][10]~q  & ( \Reg_file_inst|registers[7][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[4][10]~q  & !\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[6][10]~q ))) ) ) ) # ( \Reg_file_inst|registers[5][10]~q  & ( !\Reg_file_inst|registers[7][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[4][10]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][10]~q  & ((!\RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[5][10]~q  & ( !\Reg_file_inst|registers[7][10]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][10]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][10]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[6][10]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[4][10]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[5][10]~q ),
	.dataf(!\Reg_file_inst|registers[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~63 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~63 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Reg_file_inst|RD2[10]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \Reg_file_inst|registers[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \Reg_file_inst|registers[1][10]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][10]~feeder_combout  = ( \MemToReg_inst|C[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][10]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N14
dffeas \Reg_file_inst|registers[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N57
cyclonev_lcell_comb \Reg_file_inst|registers[0][10]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][10]~feeder_combout  = ( \MemToReg_inst|C[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][10]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N59
dffeas \Reg_file_inst|registers[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N8
dffeas \Reg_file_inst|registers[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~64 (
// Equation(s):
// \Reg_file_inst|RD2[10]~64_combout  = ( \Reg_file_inst|registers[0][10]~q  & ( \Reg_file_inst|registers[3][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[1][10]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[2][10]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[0][10]~q  & ( \Reg_file_inst|registers[3][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][10]~q 
// )))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[2][10]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[0][10]~q  & ( !\Reg_file_inst|registers[3][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout 
// ) # ((\Reg_file_inst|registers[1][10]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][10]~q  & ( !\Reg_file_inst|registers[3][10]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][10]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][10]~q ))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[2][10]~q ),
	.datad(!\Reg_file_inst|registers[1][10]~q ),
	.datae(!\Reg_file_inst|registers[0][10]~q ),
	.dataf(!\Reg_file_inst|registers[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~64 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~64 .lut_mask = 64'h04268CAE15379DBF;
defparam \Reg_file_inst|RD2[10]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~65 (
// Equation(s):
// \Reg_file_inst|RD2[10]~65_combout  = ( \Reg_file_inst|RD2[10]~63_combout  & ( \Reg_file_inst|RD2[10]~64_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[10]~63_combout  & ( \Reg_file_inst|RD2[10]~64_combout  & ( 
// (!\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) ) # ( \Reg_file_inst|RD2[10]~63_combout  & ( !\Reg_file_inst|RD2[10]~64_combout  & ( (\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(gnd),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[10]~63_combout ),
	.dataf(!\Reg_file_inst|RD2[10]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~65 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~65 .lut_mask = 64'h00005050A0A0F0F0;
defparam \Reg_file_inst|RD2[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N17
dffeas \Reg_file_inst|registers[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \Reg_file_inst|registers[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \Reg_file_inst|registers[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~61 (
// Equation(s):
// \Reg_file_inst|RD2[10]~61_combout  = ( \Reg_file_inst|registers[13][10]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][10]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][10]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) # ( !\Reg_file_inst|registers[13][10]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][10]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[14][10]~q )))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][10]~q ),
	.datad(!\Reg_file_inst|registers[12][10]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~61 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~61 .lut_mask = 64'h028A028A46CE46CE;
defparam \Reg_file_inst|RD2[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N29
dffeas \Reg_file_inst|registers[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N19
dffeas \Reg_file_inst|registers[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \Reg_file_inst|registers[10][10]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][10]~feeder_combout  = ( \MemToReg_inst|C[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][10]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N2
dffeas \Reg_file_inst|registers[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \Reg_file_inst|registers[9][10]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][10]~feeder_combout  = ( \MemToReg_inst|C[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][10]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N8
dffeas \Reg_file_inst|registers[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][10] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~60 (
// Equation(s):
// \Reg_file_inst|RD2[10]~60_combout  = ( \Reg_file_inst|registers[10][10]~q  & ( \Reg_file_inst|registers[9][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[8][10]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[11][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[10][10]~q  & ( \Reg_file_inst|registers[9][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[8][10]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][10]~q  & ((\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[10][10]~q  & ( !\Reg_file_inst|registers[9][10]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[8][10]~q  & !\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[11][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[10][10]~q  & 
// ( !\Reg_file_inst|registers[9][10]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[8][10]~q  & !\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][10]~q  & ((\RA2_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][10]~q ),
	.datab(!\Reg_file_inst|registers[8][10]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[10][10]~q ),
	.dataf(!\Reg_file_inst|registers[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~60 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~60 .lut_mask = 64'h30053F0530F53FF5;
defparam \Reg_file_inst|RD2[10]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~62 (
// Equation(s):
// \Reg_file_inst|RD2[10]~62_combout  = ( \Reg_file_inst|RD2[10]~60_combout  & ( (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[10]~61_combout ))) ) ) # ( !\Reg_file_inst|RD2[10]~60_combout  & ( (\RA2_inst|C[3]~3_combout  & 
// (\Reg_file_inst|RD2[10]~61_combout  & \RA2_inst|C[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\Reg_file_inst|RD2[10]~61_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[10]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~62 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~62 .lut_mask = 64'h0003000333033303;
defparam \Reg_file_inst|RD2[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \PCPlus8_inst|Add0~25 (
// Equation(s):
// \PCPlus8_inst|Add0~25_sumout  = SUM(( \PCPlus4_inst|Add0~33_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~22  ))
// \PCPlus8_inst|Add0~26  = CARRY(( \PCPlus4_inst|Add0~33_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~22  ))

	.dataa(gnd),
	.datab(!\PCPlus4_inst|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~25_sumout ),
	.cout(\PCPlus8_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~25 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus8_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \ALUSrc_inst|C[10]~14 (
// Equation(s):
// \ALUSrc_inst|C[10]~14_combout  = ( \Reg_file_inst|RD2[10]~62_combout  & ( \PCPlus8_inst|Add0~25_sumout  & ( (\ALUSrc_inst|C[10]~13_combout ) # (\ALUSrc_inst|C[11]~8_combout ) ) ) ) # ( !\Reg_file_inst|RD2[10]~62_combout  & ( \PCPlus8_inst|Add0~25_sumout  
// & ( ((\ALUSrc_inst|C[11]~8_combout  & ((\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[10]~65_combout )))) # (\ALUSrc_inst|C[10]~13_combout ) ) ) ) # ( \Reg_file_inst|RD2[10]~62_combout  & ( !\PCPlus8_inst|Add0~25_sumout  & ( 
// ((\ALUSrc_inst|C[11]~8_combout  & ((!\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[10]~65_combout )))) # (\ALUSrc_inst|C[10]~13_combout ) ) ) ) # ( !\Reg_file_inst|RD2[10]~62_combout  & ( !\PCPlus8_inst|Add0~25_sumout  & ( 
// ((\ALUSrc_inst|C[11]~8_combout  & \Reg_file_inst|RD2[10]~65_combout )) # (\ALUSrc_inst|C[10]~13_combout ) ) ) )

	.dataa(!\ALUSrc_inst|C[11]~8_combout ),
	.datab(!\ALUSrc_inst|C[10]~13_combout ),
	.datac(!\Reg_file_inst|RD2[10]~65_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\Reg_file_inst|RD2[10]~62_combout ),
	.dataf(!\PCPlus8_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[10]~14 .extended_lut = "off";
defparam \ALUSrc_inst|C[10]~14 .lut_mask = 64'h3737773737777777;
defparam \ALUSrc_inst|C[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[10]~64 (
// Equation(s):
// \Reg_file_inst|RD1[10]~64_combout  = ( \Reg_file_inst|registers[0][10]~q  & ( \Reg_file_inst|registers[3][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[1][10]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][10]~q  & ( \Reg_file_inst|registers[3][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[1][10]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][10]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[0][10]~q  & ( !\Reg_file_inst|registers[3][10]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][10]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][10]~q  & ( 
// !\Reg_file_inst|registers[3][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][10]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][10]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][10]~q ),
	.datab(!\Reg_file_inst|registers[1][10]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[0][10]~q ),
	.dataf(!\Reg_file_inst|registers[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[10]~64 .extended_lut = "off";
defparam \Reg_file_inst|RD1[10]~64 .lut_mask = 64'h0530053FF530F53F;
defparam \Reg_file_inst|RD1[10]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[10]~63 (
// Equation(s):
// \Reg_file_inst|RD1[10]~63_combout  = ( \Reg_file_inst|registers[6][10]~q  & ( \Reg_file_inst|registers[4][10]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][10]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][10]~q 
// ))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[6][10]~q  & ( \Reg_file_inst|registers[4][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][10]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][10]~q )))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[6][10]~q  & ( !\Reg_file_inst|registers[4][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][10]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][10]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[6][10]~q  & ( 
// !\Reg_file_inst|registers[4][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][10]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][10]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[5][10]~q ),
	.datad(!\Reg_file_inst|registers[7][10]~q ),
	.datae(!\Reg_file_inst|registers[6][10]~q ),
	.dataf(!\Reg_file_inst|registers[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[10]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[10]~63 .extended_lut = "off";
defparam \Reg_file_inst|RD1[10]~63 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file_inst|RD1[10]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[10]~61 (
// Equation(s):
// \Reg_file_inst|RD1[10]~61_combout  = ( \Reg_file_inst|registers[8][10]~q  & ( \Reg_file_inst|registers[9][10]~q  & ( ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][10]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][10]~q 
// ))) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[8][10]~q  & ( \Reg_file_inst|registers[9][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][10]~q )))) # (\RA1_inst|C[0]~0_combout  
// & (\Reg_file_inst|registers[10][10]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[8][10]~q  & ( !\Reg_file_inst|registers[9][10]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][10]~q  & 
// !\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[10][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][10]~q  & ( !\Reg_file_inst|registers[9][10]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][10]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][10]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[10][10]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[11][10]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[8][10]~q ),
	.dataf(!\Reg_file_inst|registers[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[10]~61 .extended_lut = "off";
defparam \Reg_file_inst|RD1[10]~61 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Reg_file_inst|RD1[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[10]~62 (
// Equation(s):
// \Reg_file_inst|RD1[10]~62_combout  = ( \Reg_file_inst|registers[12][10]~q  & ( \Reg_file_inst|registers[13][10]~q  & ( ((\Reg_file_inst|registers[14][10]~q  & \RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[12][10]~q  & ( \Reg_file_inst|registers[13][10]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][10]~q  & \RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ))) ) ) ) # ( 
// \Reg_file_inst|registers[12][10]~q  & ( !\Reg_file_inst|registers[13][10]~q  & ( (\RA1_inst|C[0]~0_combout  & ((\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][10]~q ))) ) ) ) # ( !\Reg_file_inst|registers[12][10]~q  & ( 
// !\Reg_file_inst|registers[13][10]~q  & ( (\Reg_file_inst|registers[14][10]~q  & (!\RA1_inst|C[1]~1_combout  & \RA1_inst|C[0]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|registers[14][10]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[12][10]~q ),
	.dataf(!\Reg_file_inst|registers[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[10]~62 .extended_lut = "off";
defparam \Reg_file_inst|RD1[10]~62 .lut_mask = 64'h0030003F0F300F3F;
defparam \Reg_file_inst|RD1[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[10]~65 (
// Equation(s):
// \Reg_file_inst|RD1[10]~65_combout  = ( \Reg_file_inst|RD1[10]~61_combout  & ( \Reg_file_inst|RD1[10]~62_combout  & ( (!\RA1_inst|C[3]~2_combout ) # ((!\RA1_inst|C[2]~3_combout  & ((\Reg_file_inst|RD1[10]~63_combout ))) # (\RA1_inst|C[2]~3_combout  & 
// (\Reg_file_inst|RD1[10]~64_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[10]~61_combout  & ( \Reg_file_inst|RD1[10]~62_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # ((\Reg_file_inst|RD1[10]~63_combout )))) # 
// (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[10]~64_combout ))) ) ) ) # ( \Reg_file_inst|RD1[10]~61_combout  & ( !\Reg_file_inst|RD1[10]~62_combout  & ( (!\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & 
// ((\Reg_file_inst|RD1[10]~63_combout )))) # (\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # ((\Reg_file_inst|RD1[10]~64_combout )))) ) ) ) # ( !\Reg_file_inst|RD1[10]~61_combout  & ( !\Reg_file_inst|RD1[10]~62_combout  & ( 
// (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout  & ((\Reg_file_inst|RD1[10]~63_combout ))) # (\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[10]~64_combout )))) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[10]~64_combout ),
	.datad(!\Reg_file_inst|RD1[10]~63_combout ),
	.datae(!\Reg_file_inst|RD1[10]~61_combout ),
	.dataf(!\Reg_file_inst|RD1[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[10]~65 .extended_lut = "off";
defparam \Reg_file_inst|RD1[10]~65 .lut_mask = 64'h0123456789ABCDEF;
defparam \Reg_file_inst|RD1[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \ALU_inst|Add1~41 (
// Equation(s):
// \ALU_inst|Add1~41_sumout  = SUM(( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[10]~65_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~25_sumout )) ) + ( !\ALUSrc_inst|C[10]~14_combout  ) + ( \ALU_inst|Add1~38  ))
// \ALU_inst|Add1~42  = CARRY(( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[10]~65_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~25_sumout )) ) + ( !\ALUSrc_inst|C[10]~14_combout  ) + ( \ALU_inst|Add1~38  ))

	.dataa(!\PCPlus8_inst|Add0~25_sumout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\ALUSrc_inst|C[10]~14_combout ),
	.datad(!\Reg_file_inst|RD1[10]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~41_sumout ),
	.cout(\ALU_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~41 .extended_lut = "off";
defparam \ALU_inst|Add1~41 .lut_mask = 64'h00000F0F000011DD;
defparam \ALU_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \Reg_file_inst|RD1[10]~66 (
// Equation(s):
// \Reg_file_inst|RD1[10]~66_combout  = ( \Reg_file_inst|RD1[10]~65_combout  & ( \PCPlus8_inst|Add0~25_sumout  ) ) # ( !\Reg_file_inst|RD1[10]~65_combout  & ( \PCPlus8_inst|Add0~25_sumout  & ( \Reg_file_inst|Equal1~0_combout  ) ) ) # ( 
// \Reg_file_inst|RD1[10]~65_combout  & ( !\PCPlus8_inst|Add0~25_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD1[10]~65_combout ),
	.dataf(!\PCPlus8_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[10]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[10]~66 .extended_lut = "off";
defparam \Reg_file_inst|RD1[10]~66 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Reg_file_inst|RD1[10]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \ALU_inst|Add0~41 (
// Equation(s):
// \ALU_inst|Add0~41_sumout  = SUM(( \ALUSrc_inst|C[10]~14_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[10]~65_combout )) # (\Reg_file_inst|Equal1~0_combout  & ((\PCPlus8_inst|Add0~25_sumout ))) ) + ( \ALU_inst|Add0~38  ))
// \ALU_inst|Add0~42  = CARRY(( \ALUSrc_inst|C[10]~14_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[10]~65_combout )) # (\Reg_file_inst|Equal1~0_combout  & ((\PCPlus8_inst|Add0~25_sumout ))) ) + ( \ALU_inst|Add0~38  ))

	.dataa(!\Reg_file_inst|RD1[10]~65_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PCPlus8_inst|Add0~25_sumout ),
	.datad(!\ALUSrc_inst|C[10]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~41_sumout ),
	.cout(\ALU_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~41 .extended_lut = "off";
defparam \ALU_inst|Add0~41 .lut_mask = 64'h0000B8B8000000FF;
defparam \ALU_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \ALU_inst|Mux21~0 (
// Equation(s):
// \ALU_inst|Mux21~0_combout  = ( \Reg_file_inst|RD1[10]~66_combout  & ( \ALU_inst|Add0~41_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\ALU_inst|Add1~41_sumout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[10]~14_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[10]~66_combout  & ( 
// \ALU_inst|Add0~41_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\ALU_inst|Add1~41_sumout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\ALUSrc_inst|C[10]~14_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( \Reg_file_inst|RD1[10]~66_combout  & ( !\ALU_inst|Add0~41_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\ALU_inst|Add1~41_sumout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[10]~14_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[10]~66_combout  & ( !\ALU_inst|Add0~41_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((\ALU_inst|Add1~41_sumout ))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\ALUSrc_inst|C[10]~14_combout )))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\ALUSrc_inst|C[10]~14_combout ),
	.datac(!\ALU_inst|Add1~41_sumout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\Reg_file_inst|RD1[10]~66_combout ),
	.dataf(!\ALU_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux21~0 .extended_lut = "off";
defparam \ALU_inst|Mux21~0 .lut_mask = 64'h001B115FAA1BBB5F;
defparam \ALU_inst|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N39
cyclonev_lcell_comb \MemToReg_inst|C[10]~10 (
// Equation(s):
// \MemToReg_inst|C[10]~10_combout  = ( \ALU_inst|Mux21~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[10]~input_o ) ) ) # ( !\ALU_inst|Mux21~0_combout  & ( (\ReadData[10]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(!\ReadData[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[10]~10 .extended_lut = "off";
defparam \MemToReg_inst|C[10]~10 .lut_mask = 64'h00550055FF55FF55;
defparam \MemToReg_inst|C[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \PC_Register|Q[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~33_sumout ),
	.asdata(\MemToReg_inst|C[10]~10_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[10] .is_wysiwyg = "true";
defparam \PC_Register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \PCPlus4_inst|Add0~37 (
// Equation(s):
// \PCPlus4_inst|Add0~37_sumout  = SUM(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4_inst|Add0~34  ))
// \PCPlus4_inst|Add0~38  = CARRY(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4_inst|Add0~34  ))

	.dataa(!\PC_Register|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~37_sumout ),
	.cout(\PCPlus4_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~37 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \ReadData[11]~input (
	.i(ReadData[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[11]~input_o ));
// synopsys translate_off
defparam \ReadData[11]~input .bus_hold = "false";
defparam \ReadData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \PCPlus8_inst|Add0~29 (
// Equation(s):
// \PCPlus8_inst|Add0~29_sumout  = SUM(( \PCPlus4_inst|Add0~37_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~26  ))
// \PCPlus8_inst|Add0~30  = CARRY(( \PCPlus4_inst|Add0~37_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~29_sumout ),
	.cout(\PCPlus8_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~29 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \Reg_file_inst|registers[12][11]~feeder (
// Equation(s):
// \Reg_file_inst|registers[12][11]~feeder_combout  = ( \MemToReg_inst|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[12][11]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N11
dffeas \Reg_file_inst|registers[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \Reg_file_inst|registers[14][11]~feeder (
// Equation(s):
// \Reg_file_inst|registers[14][11]~feeder_combout  = ( \MemToReg_inst|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[14][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[14][11]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[14][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[14][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N59
dffeas \Reg_file_inst|registers[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N53
dffeas \Reg_file_inst|registers[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \Reg_file_inst|RD1[11]~68 (
// Equation(s):
// \Reg_file_inst|RD1[11]~68_combout  = ( \Reg_file_inst|registers[14][11]~q  & ( \Reg_file_inst|registers[13][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[12][11]~q ))) ) ) ) # ( !\Reg_file_inst|registers[14][11]~q  & ( \Reg_file_inst|registers[13][11]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[12][11]~q ))) ) ) ) # ( 
// \Reg_file_inst|registers[14][11]~q  & ( !\Reg_file_inst|registers[13][11]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[12][11]~q ))) ) ) ) # ( !\Reg_file_inst|registers[14][11]~q  & ( 
// !\Reg_file_inst|registers[13][11]~q  & ( (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][11]~q  & \RA1_inst|C[1]~1_combout )) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[12][11]~q ),
	.datac(gnd),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[14][11]~q ),
	.dataf(!\Reg_file_inst|registers[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[11]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[11]~68 .extended_lut = "off";
defparam \Reg_file_inst|RD1[11]~68 .lut_mask = 64'h0011551100BB55BB;
defparam \Reg_file_inst|RD1[11]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \Reg_file_inst|registers[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N38
dffeas \Reg_file_inst|registers[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \Reg_file_inst|registers[6][11]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][11]~feeder_combout  = ( \MemToReg_inst|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][11]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N5
dffeas \Reg_file_inst|registers[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \Reg_file_inst|registers[5][11]~feeder (
// Equation(s):
// \Reg_file_inst|registers[5][11]~feeder_combout  = ( \MemToReg_inst|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][11]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[5][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N44
dffeas \Reg_file_inst|registers[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[11]~69 (
// Equation(s):
// \Reg_file_inst|RD1[11]~69_combout  = ( \Reg_file_inst|registers[6][11]~q  & ( \Reg_file_inst|registers[5][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][11]~q ) # (\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[4][11]~q ))) ) ) ) # ( !\Reg_file_inst|registers[6][11]~q  & ( \Reg_file_inst|registers[5][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][11]~q ) # 
// (\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][11]~q  & (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[6][11]~q  & ( !\Reg_file_inst|registers[5][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[7][11]~q )))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[4][11]~q ))) ) ) ) # ( !\Reg_file_inst|registers[6][11]~q  & ( 
// !\Reg_file_inst|registers[5][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[7][11]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][11]~q  & (\RA1_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\Reg_file_inst|registers[4][11]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[7][11]~q ),
	.datae(!\Reg_file_inst|registers[6][11]~q ),
	.dataf(!\Reg_file_inst|registers[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[11]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[11]~69 .extended_lut = "off";
defparam \Reg_file_inst|RD1[11]~69 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Reg_file_inst|RD1[11]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N59
dffeas \Reg_file_inst|registers[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N20
dffeas \Reg_file_inst|registers[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \Reg_file_inst|registers[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N27
cyclonev_lcell_comb \Reg_file_inst|registers[8][11]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][11]~feeder_combout  = ( \MemToReg_inst|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][11]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N28
dffeas \Reg_file_inst|registers[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[11]~67 (
// Equation(s):
// \Reg_file_inst|RD1[11]~67_combout  = ( \Reg_file_inst|registers[10][11]~q  & ( \Reg_file_inst|registers[8][11]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][11]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][11]~q 
// ))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[10][11]~q  & ( \Reg_file_inst|registers[8][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][11]~q ))) # (\RA1_inst|C[1]~1_combout  
// & (\Reg_file_inst|registers[9][11]~q )))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[10][11]~q  & ( !\Reg_file_inst|registers[8][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[11][11]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][11]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[10][11]~q  & ( 
// !\Reg_file_inst|registers[8][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][11]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][11]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[9][11]~q ),
	.datad(!\Reg_file_inst|registers[11][11]~q ),
	.datae(!\Reg_file_inst|registers[10][11]~q ),
	.dataf(!\Reg_file_inst|registers[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[11]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[11]~67 .extended_lut = "off";
defparam \Reg_file_inst|RD1[11]~67 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file_inst|RD1[11]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N41
dffeas \Reg_file_inst|registers[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N20
dffeas \Reg_file_inst|registers[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \Reg_file_inst|registers[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|registers[0][11]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][11]~feeder_combout  = ( \MemToReg_inst|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][11]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N55
dffeas \Reg_file_inst|registers[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][11] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[11]~70 (
// Equation(s):
// \Reg_file_inst|RD1[11]~70_combout  = ( \Reg_file_inst|registers[3][11]~q  & ( \Reg_file_inst|registers[0][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[1][11]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[2][11]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][11]~q  & ( \Reg_file_inst|registers[0][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][11]~q 
// ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[2][11]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[3][11]~q  & ( !\Reg_file_inst|registers[0][11]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) 
// # ((\Reg_file_inst|registers[1][11]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][11]~q )))) ) ) ) # ( !\Reg_file_inst|registers[3][11]~q  & ( !\Reg_file_inst|registers[0][11]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][11]~q ))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][11]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][11]~q ),
	.datad(!\Reg_file_inst|registers[2][11]~q ),
	.datae(!\Reg_file_inst|registers[3][11]~q ),
	.dataf(!\Reg_file_inst|registers[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[11]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[11]~70 .extended_lut = "off";
defparam \Reg_file_inst|RD1[11]~70 .lut_mask = 64'h02468ACE13579BDF;
defparam \Reg_file_inst|RD1[11]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[11]~71 (
// Equation(s):
// \Reg_file_inst|RD1[11]~71_combout  = ( \Reg_file_inst|RD1[11]~67_combout  & ( \Reg_file_inst|RD1[11]~70_combout  & ( ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[11]~68_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[11]~69_combout 
// )))) # (\RA1_inst|C[2]~3_combout ) ) ) ) # ( !\Reg_file_inst|RD1[11]~67_combout  & ( \Reg_file_inst|RD1[11]~70_combout  & ( (!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[11]~68_combout  & ((!\RA1_inst|C[2]~3_combout )))) # (\RA1_inst|C[3]~2_combout  & 
// (((\RA1_inst|C[2]~3_combout ) # (\Reg_file_inst|RD1[11]~69_combout )))) ) ) ) # ( \Reg_file_inst|RD1[11]~67_combout  & ( !\Reg_file_inst|RD1[11]~70_combout  & ( (!\RA1_inst|C[3]~2_combout  & (((\RA1_inst|C[2]~3_combout )) # 
// (\Reg_file_inst|RD1[11]~68_combout ))) # (\RA1_inst|C[3]~2_combout  & (((\Reg_file_inst|RD1[11]~69_combout  & !\RA1_inst|C[2]~3_combout )))) ) ) ) # ( !\Reg_file_inst|RD1[11]~67_combout  & ( !\Reg_file_inst|RD1[11]~70_combout  & ( 
// (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[11]~68_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[11]~69_combout ))))) ) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\Reg_file_inst|RD1[11]~68_combout ),
	.datac(!\Reg_file_inst|RD1[11]~69_combout ),
	.datad(!\RA1_inst|C[2]~3_combout ),
	.datae(!\Reg_file_inst|RD1[11]~67_combout ),
	.dataf(!\Reg_file_inst|RD1[11]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[11]~71 .extended_lut = "off";
defparam \Reg_file_inst|RD1[11]~71 .lut_mask = 64'h270027AA275527FF;
defparam \Reg_file_inst|RD1[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[11]~72 (
// Equation(s):
// \Reg_file_inst|RD1[11]~72_combout  = ( \PCPlus8_inst|Add0~29_sumout  & ( \Reg_file_inst|RD1[11]~71_combout  ) ) # ( !\PCPlus8_inst|Add0~29_sumout  & ( \Reg_file_inst|RD1[11]~71_combout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( 
// \PCPlus8_inst|Add0~29_sumout  & ( !\Reg_file_inst|RD1[11]~71_combout  & ( \Reg_file_inst|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\PCPlus8_inst|Add0~29_sumout ),
	.dataf(!\Reg_file_inst|RD1[11]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[11]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[11]~72 .extended_lut = "off";
defparam \Reg_file_inst|RD1[11]~72 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Reg_file_inst|RD1[11]~72 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \Instr[11]~input (
	.i(Instr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[11]~input_o ));
// synopsys translate_off
defparam \Instr[11]~input .bus_hold = "false";
defparam \Instr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \ALUSrc_inst|C[11]~15 (
// Equation(s):
// \ALUSrc_inst|C[11]~15_combout  = ( \Instr[11]~input_o  & ( (!\Instr[26]~input_o  & (\Instr[27]~input_o  & \Instr[9]~input_o )) # (\Instr[26]~input_o  & (!\Instr[27]~input_o )) ) ) # ( !\Instr[11]~input_o  & ( (!\Instr[26]~input_o  & (\Instr[27]~input_o  & 
// \Instr[9]~input_o )) ) )

	.dataa(gnd),
	.datab(!\Instr[26]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Instr[9]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[11]~15 .extended_lut = "off";
defparam \ALUSrc_inst|C[11]~15 .lut_mask = 64'h000C000C303C303C;
defparam \ALUSrc_inst|C[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~68 (
// Equation(s):
// \Reg_file_inst|RD2[11]~68_combout  = ( \Reg_file_inst|registers[12][11]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[14][11]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[13][11]~q ))) ) ) # ( !\Reg_file_inst|registers[12][11]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][11]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[13][11]~q ))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][11]~q ),
	.datad(!\Reg_file_inst|registers[14][11]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~68 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~68 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file_inst|RD2[11]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~67 (
// Equation(s):
// \Reg_file_inst|RD2[11]~67_combout  = ( \Reg_file_inst|registers[8][11]~q  & ( \Reg_file_inst|registers[11][11]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[9][11]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[10][11]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[8][11]~q  & ( \Reg_file_inst|registers[11][11]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[9][11]~q ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[10][11]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[8][11]~q  & ( !\Reg_file_inst|registers[11][11]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[9][11]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][11]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][11]~q  & ( 
// !\Reg_file_inst|registers[11][11]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][11]~q ))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][11]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[9][11]~q ),
	.datad(!\Reg_file_inst|registers[10][11]~q ),
	.datae(!\Reg_file_inst|registers[8][11]~q ),
	.dataf(!\Reg_file_inst|registers[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~67 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~67 .lut_mask = 64'h02468ACE13579BDF;
defparam \Reg_file_inst|RD2[11]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~69 (
// Equation(s):
// \Reg_file_inst|RD2[11]~69_combout  = ( \Reg_file_inst|RD2[11]~67_combout  & ( (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[11]~68_combout ))) ) ) # ( !\Reg_file_inst|RD2[11]~67_combout  & ( (\RA2_inst|C[3]~3_combout  & 
// (\Reg_file_inst|RD2[11]~68_combout  & \RA2_inst|C[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\Reg_file_inst|RD2[11]~68_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[11]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~69 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~69 .lut_mask = 64'h0003000333033303;
defparam \Reg_file_inst|RD2[11]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~70 (
// Equation(s):
// \Reg_file_inst|RD2[11]~70_combout  = ( \Reg_file_inst|registers[5][11]~q  & ( \Reg_file_inst|registers[4][11]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][11]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][11]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][11]~q  & ( \Reg_file_inst|registers[4][11]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[6][11]~q ))) # 
// (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][11]~q  & \RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[5][11]~q  & ( !\Reg_file_inst|registers[4][11]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][11]~q  & 
// ((\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[7][11]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][11]~q  & ( !\Reg_file_inst|registers[4][11]~q  & ( (\RA2_inst|C[1]~1_combout  & 
// ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][11]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][11]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[6][11]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[7][11]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[5][11]~q ),
	.dataf(!\Reg_file_inst|registers[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~70 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~70 .lut_mask = 64'h00473347CC47FF47;
defparam \Reg_file_inst|RD2[11]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~71 (
// Equation(s):
// \Reg_file_inst|RD2[11]~71_combout  = ( \Reg_file_inst|registers[3][11]~q  & ( \Reg_file_inst|registers[0][11]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[1][11]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[2][11]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][11]~q  & ( \Reg_file_inst|registers[0][11]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # 
// ((\Reg_file_inst|registers[1][11]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][11]~q )))) ) ) ) # ( \Reg_file_inst|registers[3][11]~q  & ( !\Reg_file_inst|registers[0][11]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][11]~q ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[2][11]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][11]~q  & ( 
// !\Reg_file_inst|registers[0][11]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][11]~q ))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][11]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][11]~q ),
	.datad(!\Reg_file_inst|registers[2][11]~q ),
	.datae(!\Reg_file_inst|registers[3][11]~q ),
	.dataf(!\Reg_file_inst|registers[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~71 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~71 .lut_mask = 64'h024613578ACE9BDF;
defparam \Reg_file_inst|RD2[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~72 (
// Equation(s):
// \Reg_file_inst|RD2[11]~72_combout  = ( \Reg_file_inst|RD2[11]~70_combout  & ( \Reg_file_inst|RD2[11]~71_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[11]~70_combout  & ( \Reg_file_inst|RD2[11]~71_combout  & ( 
// (!\RA2_inst|C[3]~3_combout  & !\RA2_inst|C[2]~2_combout ) ) ) ) # ( \Reg_file_inst|RD2[11]~70_combout  & ( !\Reg_file_inst|RD2[11]~71_combout  & ( (!\RA2_inst|C[3]~3_combout  & \RA2_inst|C[2]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\RA2_inst|C[2]~2_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[11]~70_combout ),
	.dataf(!\Reg_file_inst|RD2[11]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~72 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~72 .lut_mask = 64'h00000C0CC0C0CCCC;
defparam \Reg_file_inst|RD2[11]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \ALUSrc_inst|C[11]~16 (
// Equation(s):
// \ALUSrc_inst|C[11]~16_combout  = ( \Reg_file_inst|RD2[11]~72_combout  & ( \PCPlus8_inst|Add0~29_sumout  & ( (\ALUSrc_inst|C[11]~8_combout ) # (\ALUSrc_inst|C[11]~15_combout ) ) ) ) # ( !\Reg_file_inst|RD2[11]~72_combout  & ( \PCPlus8_inst|Add0~29_sumout  
// & ( ((\ALUSrc_inst|C[11]~8_combout  & ((\Reg_file_inst|RD2[11]~69_combout ) # (\Reg_file_inst|Equal2~0_combout )))) # (\ALUSrc_inst|C[11]~15_combout ) ) ) ) # ( \Reg_file_inst|RD2[11]~72_combout  & ( !\PCPlus8_inst|Add0~29_sumout  & ( 
// (\ALUSrc_inst|C[11]~8_combout ) # (\ALUSrc_inst|C[11]~15_combout ) ) ) ) # ( !\Reg_file_inst|RD2[11]~72_combout  & ( !\PCPlus8_inst|Add0~29_sumout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (\Reg_file_inst|RD2[11]~69_combout  & 
// \ALUSrc_inst|C[11]~8_combout ))) # (\ALUSrc_inst|C[11]~15_combout ) ) ) )

	.dataa(!\ALUSrc_inst|C[11]~15_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[11]~69_combout ),
	.datad(!\ALUSrc_inst|C[11]~8_combout ),
	.datae(!\Reg_file_inst|RD2[11]~72_combout ),
	.dataf(!\PCPlus8_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[11]~16 .extended_lut = "off";
defparam \ALUSrc_inst|C[11]~16 .lut_mask = 64'h555D55FF557F55FF;
defparam \ALUSrc_inst|C[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \ALU_inst|Add1~45 (
// Equation(s):
// \ALU_inst|Add1~45_sumout  = SUM(( \Reg_file_inst|RD1[11]~72_combout  ) + ( !\ALUSrc_inst|C[11]~16_combout  ) + ( \ALU_inst|Add1~42  ))
// \ALU_inst|Add1~46  = CARRY(( \Reg_file_inst|RD1[11]~72_combout  ) + ( !\ALUSrc_inst|C[11]~16_combout  ) + ( \ALU_inst|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUSrc_inst|C[11]~16_combout ),
	.datad(!\Reg_file_inst|RD1[11]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~45_sumout ),
	.cout(\ALU_inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~45 .extended_lut = "off";
defparam \ALU_inst|Add1~45 .lut_mask = 64'h00000F0F000000FF;
defparam \ALU_inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \ALU_inst|Add0~45 (
// Equation(s):
// \ALU_inst|Add0~45_sumout  = SUM(( \ALUSrc_inst|C[11]~16_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[11]~71_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~29_sumout )) ) + ( \ALU_inst|Add0~42  ))
// \ALU_inst|Add0~46  = CARRY(( \ALUSrc_inst|C[11]~16_combout  ) + ( (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[11]~71_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (\PCPlus8_inst|Add0~29_sumout )) ) + ( \ALU_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\PCPlus8_inst|Add0~29_sumout ),
	.datad(!\ALUSrc_inst|C[11]~16_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[11]~71_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~45_sumout ),
	.cout(\ALU_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~45 .extended_lut = "off";
defparam \ALU_inst|Add0~45 .lut_mask = 64'h0000FC30000000FF;
defparam \ALU_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \ALU_inst|Mux20~0 (
// Equation(s):
// \ALU_inst|Mux20~0_combout  = ( \ALU_inst|Add1~45_sumout  & ( \ALU_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[11]~72_combout  & \ALUSrc_inst|C[11]~16_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[11]~16_combout ) # (\Reg_file_inst|RD1[11]~72_combout )))) ) ) ) # ( !\ALU_inst|Add1~45_sumout  & ( 
// \ALU_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[11]~72_combout  & \ALUSrc_inst|C[11]~16_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[11]~16_combout ) # 
// (\Reg_file_inst|RD1[11]~72_combout ))))) ) ) ) # ( \ALU_inst|Add1~45_sumout  & ( !\ALU_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[11]~72_combout  & \ALUSrc_inst|C[11]~16_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[11]~16_combout ) # (\Reg_file_inst|RD1[11]~72_combout ))))) ) ) ) # ( !\ALU_inst|Add1~45_sumout  & ( !\ALU_inst|Add0~45_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[11]~72_combout  & \ALUSrc_inst|C[11]~16_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[11]~16_combout ) # (\Reg_file_inst|RD1[11]~72_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\Reg_file_inst|RD1[11]~72_combout ),
	.datad(!\ALUSrc_inst|C[11]~16_combout ),
	.datae(!\ALU_inst|Add1~45_sumout ),
	.dataf(!\ALU_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux20~0 .extended_lut = "off";
defparam \ALU_inst|Mux20~0 .lut_mask = 64'h01152337899DABBF;
defparam \ALU_inst|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \MemToReg_inst|C[11]~11 (
// Equation(s):
// \MemToReg_inst|C[11]~11_combout  = ( \ALU_inst|Mux20~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[11]~input_o ) ) ) # ( !\ALU_inst|Mux20~0_combout  & ( 
// (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & \ReadData[11]~input_o ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datac(!\ReadData[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[11]~11 .extended_lut = "off";
defparam \MemToReg_inst|C[11]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \MemToReg_inst|C[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \PC_Register|Q[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~37_sumout ),
	.asdata(\MemToReg_inst|C[11]~11_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[11] .is_wysiwyg = "true";
defparam \PC_Register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \PCPlus4_inst|Add0~41 (
// Equation(s):
// \PCPlus4_inst|Add0~41_sumout  = SUM(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4_inst|Add0~38  ))
// \PCPlus4_inst|Add0~42  = CARRY(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~41_sumout ),
	.cout(\PCPlus4_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~41 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \ReadData[12]~input (
	.i(ReadData[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[12]~input_o ));
// synopsys translate_off
defparam \ReadData[12]~input .bus_hold = "false";
defparam \ReadData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y5_N50
dffeas \Reg_file_inst|registers[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N5
dffeas \Reg_file_inst|registers[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \Reg_file_inst|registers[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N53
dffeas \Reg_file_inst|registers[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~74 (
// Equation(s):
// \Reg_file_inst|RD2[12]~74_combout  = ( \Reg_file_inst|registers[8][12]~q  & ( \Reg_file_inst|registers[9][12]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][12]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][12]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][12]~q  & ( \Reg_file_inst|registers[9][12]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[10][12]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][12]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][12]~q  & ( !\Reg_file_inst|registers[9][12]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (((!\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][12]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][12]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][12]~q  
// & ( !\Reg_file_inst|registers[9][12]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][12]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][12]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][12]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[10][12]~q ),
	.datae(!\Reg_file_inst|registers[8][12]~q ),
	.dataf(!\Reg_file_inst|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~74 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~74 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Reg_file_inst|RD2[12]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~75 (
// Equation(s):
// \Reg_file_inst|RD2[12]~75_combout  = ( \Reg_file_inst|RD2[6]~1_combout  & ( \Reg_file_inst|RD2[12]~74_combout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[6]~1_combout ),
	.dataf(!\Reg_file_inst|RD2[12]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~75 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~75 .lut_mask = 64'h000000000000AAAA;
defparam \Reg_file_inst|RD2[12]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N56
dffeas \Reg_file_inst|registers[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \Reg_file_inst|registers[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \Reg_file_inst|registers[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \Reg_file_inst|registers[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~77 (
// Equation(s):
// \Reg_file_inst|RD2[12]~77_combout  = ( \Reg_file_inst|registers[5][12]~q  & ( \Reg_file_inst|registers[6][12]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[4][12]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][12]~q ))) ) ) ) # ( !\Reg_file_inst|registers[5][12]~q  & ( \Reg_file_inst|registers[6][12]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[4][12]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][12]~q  & ((\RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[5][12]~q  & ( !\Reg_file_inst|registers[6][12]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[4][12]~q  & !\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][12]~q ))) ) ) ) # ( !\Reg_file_inst|registers[5][12]~q  & ( 
// !\Reg_file_inst|registers[6][12]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[4][12]~q  & !\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][12]~q  & ((\RA2_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[7][12]~q ),
	.datab(!\Reg_file_inst|registers[4][12]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[5][12]~q ),
	.dataf(!\Reg_file_inst|registers[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~77 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~77 .lut_mask = 64'h30053F0530F53FF5;
defparam \Reg_file_inst|RD2[12]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N38
dffeas \Reg_file_inst|registers[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \Reg_file_inst|registers[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N8
dffeas \Reg_file_inst|registers[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N48
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~76 (
// Equation(s):
// \Reg_file_inst|RD2[12]~76_combout  = ( \Reg_file_inst|registers[13][12]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[12][12]~q )) # (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[14][12]~q )))) ) ) # ( !\Reg_file_inst|registers[13][12]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][12]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[14][12]~q ))))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][12]~q ),
	.datad(!\Reg_file_inst|registers[14][12]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~76 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~76 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Reg_file_inst|RD2[12]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \Reg_file_inst|registers[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \Reg_file_inst|registers[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N2
dffeas \Reg_file_inst|registers[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N59
dffeas \Reg_file_inst|registers[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][12] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~78 (
// Equation(s):
// \Reg_file_inst|RD2[12]~78_combout  = ( \Reg_file_inst|registers[2][12]~q  & ( \Reg_file_inst|registers[3][12]~q  & ( ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][12]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][12]~q 
// ))) # (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[2][12]~q  & ( \Reg_file_inst|registers[3][12]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][12]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[1][12]~q )))) # (\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout )) ) ) ) # ( \Reg_file_inst|registers[2][12]~q  & ( !\Reg_file_inst|registers[3][12]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][12]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][12]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[2][12]~q  & ( 
// !\Reg_file_inst|registers[3][12]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][12]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][12]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][12]~q ),
	.datad(!\Reg_file_inst|registers[0][12]~q ),
	.datae(!\Reg_file_inst|registers[2][12]~q ),
	.dataf(!\Reg_file_inst|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~78 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~78 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file_inst|RD2[12]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~79 (
// Equation(s):
// \Reg_file_inst|RD2[12]~79_combout  = ( \Reg_file_inst|RD2[12]~76_combout  & ( \Reg_file_inst|RD2[12]~78_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[12]~77_combout ))) 
// # (\RA2_inst|C[3]~3_combout  & ((\RA2_inst|C[2]~2_combout ))))) ) ) ) # ( !\Reg_file_inst|RD2[12]~76_combout  & ( \Reg_file_inst|RD2[12]~78_combout  & ( (!\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[2]~2_combout ) # 
// (\Reg_file_inst|RD2[12]~77_combout )))) ) ) ) # ( \Reg_file_inst|RD2[12]~76_combout  & ( !\Reg_file_inst|RD2[12]~78_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[12]~77_combout ) # 
// (\RA2_inst|C[3]~3_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[12]~76_combout  & ( !\Reg_file_inst|RD2[12]~78_combout  & ( (!\RA2_inst|C[3]~3_combout  & (!\Reg_file_inst|Equal2~0_combout  & (\Reg_file_inst|RD2[12]~77_combout  & \RA2_inst|C[2]~2_combout ))) 
// ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[12]~77_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[12]~76_combout ),
	.dataf(!\Reg_file_inst|RD2[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~79 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~79 .lut_mask = 64'h0008004C8808884C;
defparam \Reg_file_inst|RD2[12]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \PCPlus8_inst|Add0~33 (
// Equation(s):
// \PCPlus8_inst|Add0~33_sumout  = SUM(( \PCPlus4_inst|Add0~41_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~30  ))
// \PCPlus8_inst|Add0~34  = CARRY(( \PCPlus4_inst|Add0~41_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~33_sumout ),
	.cout(\PCPlus8_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~33 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~203 (
// Equation(s):
// \Reg_file_inst|RD2[12]~203_combout  = ( \RA2_inst|C[2]~2_combout  & ( \PCPlus8_inst|Add0~33_sumout  & ( (\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[1]~1_combout  & \RA2_inst|C[0]~0_combout )) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(gnd),
	.datae(!\RA2_inst|C[2]~2_combout ),
	.dataf(!\PCPlus8_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~203 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~203 .lut_mask = 64'h0000000000000101;
defparam \Reg_file_inst|RD2[12]~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \ALUSrc_inst|C[12]~17 (
// Equation(s):
// \ALUSrc_inst|C[12]~17_combout  = ( \Reg_file_inst|RD2[12]~79_combout  & ( \Reg_file_inst|RD2[12]~203_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # 
// (!\Instr[10]~input_o ))) ) ) ) # ( !\Reg_file_inst|RD2[12]~79_combout  & ( \Reg_file_inst|RD2[12]~203_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # 
// (!\Instr[10]~input_o ))) ) ) ) # ( \Reg_file_inst|RD2[12]~79_combout  & ( !\Reg_file_inst|RD2[12]~203_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # 
// (!\Instr[10]~input_o ))) ) ) ) # ( !\Reg_file_inst|RD2[12]~79_combout  & ( !\Reg_file_inst|RD2[12]~203_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[12]~75_combout )))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) # ((!\Instr[10]~input_o )))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[10]~input_o ),
	.datad(!\Reg_file_inst|RD2[12]~75_combout ),
	.datae(!\Reg_file_inst|RD2[12]~79_combout ),
	.dataf(!\Reg_file_inst|RD2[12]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[12]~17 .extended_lut = "off";
defparam \ALUSrc_inst|C[12]~17 .lut_mask = 64'hFE32323232323232;
defparam \ALUSrc_inst|C[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[12]~73 (
// Equation(s):
// \Reg_file_inst|RD1[12]~73_combout  = ( \Reg_file_inst|registers[8][12]~q  & ( \Reg_file_inst|registers[9][12]~q  & ( ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][12]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][12]~q 
// ))) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[8][12]~q  & ( \Reg_file_inst|registers[9][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][12]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[10][12]~q )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[8][12]~q  & ( !\Reg_file_inst|registers[9][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[11][12]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][12]~q )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[8][12]~q  & ( 
// !\Reg_file_inst|registers[9][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][12]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][12]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[10][12]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[11][12]~q ),
	.datae(!\Reg_file_inst|registers[8][12]~q ),
	.dataf(!\Reg_file_inst|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[12]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[12]~73 .extended_lut = "off";
defparam \Reg_file_inst|RD1[12]~73 .lut_mask = 64'h04C407C734F437F7;
defparam \Reg_file_inst|RD1[12]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \Reg_file_inst|RD1[12]~74 (
// Equation(s):
// \Reg_file_inst|RD1[12]~74_combout  = ( \Reg_file_inst|registers[12][12]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][12]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[14][12]~q )) # 
// (\RA1_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[12][12]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][12]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[14][12]~q ))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][12]~q ),
	.datad(!\Reg_file_inst|registers[13][12]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[12]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[12]~74 .extended_lut = "off";
defparam \Reg_file_inst|RD1[12]~74 .lut_mask = 64'h0426042615371537;
defparam \Reg_file_inst|RD1[12]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[12]~75 (
// Equation(s):
// \Reg_file_inst|RD1[12]~75_combout  = ( \Reg_file_inst|registers[4][12]~q  & ( \Reg_file_inst|registers[7][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[6][12]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[5][12]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][12]~q  & ( \Reg_file_inst|registers[7][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[6][12]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[5][12]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][12]~q  & ( !\Reg_file_inst|registers[7][12]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][12]~q  & ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[5][12]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][12]~q  & ( 
// !\Reg_file_inst|registers[7][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][12]~q  & ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[5][12]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[6][12]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[5][12]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[4][12]~q ),
	.dataf(!\Reg_file_inst|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[12]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[12]~75 .extended_lut = "off";
defparam \Reg_file_inst|RD1[12]~75 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file_inst|RD1[12]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[12]~76 (
// Equation(s):
// \Reg_file_inst|RD1[12]~76_combout  = ( \Reg_file_inst|registers[2][12]~q  & ( \Reg_file_inst|registers[3][12]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][12]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][12]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][12]~q  & ( \Reg_file_inst|registers[3][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[1][12]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][12]~q ))))) ) ) ) # ( \Reg_file_inst|registers[2][12]~q  & ( !\Reg_file_inst|registers[3][12]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout 
// )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][12]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][12]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[2][12]~q  & ( 
// !\Reg_file_inst|registers[3][12]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][12]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][12]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][12]~q ),
	.datad(!\Reg_file_inst|registers[0][12]~q ),
	.datae(!\Reg_file_inst|registers[2][12]~q ),
	.dataf(!\Reg_file_inst|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[12]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[12]~76 .extended_lut = "off";
defparam \Reg_file_inst|RD1[12]~76 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file_inst|RD1[12]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[12]~77 (
// Equation(s):
// \Reg_file_inst|RD1[12]~77_combout  = ( \Reg_file_inst|RD1[12]~76_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[12]~74_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[12]~75_combout ))))) # 
// (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout )) ) ) # ( !\Reg_file_inst|RD1[12]~76_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[12]~74_combout )) # (\RA1_inst|C[3]~2_combout  & 
// ((\Reg_file_inst|RD1[12]~75_combout ))))) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[12]~74_combout ),
	.datad(!\Reg_file_inst|RD1[12]~75_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[12]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[12]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[12]~77 .extended_lut = "off";
defparam \Reg_file_inst|RD1[12]~77 .lut_mask = 64'h082A082A193B193B;
defparam \Reg_file_inst|RD1[12]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[12]~78 (
// Equation(s):
// \Reg_file_inst|RD1[12]~78_combout  = ( \Reg_file_inst|RD1[12]~77_combout  & ( \PCPlus8_inst|Add0~33_sumout  ) ) # ( !\Reg_file_inst|RD1[12]~77_combout  & ( \PCPlus8_inst|Add0~33_sumout  & ( ((\Reg_file_inst|RD1[12]~73_combout  & 
// \Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[12]~77_combout  & ( !\PCPlus8_inst|Add0~33_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[12]~77_combout  & ( 
// !\PCPlus8_inst|Add0~33_sumout  & ( (\Reg_file_inst|RD1[12]~73_combout  & (!\Reg_file_inst|Equal1~0_combout  & \Reg_file_inst|RD1[29]~1_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[12]~73_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\Reg_file_inst|RD1[29]~1_combout ),
	.datae(!\Reg_file_inst|RD1[12]~77_combout ),
	.dataf(!\PCPlus8_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[12]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[12]~78 .extended_lut = "off";
defparam \Reg_file_inst|RD1[12]~78 .lut_mask = 64'h0050F0F00F5FFFFF;
defparam \Reg_file_inst|RD1[12]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \ALUSrc_inst|C[12]~46 (
// Equation(s):
// \ALUSrc_inst|C[12]~46_combout  = ( \Reg_file_inst|RD2[12]~79_combout  & ( \PCPlus8_inst|Add0~33_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[10]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[12]~79_combout  & ( 
// \PCPlus8_inst|Add0~33_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[12]~75_combout ) # (\Reg_file_inst|Equal2~0_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[10]~input_o 
// )) ) ) ) # ( \Reg_file_inst|RD2[12]~79_combout  & ( !\PCPlus8_inst|Add0~33_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[10]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[12]~79_combout  & ( !\PCPlus8_inst|Add0~33_sumout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|RD2[12]~75_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[10]~input_o )) ) ) )

	.dataa(!\Instr[10]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Reg_file_inst|RD2[12]~75_combout ),
	.datae(!\Reg_file_inst|RD2[12]~79_combout ),
	.dataf(!\PCPlus8_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[12]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[12]~46 .extended_lut = "off";
defparam \ALUSrc_inst|C[12]~46 .lut_mask = 64'h11DDDDDD1DDDDDDD;
defparam \ALUSrc_inst|C[12]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \ALU_inst|Add0~49 (
// Equation(s):
// \ALU_inst|Add0~49_sumout  = SUM(( \Reg_file_inst|RD1[12]~78_combout  ) + ( (\ALUSrc_inst|C[12]~46_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~46  ))
// \ALU_inst|Add0~50  = CARRY(( \Reg_file_inst|RD1[12]~78_combout  ) + ( (\ALUSrc_inst|C[12]~46_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~46  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[12]~78_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[12]~46_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~49_sumout ),
	.cout(\ALU_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~49 .extended_lut = "off";
defparam \ALU_inst|Add0~49 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \ALU_inst|Add1~49 (
// Equation(s):
// \ALU_inst|Add1~49_sumout  = SUM(( \Reg_file_inst|RD1[12]~78_combout  ) + ( (!\ALUSrc_inst|C[12]~46_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \ALU_inst|Add1~46  ))
// \ALU_inst|Add1~50  = CARRY(( \Reg_file_inst|RD1[12]~78_combout  ) + ( (!\ALUSrc_inst|C[12]~46_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \ALU_inst|Add1~46  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[26]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[12]~78_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[12]~46_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~49_sumout ),
	.cout(\ALU_inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~49 .extended_lut = "off";
defparam \ALU_inst|Add1~49 .lut_mask = 64'h0000008F000000FF;
defparam \ALU_inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \ALU_inst|Mux19~0 (
// Equation(s):
// \ALU_inst|Mux19~0_combout  = ( \ALU_inst|Add0~49_sumout  & ( \ALU_inst|Add1~49_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[12]~17_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout 
// ) # (\Reg_file_inst|RD1[12]~78_combout ))) # (\ALUSrc_inst|C[12]~17_combout  & (\Reg_file_inst|RD1[12]~78_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\ALU_inst|Add0~49_sumout  & ( \ALU_inst|Add1~49_sumout  & ( 
// (!\ALUSrc_inst|C[12]~17_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & \Reg_file_inst|RD1[12]~78_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) # (\ALUSrc_inst|C[12]~17_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\Reg_file_inst|RD1[12]~78_combout )))) ) ) ) # ( \ALU_inst|Add0~49_sumout  & ( !\ALU_inst|Add1~49_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[12]~17_combout  & 
// ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[12]~78_combout ))) # (\ALUSrc_inst|C[12]~17_combout  & (\Reg_file_inst|RD1[12]~78_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( 
// !\ALU_inst|Add0~49_sumout  & ( !\ALU_inst|Add1~49_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[12]~17_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[12]~78_combout ))) # (\ALUSrc_inst|C[12]~17_combout  & (\Reg_file_inst|RD1[12]~78_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) )

	.dataa(!\ALUSrc_inst|C[12]~17_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\Reg_file_inst|RD1[12]~78_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add0~49_sumout ),
	.dataf(!\ALU_inst|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux19~0 .extended_lut = "off";
defparam \ALU_inst|Mux19~0 .lut_mask = 64'h0223CE2302EFCEEF;
defparam \ALU_inst|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \MemToReg_inst|C[12]~12 (
// Equation(s):
// \MemToReg_inst|C[12]~12_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux19~0_combout  & ( \ReadData[12]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux19~0_combout 
//  ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( !\ALU_inst|Mux19~0_combout  & ( \ReadData[12]~input_o  ) ) )

	.dataa(!\ReadData[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.dataf(!\ALU_inst|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[12]~12 .extended_lut = "off";
defparam \MemToReg_inst|C[12]~12 .lut_mask = 64'h00005555FFFF5555;
defparam \MemToReg_inst|C[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \PC_Register|Q[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~41_sumout ),
	.asdata(\MemToReg_inst|C[12]~12_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[12] .is_wysiwyg = "true";
defparam \PC_Register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \PCPlus4_inst|Add0~45 (
// Equation(s):
// \PCPlus4_inst|Add0~45_sumout  = SUM(( \PC_Register|Q [13] ) + ( GND ) + ( \PCPlus4_inst|Add0~42  ))
// \PCPlus4_inst|Add0~46  = CARRY(( \PC_Register|Q [13] ) + ( GND ) + ( \PCPlus4_inst|Add0~42  ))

	.dataa(!\PC_Register|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~45_sumout ),
	.cout(\PCPlus4_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~45 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \ReadData[13]~input (
	.i(ReadData[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[13]~input_o ));
// synopsys translate_off
defparam \ReadData[13]~input .bus_hold = "false";
defparam \ReadData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y10_N35
dffeas \Reg_file_inst|registers[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N14
dffeas \Reg_file_inst|registers[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N56
dffeas \Reg_file_inst|registers[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \Reg_file_inst|registers[9][13]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][13]~feeder_combout  = ( \MemToReg_inst|C[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][13]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \Reg_file_inst|registers[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[13]~79 (
// Equation(s):
// \Reg_file_inst|RD1[13]~79_combout  = ( \Reg_file_inst|registers[11][13]~q  & ( \Reg_file_inst|registers[9][13]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][13]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[8][13]~q ))) ) ) ) # ( !\Reg_file_inst|registers[11][13]~q  & ( \Reg_file_inst|registers[9][13]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[10][13]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][13]~q )))) ) ) ) # ( \Reg_file_inst|registers[11][13]~q  & ( !\Reg_file_inst|registers[9][13]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][13]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][13]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][13]~q  
// & ( !\Reg_file_inst|registers[9][13]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][13]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][13]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[8][13]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][13]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[11][13]~q ),
	.dataf(!\Reg_file_inst|registers[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[13]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[13]~79 .extended_lut = "off";
defparam \Reg_file_inst|RD1[13]~79 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Reg_file_inst|RD1[13]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \Reg_file_inst|registers[7][13]~feeder (
// Equation(s):
// \Reg_file_inst|registers[7][13]~feeder_combout  = ( \MemToReg_inst|C[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[7][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[7][13]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[7][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[7][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \Reg_file_inst|registers[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \Reg_file_inst|registers[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N23
dffeas \Reg_file_inst|registers[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N5
dffeas \Reg_file_inst|registers[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[13]~81 (
// Equation(s):
// \Reg_file_inst|RD1[13]~81_combout  = ( \Reg_file_inst|registers[4][13]~q  & ( \Reg_file_inst|registers[5][13]~q  & ( ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][13]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][13]~q 
// )))) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[4][13]~q  & ( \Reg_file_inst|registers[5][13]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][13]~q )) # (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  
// & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][13]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][13]~q  & ( !\Reg_file_inst|registers[5][13]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[7][13]~q ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[6][13]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][13]~q  & ( !\Reg_file_inst|registers[5][13]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][13]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][13]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[7][13]~q ),
	.datad(!\Reg_file_inst|registers[6][13]~q ),
	.datae(!\Reg_file_inst|registers[4][13]~q ),
	.dataf(!\Reg_file_inst|registers[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[13]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[13]~81 .extended_lut = "off";
defparam \Reg_file_inst|RD1[13]~81 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Reg_file_inst|RD1[13]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \Reg_file_inst|registers[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N23
dffeas \Reg_file_inst|registers[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \Reg_file_inst|registers[14][13]~feeder (
// Equation(s):
// \Reg_file_inst|registers[14][13]~feeder_combout  = ( \MemToReg_inst|C[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[14][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[14][13]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[14][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[14][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \Reg_file_inst|registers[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[13]~80 (
// Equation(s):
// \Reg_file_inst|RD1[13]~80_combout  = ( \Reg_file_inst|registers[14][13]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][13]~q )))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[12][13]~q ))) ) ) # ( !\Reg_file_inst|registers[14][13]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][13]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][13]~q )))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[12][13]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[13][13]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[13]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[13]~80 .extended_lut = "off";
defparam \Reg_file_inst|RD1[13]~80 .lut_mask = 64'h010B010B515B515B;
defparam \Reg_file_inst|RD1[13]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \Reg_file_inst|registers[0][13]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][13]~feeder_combout  = ( \MemToReg_inst|C[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][13]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \Reg_file_inst|registers[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \Reg_file_inst|registers[2][13]~feeder (
// Equation(s):
// \Reg_file_inst|registers[2][13]~feeder_combout  = ( \MemToReg_inst|C[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[2][13]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \Reg_file_inst|registers[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N32
dffeas \Reg_file_inst|registers[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \Reg_file_inst|registers[1][13]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][13]~feeder_combout  = ( \MemToReg_inst|C[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][13]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N26
dffeas \Reg_file_inst|registers[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][13] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[13]~82 (
// Equation(s):
// \Reg_file_inst|RD1[13]~82_combout  = ( \Reg_file_inst|registers[3][13]~q  & ( \Reg_file_inst|registers[1][13]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][13]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[0][13]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][13]~q  & ( \Reg_file_inst|registers[1][13]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[2][13]~q  & \RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout 
//  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[0][13]~q ))) ) ) ) # ( \Reg_file_inst|registers[3][13]~q  & ( !\Reg_file_inst|registers[1][13]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[2][13]~q )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][13]~q  & ((\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[3][13]~q  & ( !\Reg_file_inst|registers[1][13]~q  & ( 
// (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][13]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][13]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[0][13]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[2][13]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[3][13]~q ),
	.dataf(!\Reg_file_inst|registers[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[13]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[13]~82 .extended_lut = "off";
defparam \Reg_file_inst|RD1[13]~82 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Reg_file_inst|RD1[13]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[13]~83 (
// Equation(s):
// \Reg_file_inst|RD1[13]~83_combout  = ( \Reg_file_inst|RD1[13]~80_combout  & ( \Reg_file_inst|RD1[13]~82_combout  & ( (!\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout ))) # (\RA1_inst|C[3]~2_combout  & ((\RA1_inst|C[2]~3_combout ) # 
// (\Reg_file_inst|RD1[13]~81_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[13]~80_combout  & ( \Reg_file_inst|RD1[13]~82_combout  & ( (\RA1_inst|C[3]~2_combout  & ((\RA1_inst|C[2]~3_combout ) # (\Reg_file_inst|RD1[13]~81_combout ))) ) ) ) # ( 
// \Reg_file_inst|RD1[13]~80_combout  & ( !\Reg_file_inst|RD1[13]~82_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # (\Reg_file_inst|RD1[13]~81_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[13]~80_combout  & ( 
// !\Reg_file_inst|RD1[13]~82_combout  & ( (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[13]~81_combout  & !\RA1_inst|C[2]~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[13]~81_combout ),
	.datad(!\RA1_inst|C[2]~3_combout ),
	.datae(!\Reg_file_inst|RD1[13]~80_combout ),
	.dataf(!\Reg_file_inst|RD1[13]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[13]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[13]~83 .extended_lut = "off";
defparam \Reg_file_inst|RD1[13]~83 .lut_mask = 64'h0300CF000333CF33;
defparam \Reg_file_inst|RD1[13]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \PCPlus8_inst|Add0~37 (
// Equation(s):
// \PCPlus8_inst|Add0~37_sumout  = SUM(( \PCPlus4_inst|Add0~45_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~34  ))
// \PCPlus8_inst|Add0~38  = CARRY(( \PCPlus4_inst|Add0~45_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~37_sumout ),
	.cout(\PCPlus8_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~37 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \Reg_file_inst|RD1[13]~84 (
// Equation(s):
// \Reg_file_inst|RD1[13]~84_combout  = ( \Reg_file_inst|RD1[13]~83_combout  & ( \PCPlus8_inst|Add0~37_sumout  ) ) # ( !\Reg_file_inst|RD1[13]~83_combout  & ( \PCPlus8_inst|Add0~37_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & 
// \Reg_file_inst|RD1[13]~79_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[13]~83_combout  & ( !\PCPlus8_inst|Add0~37_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[13]~83_combout  & ( 
// !\PCPlus8_inst|Add0~37_sumout  & ( (\Reg_file_inst|RD1[29]~1_combout  & (!\Reg_file_inst|Equal1~0_combout  & \Reg_file_inst|RD1[13]~79_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\Reg_file_inst|RD1[13]~79_combout ),
	.datae(!\Reg_file_inst|RD1[13]~83_combout ),
	.dataf(!\PCPlus8_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[13]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[13]~84 .extended_lut = "off";
defparam \Reg_file_inst|RD1[13]~84 .lut_mask = 64'h0050F0F00F5FFFFF;
defparam \Reg_file_inst|RD1[13]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~81 (
// Equation(s):
// \Reg_file_inst|RD2[13]~81_combout  = ( \Reg_file_inst|registers[11][13]~q  & ( \Reg_file_inst|registers[9][13]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][13]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][13]~q 
// ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[11][13]~q  & ( \Reg_file_inst|registers[9][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][13]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[10][13]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[11][13]~q  & ( !\Reg_file_inst|registers[9][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[8][13]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][13]~q )))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[11][13]~q  & ( 
// !\Reg_file_inst|registers[9][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][13]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][13]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[10][13]~q ),
	.datad(!\Reg_file_inst|registers[8][13]~q ),
	.datae(!\Reg_file_inst|registers[11][13]~q ),
	.dataf(!\Reg_file_inst|registers[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~81 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~81 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file_inst|RD2[13]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~82 (
// Equation(s):
// \Reg_file_inst|RD2[13]~82_combout  = ( \Reg_file_inst|RD2[6]~1_combout  & ( \Reg_file_inst|RD2[13]~81_combout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[6]~1_combout ),
	.dataf(!\Reg_file_inst|RD2[13]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~82 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~82 .lut_mask = 64'h000000000000F0F0;
defparam \Reg_file_inst|RD2[13]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~83 (
// Equation(s):
// \Reg_file_inst|RD2[13]~83_combout  = ( \Reg_file_inst|registers[12][13]~q  & ( \Reg_file_inst|registers[13][13]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[14][13]~q  & !\RA2_inst|C[0]~0_combout )) ) ) ) # ( 
// !\Reg_file_inst|registers[12][13]~q  & ( \Reg_file_inst|registers[13][13]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][13]~q  & !\RA2_inst|C[0]~0_combout )) ) ) ) # ( 
// \Reg_file_inst|registers[12][13]~q  & ( !\Reg_file_inst|registers[13][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][13]~q ))) ) ) ) # ( !\Reg_file_inst|registers[12][13]~q  & ( 
// !\Reg_file_inst|registers[13][13]~q  & ( (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][13]~q  & !\RA2_inst|C[0]~0_combout )) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[14][13]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[12][13]~q ),
	.dataf(!\Reg_file_inst|registers[13][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~83 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~83 .lut_mask = 64'h1010B0B01A1ABABA;
defparam \Reg_file_inst|RD2[13]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~84 (
// Equation(s):
// \Reg_file_inst|RD2[13]~84_combout  = ( \Reg_file_inst|registers[6][13]~q  & ( \Reg_file_inst|registers[5][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[4][13]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][13]~q ))) ) ) ) # ( !\Reg_file_inst|registers[6][13]~q  & ( \Reg_file_inst|registers[5][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout  & 
// \Reg_file_inst|registers[4][13]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][13]~q ))) ) ) ) # ( \Reg_file_inst|registers[6][13]~q  & ( !\Reg_file_inst|registers[5][13]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[4][13]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][13]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[6][13]~q  & ( 
// !\Reg_file_inst|registers[5][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[4][13]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][13]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[7][13]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[4][13]~q ),
	.datae(!\Reg_file_inst|registers[6][13]~q ),
	.dataf(!\Reg_file_inst|registers[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~84 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~84 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Reg_file_inst|RD2[13]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~85 (
// Equation(s):
// \Reg_file_inst|RD2[13]~85_combout  = ( \Reg_file_inst|registers[3][13]~q  & ( \Reg_file_inst|registers[1][13]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][13]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][13]~q 
// ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[3][13]~q  & ( \Reg_file_inst|registers[1][13]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[0][13]~q )) # (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & 
// (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][13]~q ))) ) ) ) # ( \Reg_file_inst|registers[3][13]~q  & ( !\Reg_file_inst|registers[1][13]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][13]~q 
// )))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[2][13]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[3][13]~q  & ( !\Reg_file_inst|registers[1][13]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout 
//  & ((\Reg_file_inst|registers[0][13]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][13]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[2][13]~q ),
	.datad(!\Reg_file_inst|registers[0][13]~q ),
	.datae(!\Reg_file_inst|registers[3][13]~q ),
	.dataf(!\Reg_file_inst|registers[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~85 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~85 .lut_mask = 64'h048C159D26AE37BF;
defparam \Reg_file_inst|RD2[13]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~86 (
// Equation(s):
// \Reg_file_inst|RD2[13]~86_combout  = ( \Reg_file_inst|RD2[13]~84_combout  & ( \Reg_file_inst|RD2[13]~85_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[3]~3_combout ) # ((\RA2_inst|C[2]~2_combout  & \Reg_file_inst|RD2[13]~83_combout )))) 
// ) ) ) # ( !\Reg_file_inst|RD2[13]~84_combout  & ( \Reg_file_inst|RD2[13]~85_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[2]~2_combout  & (!\RA2_inst|C[3]~3_combout )) # (\RA2_inst|C[2]~2_combout  & (\RA2_inst|C[3]~3_combout  & 
// \Reg_file_inst|RD2[13]~83_combout )))) ) ) ) # ( \Reg_file_inst|RD2[13]~84_combout  & ( !\Reg_file_inst|RD2[13]~85_combout  & ( (\RA2_inst|C[2]~2_combout  & (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[3]~3_combout ) # 
// (\Reg_file_inst|RD2[13]~83_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[13]~84_combout  & ( !\Reg_file_inst|RD2[13]~85_combout  & ( (\RA2_inst|C[2]~2_combout  & (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & 
// \Reg_file_inst|RD2[13]~83_combout ))) ) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[13]~83_combout ),
	.datae(!\Reg_file_inst|RD2[13]~84_combout ),
	.dataf(!\Reg_file_inst|RD2[13]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~86 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~86 .lut_mask = 64'h000440448084C0C4;
defparam \Reg_file_inst|RD2[13]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~204 (
// Equation(s):
// \Reg_file_inst|RD2[13]~204_combout  = ( \PCPlus8_inst|Add0~37_sumout  & ( (\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout  & (\RA2_inst|C[1]~1_combout  & \RA2_inst|C[0]~0_combout ))) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~204 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~204 .lut_mask = 64'h0000000000010001;
defparam \Reg_file_inst|RD2[13]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \ALUSrc_inst|C[13]~18 (
// Equation(s):
// \ALUSrc_inst|C[13]~18_combout  = ( \Instr[11]~input_o  & ( \Reg_file_inst|RD2[13]~204_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) ) # ( !\Instr[11]~input_o  & ( 
// \Reg_file_inst|RD2[13]~204_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  ) ) ) # ( \Instr[11]~input_o  & ( !\Reg_file_inst|RD2[13]~204_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (!\Reg_file_inst|RD2[13]~82_combout  & ((!\Reg_file_inst|RD2[13]~86_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) ) ) # ( !\Instr[11]~input_o  & ( 
// !\Reg_file_inst|RD2[13]~204_combout  & ( ((!\Reg_file_inst|RD2[13]~82_combout  & !\Reg_file_inst|RD2[13]~86_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD2[13]~82_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Reg_file_inst|RD2[13]~86_combout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(!\Instr[11]~input_o ),
	.dataf(!\Reg_file_inst|RD2[13]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[13]~18 .extended_lut = "off";
defparam \ALUSrc_inst|C[13]~18 .lut_mask = 64'hA0FFA0CC00FF00CC;
defparam \ALUSrc_inst|C[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \ALUSrc_inst|C[13]~47 (
// Equation(s):
// \ALUSrc_inst|C[13]~47_combout  = ( \Reg_file_inst|RD2[13]~82_combout  & ( \PCPlus8_inst|Add0~37_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[11]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[13]~82_combout  & ( 
// \PCPlus8_inst|Add0~37_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[13]~86_combout )) # (\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[11]~input_o 
// )))) ) ) ) # ( \Reg_file_inst|RD2[13]~82_combout  & ( !\PCPlus8_inst|Add0~37_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[11]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[13]~82_combout  & ( !\PCPlus8_inst|Add0~37_sumout  & 
// ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Reg_file_inst|RD2[13]~86_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Instr[11]~input_o ))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[13]~86_combout ),
	.datad(!\Instr[11]~input_o ),
	.datae(!\Reg_file_inst|RD2[13]~82_combout ),
	.dataf(!\PCPlus8_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[13]~47 .extended_lut = "off";
defparam \ALUSrc_inst|C[13]~47 .lut_mask = 64'h0A5FAAFF2A7FAAFF;
defparam \ALUSrc_inst|C[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \ALU_inst|Add1~53 (
// Equation(s):
// \ALU_inst|Add1~53_sumout  = SUM(( (!\ALUSrc_inst|C[13]~47_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[13]~84_combout  ) + ( \ALU_inst|Add1~50  ))
// \ALU_inst|Add1~54  = CARRY(( (!\ALUSrc_inst|C[13]~47_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[13]~84_combout  ) + ( \ALU_inst|Add1~50  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[13]~47_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[13]~84_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~53_sumout ),
	.cout(\ALU_inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~53 .extended_lut = "off";
defparam \ALU_inst|Add1~53 .lut_mask = 64'h0000FF000000FF4C;
defparam \ALU_inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N9
cyclonev_lcell_comb \ALU_inst|Add0~53 (
// Equation(s):
// \ALU_inst|Add0~53_sumout  = SUM(( (\ALUSrc_inst|C[13]~47_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[13]~84_combout  ) + ( \ALU_inst|Add0~50  ))
// \ALU_inst|Add0~54  = CARRY(( (\ALUSrc_inst|C[13]~47_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[13]~84_combout  ) + ( \ALU_inst|Add0~50  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[13]~47_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[13]~84_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~53_sumout ),
	.cout(\ALU_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~53 .extended_lut = "off";
defparam \ALU_inst|Add0~53 .lut_mask = 64'h0000FF00000000B3;
defparam \ALU_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N9
cyclonev_lcell_comb \ALU_inst|Mux18~0 (
// Equation(s):
// \ALU_inst|Mux18~0_combout  = ( \ALU_inst|Add1~53_sumout  & ( \ALU_inst|Add0~53_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[13]~84_combout  & !\ALUSrc_inst|C[13]~18_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[13]~18_combout ) # (\Reg_file_inst|RD1[13]~84_combout )))) ) ) ) # ( !\ALU_inst|Add1~53_sumout  & ( 
// \ALU_inst|Add0~53_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[13]~84_combout  & !\ALUSrc_inst|C[13]~18_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[13]~18_combout ) # 
// (\Reg_file_inst|RD1[13]~84_combout ))))) ) ) ) # ( \ALU_inst|Add1~53_sumout  & ( !\ALU_inst|Add0~53_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[13]~84_combout  & !\ALUSrc_inst|C[13]~18_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[13]~18_combout ) # (\Reg_file_inst|RD1[13]~84_combout ))))) ) ) ) # ( !\ALU_inst|Add1~53_sumout  & ( !\ALU_inst|Add0~53_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[13]~84_combout  & !\ALUSrc_inst|C[13]~18_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[13]~18_combout ) # (\Reg_file_inst|RD1[13]~84_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\Reg_file_inst|RD1[13]~84_combout ),
	.datad(!\ALUSrc_inst|C[13]~18_combout ),
	.datae(!\ALU_inst|Add1~53_sumout ),
	.dataf(!\ALU_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux18~0 .extended_lut = "off";
defparam \ALU_inst|Mux18~0 .lut_mask = 64'h150137239D89BFAB;
defparam \ALU_inst|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \MemToReg_inst|C[13]~13 (
// Equation(s):
// \MemToReg_inst|C[13]~13_combout  = ( \ReadData[13]~input_o  & ( \ALU_inst|Mux18~0_combout  ) ) # ( !\ReadData[13]~input_o  & ( \ALU_inst|Mux18~0_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) ) # ( \ReadData[13]~input_o  & ( 
// !\ALU_inst|Mux18~0_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ReadData[13]~input_o ),
	.dataf(!\ALU_inst|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[13]~13 .extended_lut = "off";
defparam \MemToReg_inst|C[13]~13 .lut_mask = 64'h00005555AAAAFFFF;
defparam \MemToReg_inst|C[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N35
dffeas \PC_Register|Q[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~45_sumout ),
	.asdata(\MemToReg_inst|C[13]~13_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[13] .is_wysiwyg = "true";
defparam \PC_Register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \PCPlus4_inst|Add0~49 (
// Equation(s):
// \PCPlus4_inst|Add0~49_sumout  = SUM(( \PC_Register|Q [14] ) + ( GND ) + ( \PCPlus4_inst|Add0~46  ))
// \PCPlus4_inst|Add0~50  = CARRY(( \PC_Register|Q [14] ) + ( GND ) + ( \PCPlus4_inst|Add0~46  ))

	.dataa(!\PC_Register|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~49_sumout ),
	.cout(\PCPlus4_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~49 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \ReadData[14]~input (
	.i(ReadData[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[14]~input_o ));
// synopsys translate_off
defparam \ReadData[14]~input .bus_hold = "false";
defparam \ReadData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \Reg_file_inst|registers[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \Reg_file_inst|registers[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \Reg_file_inst|registers[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N56
dffeas \Reg_file_inst|registers[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[14]~88 (
// Equation(s):
// \Reg_file_inst|RD1[14]~88_combout  = ( \Reg_file_inst|registers[0][14]~q  & ( \Reg_file_inst|registers[3][14]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[2][14]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[1][14]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][14]~q  & ( \Reg_file_inst|registers[3][14]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[2][14]~q )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][14]~q  & (!\RA1_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[0][14]~q  & ( !\Reg_file_inst|registers[3][14]~q  & ( (!\RA1_inst|C[1]~1_combout 
//  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[2][14]~q )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[1][14]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][14]~q  & ( 
// !\Reg_file_inst|registers[3][14]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[2][14]~q )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][14]~q  & (!\RA1_inst|C[0]~0_combout ))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[1][14]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[2][14]~q ),
	.datae(!\Reg_file_inst|registers[0][14]~q ),
	.dataf(!\Reg_file_inst|registers[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[14]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[14]~88 .extended_lut = "off";
defparam \Reg_file_inst|RD1[14]~88 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file_inst|RD1[14]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \Reg_file_inst|registers[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \Reg_file_inst|registers[4][14]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][14]~feeder_combout  = ( \MemToReg_inst|C[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][14]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N59
dffeas \Reg_file_inst|registers[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N59
dffeas \Reg_file_inst|registers[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N37
dffeas \Reg_file_inst|registers[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[14]~87 (
// Equation(s):
// \Reg_file_inst|RD1[14]~87_combout  = ( \Reg_file_inst|registers[7][14]~q  & ( \Reg_file_inst|registers[5][14]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][14]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][14]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][14]~q  & ( \Reg_file_inst|registers[5][14]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][14]~q  & (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout 
//  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[4][14]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][14]~q  & ( !\Reg_file_inst|registers[5][14]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[6][14]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[4][14]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][14]~q  & ( !\Reg_file_inst|registers[5][14]~q  & ( (\RA1_inst|C[0]~0_combout 
//  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][14]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][14]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[6][14]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[4][14]~q ),
	.datae(!\Reg_file_inst|registers[7][14]~q ),
	.dataf(!\Reg_file_inst|registers[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[14]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[14]~87 .extended_lut = "off";
defparam \Reg_file_inst|RD1[14]~87 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Reg_file_inst|RD1[14]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N28
dffeas \Reg_file_inst|registers[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \Reg_file_inst|registers[14][14]~feeder (
// Equation(s):
// \Reg_file_inst|registers[14][14]~feeder_combout  = ( \MemToReg_inst|C[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[14][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[14][14]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[14][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[14][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \Reg_file_inst|registers[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas \Reg_file_inst|registers[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[14]~86 (
// Equation(s):
// \Reg_file_inst|RD1[14]~86_combout  = ( \Reg_file_inst|registers[13][14]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[14][14]~q  & \RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[12][14]~q ))) ) ) # ( !\Reg_file_inst|registers[13][14]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][14]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[12][14]~q )))) ) )

	.dataa(!\Reg_file_inst|registers[12][14]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][14]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[13][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[14]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[14]~86 .extended_lut = "off";
defparam \Reg_file_inst|RD1[14]~86 .lut_mask = 64'h001D331D001D331D;
defparam \Reg_file_inst|RD1[14]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[14]~89 (
// Equation(s):
// \Reg_file_inst|RD1[14]~89_combout  = ( \Reg_file_inst|RD1[14]~87_combout  & ( \Reg_file_inst|RD1[14]~86_combout  & ( (!\RA1_inst|C[2]~3_combout ) # ((\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[14]~88_combout )) ) ) ) # ( 
// !\Reg_file_inst|RD1[14]~87_combout  & ( \Reg_file_inst|RD1[14]~86_combout  & ( (!\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout ))) # (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[14]~88_combout  & \RA1_inst|C[2]~3_combout )) ) ) ) # ( 
// \Reg_file_inst|RD1[14]~87_combout  & ( !\Reg_file_inst|RD1[14]~86_combout  & ( (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout ) # (\Reg_file_inst|RD1[14]~88_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[14]~87_combout  & ( 
// !\Reg_file_inst|RD1[14]~86_combout  & ( (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[14]~88_combout  & \RA1_inst|C[2]~3_combout )) ) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD1[14]~88_combout ),
	.datad(!\RA1_inst|C[2]~3_combout ),
	.datae(!\Reg_file_inst|RD1[14]~87_combout ),
	.dataf(!\Reg_file_inst|RD1[14]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[14]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[14]~89 .extended_lut = "off";
defparam \Reg_file_inst|RD1[14]~89 .lut_mask = 64'h00055505AA05FF05;
defparam \Reg_file_inst|RD1[14]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \Reg_file_inst|registers[10][14]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][14]~feeder_combout  = ( \MemToReg_inst|C[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][14]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N11
dffeas \Reg_file_inst|registers[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \Reg_file_inst|registers[8][14]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][14]~feeder_combout  = ( \MemToReg_inst|C[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][14]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \Reg_file_inst|registers[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N13
dffeas \Reg_file_inst|registers[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \Reg_file_inst|registers[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][14] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[14]~85 (
// Equation(s):
// \Reg_file_inst|RD1[14]~85_combout  = ( \Reg_file_inst|registers[9][14]~q  & ( \Reg_file_inst|registers[11][14]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][14]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[8][14]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][14]~q  & ( \Reg_file_inst|registers[11][14]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  
// & (\Reg_file_inst|registers[10][14]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][14]~q ))))) ) ) ) # ( \Reg_file_inst|registers[9][14]~q  & ( !\Reg_file_inst|registers[11][14]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][14]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][14]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[9][14]~q  & 
// ( !\Reg_file_inst|registers[11][14]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][14]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][14]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[10][14]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[8][14]~q ),
	.datae(!\Reg_file_inst|registers[9][14]~q ),
	.dataf(!\Reg_file_inst|registers[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[14]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[14]~85 .extended_lut = "off";
defparam \Reg_file_inst|RD1[14]~85 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Reg_file_inst|RD1[14]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \PCPlus8_inst|Add0~41 (
// Equation(s):
// \PCPlus8_inst|Add0~41_sumout  = SUM(( \PCPlus4_inst|Add0~49_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~38  ))
// \PCPlus8_inst|Add0~42  = CARRY(( \PCPlus4_inst|Add0~49_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~41_sumout ),
	.cout(\PCPlus8_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~41 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[14]~90 (
// Equation(s):
// \Reg_file_inst|RD1[14]~90_combout  = ( \Reg_file_inst|RD1[14]~85_combout  & ( \PCPlus8_inst|Add0~41_sumout  & ( ((\Reg_file_inst|RD1[14]~89_combout ) # (\Reg_file_inst|Equal1~0_combout )) # (\Reg_file_inst|RD1[29]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[14]~85_combout  & ( \PCPlus8_inst|Add0~41_sumout  & ( (\Reg_file_inst|RD1[14]~89_combout ) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[14]~85_combout  & ( !\PCPlus8_inst|Add0~41_sumout  & ( 
// (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[14]~89_combout ) # (\Reg_file_inst|RD1[29]~1_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[14]~85_combout  & ( !\PCPlus8_inst|Add0~41_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & 
// \Reg_file_inst|RD1[14]~89_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[14]~89_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD1[14]~85_combout ),
	.dataf(!\PCPlus8_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[14]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[14]~90 .extended_lut = "off";
defparam \Reg_file_inst|RD1[14]~90 .lut_mask = 64'h0C0C4C4C3F3F7F7F;
defparam \Reg_file_inst|RD1[14]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~90 (
// Equation(s):
// \Reg_file_inst|RD2[14]~90_combout  = ( \Reg_file_inst|registers[13][14]~q  & ( \Reg_file_inst|registers[12][14]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[14][14]~q  & !\RA2_inst|C[0]~0_combout )) ) ) ) # ( 
// !\Reg_file_inst|registers[13][14]~q  & ( \Reg_file_inst|registers[12][14]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][14]~q ))) ) ) ) # ( \Reg_file_inst|registers[13][14]~q  & ( 
// !\Reg_file_inst|registers[12][14]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][14]~q  & !\RA2_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[13][14]~q  & ( 
// !\Reg_file_inst|registers[12][14]~q  & ( (\Reg_file_inst|registers[14][14]~q  & (\RA2_inst|C[1]~1_combout  & !\RA2_inst|C[0]~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|registers[14][14]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[13][14]~q ),
	.dataf(!\Reg_file_inst|registers[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~90 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~90 .lut_mask = 64'h10101C1CD0D0DCDC;
defparam \Reg_file_inst|RD2[14]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~92 (
// Equation(s):
// \Reg_file_inst|RD2[14]~92_combout  = ( \Reg_file_inst|registers[0][14]~q  & ( \Reg_file_inst|registers[3][14]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[1][14]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[2][14]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[0][14]~q  & ( \Reg_file_inst|registers[3][14]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][14]~q 
// ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[2][14]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[0][14]~q  & ( !\Reg_file_inst|registers[3][14]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) 
// # ((\Reg_file_inst|registers[1][14]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][14]~q )))) ) ) ) # ( !\Reg_file_inst|registers[0][14]~q  & ( !\Reg_file_inst|registers[3][14]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][14]~q ))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][14]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][14]~q ),
	.datad(!\Reg_file_inst|registers[2][14]~q ),
	.datae(!\Reg_file_inst|registers[0][14]~q ),
	.dataf(!\Reg_file_inst|registers[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~92 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~92 .lut_mask = 64'h02468ACE13579BDF;
defparam \Reg_file_inst|RD2[14]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~91 (
// Equation(s):
// \Reg_file_inst|RD2[14]~91_combout  = ( \RA2_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[5][14]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][14]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][14]~q ))) ) ) ) # 
// ( !\RA2_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[5][14]~q  & ( (\Reg_file_inst|registers[4][14]~q ) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( \RA2_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[5][14]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][14]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][14]~q ))) ) ) ) # ( !\RA2_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[5][14]~q  & ( (!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[4][14]~q ) 
// ) ) )

	.dataa(!\Reg_file_inst|registers[6][14]~q ),
	.datab(!\Reg_file_inst|registers[7][14]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[4][14]~q ),
	.datae(!\RA2_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~91 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~91 .lut_mask = 64'h00F053530FFF5353;
defparam \Reg_file_inst|RD2[14]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~93 (
// Equation(s):
// \Reg_file_inst|RD2[14]~93_combout  = ( \Reg_file_inst|RD2[14]~92_combout  & ( \Reg_file_inst|RD2[14]~91_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[3]~3_combout ) # ((\Reg_file_inst|RD2[14]~90_combout  & \RA2_inst|C[2]~2_combout )))) 
// ) ) ) # ( !\Reg_file_inst|RD2[14]~92_combout  & ( \Reg_file_inst|RD2[14]~91_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout ) # (\Reg_file_inst|RD2[14]~90_combout )))) ) ) ) # ( 
// \Reg_file_inst|RD2[14]~92_combout  & ( !\Reg_file_inst|RD2[14]~91_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & ((!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ))) # (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[14]~90_combout  & 
// \RA2_inst|C[2]~2_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[14]~92_combout  & ( !\Reg_file_inst|RD2[14]~91_combout  & ( (\Reg_file_inst|RD2[14]~90_combout  & (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & \RA2_inst|C[2]~2_combout ))) ) 
// ) )

	.dataa(!\Reg_file_inst|RD2[14]~90_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[14]~92_combout ),
	.dataf(!\Reg_file_inst|RD2[14]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~93 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~93 .lut_mask = 64'h0004C00400C4C0C4;
defparam \Reg_file_inst|RD2[14]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~88 (
// Equation(s):
// \Reg_file_inst|RD2[14]~88_combout  = ( \Reg_file_inst|registers[9][14]~q  & ( \Reg_file_inst|registers[8][14]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][14]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][14]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][14]~q  & ( \Reg_file_inst|registers[8][14]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[10][14]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][14]~q  & ((\RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[9][14]~q  & ( !\Reg_file_inst|registers[8][14]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[10][14]~q  & \RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[11][14]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][14]~q  & ( 
// !\Reg_file_inst|registers[8][14]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][14]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][14]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][14]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][14]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[9][14]~q ),
	.dataf(!\Reg_file_inst|registers[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~88 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~88 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Reg_file_inst|RD2[14]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~89 (
// Equation(s):
// \Reg_file_inst|RD2[14]~89_combout  = ( \Reg_file_inst|RD2[14]~88_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[6]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|RD2[6]~1_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[14]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~89 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~89 .lut_mask = 64'h0000000000CC00CC;
defparam \Reg_file_inst|RD2[14]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~205 (
// Equation(s):
// \Reg_file_inst|RD2[14]~205_combout  = ( \RA2_inst|C[0]~0_combout  & ( \PCPlus8_inst|Add0~41_sumout  & ( (\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout  & \RA2_inst|C[1]~1_combout )) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(gnd),
	.datae(!\RA2_inst|C[0]~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~205 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~205 .lut_mask = 64'h0000000000000101;
defparam \Reg_file_inst|RD2[14]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \ALUSrc_inst|C[14]~19 (
// Equation(s):
// \ALUSrc_inst|C[14]~19_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( \Reg_file_inst|RD2[14]~205_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & !\Instr[12]~input_o ) ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( \Reg_file_inst|RD2[14]~205_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( 
// !\Reg_file_inst|RD2[14]~205_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Reg_file_inst|RD2[14]~93_combout  & ((!\Reg_file_inst|RD2[14]~89_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (((!\Instr[12]~input_o )))) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( !\Reg_file_inst|RD2[14]~205_combout  & ( ((!\Reg_file_inst|RD2[14]~93_combout  & !\Reg_file_inst|RD2[14]~89_combout )) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD2[14]~93_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[12]~input_o ),
	.datad(!\Reg_file_inst|RD2[14]~89_combout ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.dataf(!\Reg_file_inst|RD2[14]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[14]~19 .extended_lut = "off";
defparam \ALUSrc_inst|C[14]~19 .lut_mask = 64'hBB33B83033333030;
defparam \ALUSrc_inst|C[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \ALUSrc_inst|C[14]~48 (
// Equation(s):
// \ALUSrc_inst|C[14]~48_combout  = ( \Reg_file_inst|RD2[14]~89_combout  & ( \PCPlus8_inst|Add0~41_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[12]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[14]~89_combout  & ( 
// \PCPlus8_inst|Add0~41_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[14]~93_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[12]~input_o 
// )) ) ) ) # ( \Reg_file_inst|RD2[14]~89_combout  & ( !\PCPlus8_inst|Add0~41_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[12]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[14]~89_combout  & ( !\PCPlus8_inst|Add0~41_sumout  & ( 
// (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|RD2[14]~93_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[12]~input_o )) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[12]~input_o ),
	.datac(!\Reg_file_inst|RD2[14]~93_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\Reg_file_inst|RD2[14]~89_combout ),
	.dataf(!\PCPlus8_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[14]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[14]~48 .extended_lut = "off";
defparam \ALUSrc_inst|C[14]~48 .lut_mask = 64'h1B1BBBBB1BBBBBBB;
defparam \ALUSrc_inst|C[14]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \ALU_inst|Add1~57 (
// Equation(s):
// \ALU_inst|Add1~57_sumout  = SUM(( \Reg_file_inst|RD1[14]~90_combout  ) + ( (!\ALUSrc_inst|C[14]~48_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \ALU_inst|Add1~54  ))
// \ALU_inst|Add1~58  = CARRY(( \Reg_file_inst|RD1[14]~90_combout  ) + ( (!\ALUSrc_inst|C[14]~48_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \ALU_inst|Add1~54  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[14]~90_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[14]~48_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~57_sumout ),
	.cout(\ALU_inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~57 .extended_lut = "off";
defparam \ALU_inst|Add1~57 .lut_mask = 64'h000000B3000000FF;
defparam \ALU_inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \ALU_inst|Add0~57 (
// Equation(s):
// \ALU_inst|Add0~57_sumout  = SUM(( \Reg_file_inst|RD1[14]~90_combout  ) + ( (\ALUSrc_inst|C[14]~48_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~54  ))
// \ALU_inst|Add0~58  = CARRY(( \Reg_file_inst|RD1[14]~90_combout  ) + ( (\ALUSrc_inst|C[14]~48_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~54  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[14]~90_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[14]~48_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~57_sumout ),
	.cout(\ALU_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~57 .extended_lut = "off";
defparam \ALU_inst|Add0~57 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \ALU_inst|Mux17~0 (
// Equation(s):
// \ALU_inst|Mux17~0_combout  = ( \ALU_inst|Add1~57_sumout  & ( \ALU_inst|Add0~57_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[14]~90_combout  & (!\ALUSrc_inst|C[14]~19_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[14]~90_combout  & ((!\ALUSrc_inst|C[14]~19_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( !\ALU_inst|Add1~57_sumout  & ( 
// \ALU_inst|Add0~57_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\Reg_file_inst|RD1[14]~90_combout  & (!\ALUSrc_inst|C[14]~19_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[14]~90_combout  & ((!\ALUSrc_inst|C[14]~19_combout ) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( \ALU_inst|Add1~57_sumout  & ( !\ALU_inst|Add0~57_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[14]~90_combout  & (!\ALUSrc_inst|C[14]~19_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[14]~90_combout  & ((!\ALUSrc_inst|C[14]~19_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( !\ALU_inst|Add1~57_sumout  & ( 
// !\ALU_inst|Add0~57_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[14]~90_combout  & (!\ALUSrc_inst|C[14]~19_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\Reg_file_inst|RD1[14]~90_combout  & ((!\ALUSrc_inst|C[14]~19_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\Reg_file_inst|RD1[14]~90_combout ),
	.datac(!\ALUSrc_inst|C[14]~19_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add1~57_sumout ),
	.dataf(!\ALU_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux17~0 .extended_lut = "off";
defparam \ALU_inst|Mux17~0 .lut_mask = 64'h105110FBBA51BAFB;
defparam \ALU_inst|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N57
cyclonev_lcell_comb \MemToReg_inst|C[14]~14 (
// Equation(s):
// \MemToReg_inst|C[14]~14_combout  = ( \ReadData[14]~input_o  & ( \ALU_inst|Mux17~0_combout  ) ) # ( !\ReadData[14]~input_o  & ( \ALU_inst|Mux17~0_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) ) # ( \ReadData[14]~input_o  & ( 
// !\ALU_inst|Mux17~0_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(!\ReadData[14]~input_o ),
	.dataf(!\ALU_inst|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[14]~14 .extended_lut = "off";
defparam \MemToReg_inst|C[14]~14 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \MemToReg_inst|C[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \PC_Register|Q[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~49_sumout ),
	.asdata(\MemToReg_inst|C[14]~14_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[14] .is_wysiwyg = "true";
defparam \PC_Register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \PCPlus4_inst|Add0~53 (
// Equation(s):
// \PCPlus4_inst|Add0~53_sumout  = SUM(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4_inst|Add0~50  ))
// \PCPlus4_inst|Add0~54  = CARRY(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~53_sumout ),
	.cout(\PCPlus4_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~53 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \ReadData[15]~input (
	.i(ReadData[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[15]~input_o ));
// synopsys translate_off
defparam \ReadData[15]~input .bus_hold = "false";
defparam \ReadData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N24
cyclonev_lcell_comb \Reg_file_inst|registers[6][15]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][15]~feeder_combout  = ( \MemToReg_inst|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][15]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N26
dffeas \Reg_file_inst|registers[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N44
dffeas \Reg_file_inst|registers[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N15
cyclonev_lcell_comb \Reg_file_inst|registers[4][15]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][15]~feeder_combout  = ( \MemToReg_inst|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][15]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N16
dffeas \Reg_file_inst|registers[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N46
dffeas \Reg_file_inst|registers[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[15]~97 (
// Equation(s):
// \Reg_file_inst|RD2[15]~97_combout  = ( \Reg_file_inst|registers[4][15]~q  & ( \Reg_file_inst|registers[5][15]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][15]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][15]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][15]~q  & ( \Reg_file_inst|registers[5][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][15]~q  & ((\RA2_inst|C[1]~1_combout )))) # 
// (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[7][15]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][15]~q  & ( !\Reg_file_inst|registers[5][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[6][15]~q ))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][15]~q  & \RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[4][15]~q  & ( !\Reg_file_inst|registers[5][15]~q  & ( (\RA2_inst|C[1]~1_combout 
//  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][15]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][15]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[6][15]~q ),
	.datac(!\Reg_file_inst|registers[7][15]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[4][15]~q ),
	.dataf(!\Reg_file_inst|registers[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[15]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[15]~97 .extended_lut = "off";
defparam \Reg_file_inst|RD2[15]~97 .lut_mask = 64'h0027AA275527FF27;
defparam \Reg_file_inst|RD2[15]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N50
dffeas \Reg_file_inst|registers[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N23
dffeas \Reg_file_inst|registers[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N6
cyclonev_lcell_comb \Reg_file_inst|registers[8][15]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][15]~feeder_combout  = ( \MemToReg_inst|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][15]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N8
dffeas \Reg_file_inst|registers[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N22
dffeas \Reg_file_inst|registers[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[15]~95 (
// Equation(s):
// \Reg_file_inst|RD2[15]~95_combout  = ( \Reg_file_inst|registers[8][15]~q  & ( \Reg_file_inst|registers[9][15]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][15]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[11][15]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][15]~q  & ( \Reg_file_inst|registers[9][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][15]~q ))) # 
// (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[11][15]~q )))) ) ) ) # ( \Reg_file_inst|registers[8][15]~q  & ( !\Reg_file_inst|registers[9][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[10][15]~q )))) # (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][15]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][15]~q  & ( !\Reg_file_inst|registers[9][15]~q  & ( 
// (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][15]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][15]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[10][15]~q ),
	.datad(!\Reg_file_inst|registers[11][15]~q ),
	.datae(!\Reg_file_inst|registers[8][15]~q ),
	.dataf(!\Reg_file_inst|registers[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[15]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[15]~95 .extended_lut = "off";
defparam \Reg_file_inst|RD2[15]~95 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Reg_file_inst|RD2[15]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N26
dffeas \Reg_file_inst|registers[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N17
dffeas \Reg_file_inst|registers[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N0
cyclonev_lcell_comb \Reg_file_inst|registers[0][15]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][15]~feeder_combout  = ( \MemToReg_inst|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][15]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \Reg_file_inst|registers[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \Reg_file_inst|registers[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[15]~98 (
// Equation(s):
// \Reg_file_inst|RD2[15]~98_combout  = ( \Reg_file_inst|registers[3][15]~q  & ( \RA2_inst|C[1]~1_combout  & ( (\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[2][15]~q ) ) ) ) # ( !\Reg_file_inst|registers[3][15]~q  & ( \RA2_inst|C[1]~1_combout  & ( 
// (\Reg_file_inst|registers[2][15]~q  & !\RA2_inst|C[0]~0_combout ) ) ) ) # ( \Reg_file_inst|registers[3][15]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][15]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[1][15]~q )) ) ) ) # ( !\Reg_file_inst|registers[3][15]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][15]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][15]~q 
// )) ) ) )

	.dataa(!\Reg_file_inst|registers[2][15]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][15]~q ),
	.datad(!\Reg_file_inst|registers[0][15]~q ),
	.datae(!\Reg_file_inst|registers[3][15]~q ),
	.dataf(!\RA2_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[15]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[15]~98 .extended_lut = "off";
defparam \Reg_file_inst|RD2[15]~98 .lut_mask = 64'h03CF03CF44447777;
defparam \Reg_file_inst|RD2[15]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N47
dffeas \Reg_file_inst|registers[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \Reg_file_inst|registers[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N9
cyclonev_lcell_comb \Reg_file_inst|registers[12][15]~feeder (
// Equation(s):
// \Reg_file_inst|registers[12][15]~feeder_combout  = ( \MemToReg_inst|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[12][15]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N11
dffeas \Reg_file_inst|registers[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][15] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[15]~96 (
// Equation(s):
// \Reg_file_inst|RD2[15]~96_combout  = ( \Reg_file_inst|registers[13][15]~q  & ( \Reg_file_inst|registers[12][15]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[14][15]~q )) ) ) ) # ( 
// !\Reg_file_inst|registers[13][15]~q  & ( \Reg_file_inst|registers[12][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][15]~q ))) ) ) ) # ( \Reg_file_inst|registers[13][15]~q  & ( 
// !\Reg_file_inst|registers[12][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[14][15]~q )) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[13][15]~q  & ( 
// !\Reg_file_inst|registers[12][15]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[14][15]~q )) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][15]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[13][15]~q ),
	.dataf(!\Reg_file_inst|registers[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[15]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[15]~96 .extended_lut = "off";
defparam \Reg_file_inst|RD2[15]~96 .lut_mask = 64'h020246468A8ACECE;
defparam \Reg_file_inst|RD2[15]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[15]~99 (
// Equation(s):
// \Reg_file_inst|RD2[15]~99_combout  = ( \Reg_file_inst|RD2[15]~98_combout  & ( \Reg_file_inst|RD2[15]~96_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((!\RA2_inst|C[2]~2_combout )) # (\Reg_file_inst|RD2[15]~97_combout ))) # (\RA2_inst|C[3]~3_combout  & 
// (((\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[15]~95_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[15]~98_combout  & ( \Reg_file_inst|RD2[15]~96_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[15]~97_combout  & ((\RA2_inst|C[2]~2_combout 
// )))) # (\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[15]~95_combout )))) ) ) ) # ( \Reg_file_inst|RD2[15]~98_combout  & ( !\Reg_file_inst|RD2[15]~96_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((!\RA2_inst|C[2]~2_combout 
// )) # (\Reg_file_inst|RD2[15]~97_combout ))) # (\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[15]~95_combout  & !\RA2_inst|C[2]~2_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[15]~98_combout  & ( !\Reg_file_inst|RD2[15]~96_combout  & ( 
// (!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[15]~97_combout  & ((\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[15]~95_combout  & !\RA2_inst|C[2]~2_combout )))) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|RD2[15]~97_combout ),
	.datac(!\Reg_file_inst|RD2[15]~95_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[15]~98_combout ),
	.dataf(!\Reg_file_inst|RD2[15]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[15]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[15]~99 .extended_lut = "off";
defparam \Reg_file_inst|RD2[15]~99 .lut_mask = 64'h0522AF220577AF77;
defparam \Reg_file_inst|RD2[15]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \PCPlus8_inst|Add0~45 (
// Equation(s):
// \PCPlus8_inst|Add0~45_sumout  = SUM(( \PCPlus4_inst|Add0~53_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~42  ))
// \PCPlus8_inst|Add0~46  = CARRY(( \PCPlus4_inst|Add0~53_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~42  ))

	.dataa(!\PCPlus4_inst|Add0~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~45_sumout ),
	.cout(\PCPlus8_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~45 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus8_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N6
cyclonev_lcell_comb \ALUSrc_inst|C[15]~20 (
// Equation(s):
// \ALUSrc_inst|C[15]~20_combout  = ( \Reg_file_inst|RD2[15]~99_combout  & ( \PCPlus8_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # ((\Instr[13]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )) 
// ) ) ) # ( !\Reg_file_inst|RD2[15]~99_combout  & ( \PCPlus8_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|Equal2~0_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\Instr[13]~input_o  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) ) ) ) # ( \Reg_file_inst|RD2[15]~99_combout  & ( !\PCPlus8_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (((!\Reg_file_inst|Equal2~0_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[13]~input_o  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) ) ) ) # ( !\Reg_file_inst|RD2[15]~99_combout  & ( 
// !\PCPlus8_inst|Add0~45_sumout  & ( (\Instr[13]~input_o  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) ) ) )

	.dataa(!\Instr[13]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(!\Reg_file_inst|RD2[15]~99_combout ),
	.dataf(!\PCPlus8_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[15]~20 .extended_lut = "off";
defparam \ALUSrc_inst|C[15]~20 .lut_mask = 64'h0011F0110F11FF11;
defparam \ALUSrc_inst|C[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \Reg_file_inst|RD1[15]~91 (
// Equation(s):
// \Reg_file_inst|RD1[15]~91_combout  = ( \Reg_file_inst|registers[9][15]~q  & ( \RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][15]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][15]~q )) ) ) ) # 
// ( !\Reg_file_inst|registers[9][15]~q  & ( \RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][15]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][15]~q )) ) ) ) # ( \Reg_file_inst|registers[9][15]~q 
//  & ( !\RA1_inst|C[0]~0_combout  & ( (\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][15]~q ) ) ) ) # ( !\Reg_file_inst|registers[9][15]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (\Reg_file_inst|registers[11][15]~q  & !\RA1_inst|C[1]~1_combout ) ) ) 
// )

	.dataa(!\Reg_file_inst|registers[11][15]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[8][15]~q ),
	.datad(!\Reg_file_inst|registers[10][15]~q ),
	.datae(!\Reg_file_inst|registers[9][15]~q ),
	.dataf(!\RA1_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[15]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[15]~91 .extended_lut = "off";
defparam \Reg_file_inst|RD1[15]~91 .lut_mask = 64'h4444777703CF03CF;
defparam \Reg_file_inst|RD1[15]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[15]~94 (
// Equation(s):
// \Reg_file_inst|RD1[15]~94_combout  = ( \Reg_file_inst|registers[0][15]~q  & ( \RA1_inst|C[0]~0_combout  & ( (\Reg_file_inst|registers[2][15]~q ) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[0][15]~q  & ( \RA1_inst|C[0]~0_combout  & ( 
// (!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[2][15]~q ) ) ) ) # ( \Reg_file_inst|registers[0][15]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][15]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[1][15]~q )) ) ) ) # ( !\Reg_file_inst|registers[0][15]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][15]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][15]~q 
// )) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[1][15]~q ),
	.datac(!\Reg_file_inst|registers[2][15]~q ),
	.datad(!\Reg_file_inst|registers[3][15]~q ),
	.datae(!\Reg_file_inst|registers[0][15]~q ),
	.dataf(!\RA1_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[15]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[15]~94 .extended_lut = "off";
defparam \Reg_file_inst|RD1[15]~94 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Reg_file_inst|RD1[15]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[15]~93 (
// Equation(s):
// \Reg_file_inst|RD1[15]~93_combout  = ( \Reg_file_inst|registers[7][15]~q  & ( \Reg_file_inst|registers[5][15]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][15]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[4][15]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][15]~q  & ( \Reg_file_inst|registers[5][15]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][15]~q )))) # (\RA1_inst|C[1]~1_combout 
//  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[4][15]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][15]~q  & ( !\Reg_file_inst|registers[5][15]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # 
// ((\Reg_file_inst|registers[6][15]~q )))) # (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][15]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][15]~q  & ( !\Reg_file_inst|registers[5][15]~q  & ( (\RA1_inst|C[0]~0_combout 
//  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][15]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][15]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[4][15]~q ),
	.datad(!\Reg_file_inst|registers[6][15]~q ),
	.datae(!\Reg_file_inst|registers[7][15]~q ),
	.dataf(!\Reg_file_inst|registers[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[15]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[15]~93 .extended_lut = "off";
defparam \Reg_file_inst|RD1[15]~93 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file_inst|RD1[15]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[15]~92 (
// Equation(s):
// \Reg_file_inst|RD1[15]~92_combout  = ( \Reg_file_inst|registers[14][15]~q  & ( \Reg_file_inst|registers[12][15]~q  & ( ((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][15]~q )) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[14][15]~q  & ( \Reg_file_inst|registers[12][15]~q  & ( (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][15]~q ) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[14][15]~q  & ( 
// !\Reg_file_inst|registers[12][15]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[13][15]~q )) ) ) ) # ( !\Reg_file_inst|registers[14][15]~q  & ( 
// !\Reg_file_inst|registers[12][15]~q  & ( (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[13][15]~q )) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[13][15]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[14][15]~q ),
	.dataf(!\Reg_file_inst|registers[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[15]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[15]~92 .extended_lut = "off";
defparam \Reg_file_inst|RD1[15]~92 .lut_mask = 64'h0404262615153737;
defparam \Reg_file_inst|RD1[15]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[15]~95 (
// Equation(s):
// \Reg_file_inst|RD1[15]~95_combout  = ( \Reg_file_inst|RD1[15]~93_combout  & ( \Reg_file_inst|RD1[15]~92_combout  & ( (!\RA1_inst|C[2]~3_combout ) # ((\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[15]~94_combout )) ) ) ) # ( 
// !\Reg_file_inst|RD1[15]~93_combout  & ( \Reg_file_inst|RD1[15]~92_combout  & ( (!\RA1_inst|C[2]~3_combout  & (!\RA1_inst|C[3]~2_combout )) # (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[15]~94_combout )) ) ) ) # ( 
// \Reg_file_inst|RD1[15]~93_combout  & ( !\Reg_file_inst|RD1[15]~92_combout  & ( (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout ) # (\Reg_file_inst|RD1[15]~94_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[15]~93_combout  & ( 
// !\Reg_file_inst|RD1[15]~92_combout  & ( (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[15]~94_combout )) ) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(gnd),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[15]~94_combout ),
	.datae(!\Reg_file_inst|RD1[15]~93_combout ),
	.dataf(!\Reg_file_inst|RD1[15]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[15]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[15]~95 .extended_lut = "off";
defparam \Reg_file_inst|RD1[15]~95 .lut_mask = 64'h00050A0FA0A5AAAF;
defparam \Reg_file_inst|RD1[15]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[15]~96 (
// Equation(s):
// \Reg_file_inst|RD1[15]~96_combout  = ( \Reg_file_inst|RD1[15]~95_combout  & ( \PCPlus8_inst|Add0~45_sumout  ) ) # ( !\Reg_file_inst|RD1[15]~95_combout  & ( \PCPlus8_inst|Add0~45_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & 
// \Reg_file_inst|RD1[15]~91_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[15]~95_combout  & ( !\PCPlus8_inst|Add0~45_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[15]~95_combout  & ( 
// !\PCPlus8_inst|Add0~45_sumout  & ( (\Reg_file_inst|RD1[29]~1_combout  & (!\Reg_file_inst|Equal1~0_combout  & \Reg_file_inst|RD1[15]~91_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\Reg_file_inst|RD1[15]~91_combout ),
	.datae(!\Reg_file_inst|RD1[15]~95_combout ),
	.dataf(!\PCPlus8_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[15]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[15]~96 .extended_lut = "off";
defparam \Reg_file_inst|RD1[15]~96 .lut_mask = 64'h0050F0F00F5FFFFF;
defparam \Reg_file_inst|RD1[15]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \ALUSrc_inst|C[15]~49 (
// Equation(s):
// \ALUSrc_inst|C[15]~49_combout  = ( \Instr[13]~input_o  & ( \PCPlus8_inst|Add0~45_sumout  & ( ((\Reg_file_inst|RD2[15]~99_combout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( 
// !\Instr[13]~input_o  & ( \PCPlus8_inst|Add0~45_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|RD2[15]~99_combout ) # (\Reg_file_inst|Equal2~0_combout ))) ) ) ) # ( \Instr[13]~input_o  & ( 
// !\PCPlus8_inst|Add0~45_sumout  & ( ((!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[15]~99_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) ) # ( !\Instr[13]~input_o  & ( !\PCPlus8_inst|Add0~45_sumout  & ( 
// (!\Reg_file_inst|Equal2~0_combout  & (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & \Reg_file_inst|RD2[15]~99_combout )) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Reg_file_inst|RD2[15]~99_combout ),
	.datad(gnd),
	.datae(!\Instr[13]~input_o ),
	.dataf(!\PCPlus8_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[15]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[15]~49 .extended_lut = "off";
defparam \ALUSrc_inst|C[15]~49 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \ALUSrc_inst|C[15]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \ALU_inst|Add1~61 (
// Equation(s):
// \ALU_inst|Add1~61_sumout  = SUM(( (!\ALUSrc_inst|C[15]~49_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[15]~96_combout  ) + ( \ALU_inst|Add1~58  ))
// \ALU_inst|Add1~62  = CARRY(( (!\ALUSrc_inst|C[15]~49_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[15]~96_combout  ) + ( \ALU_inst|Add1~58  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[15]~49_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[15]~96_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~61_sumout ),
	.cout(\ALU_inst|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~61 .extended_lut = "off";
defparam \ALU_inst|Add1~61 .lut_mask = 64'h0000FF000000FF4C;
defparam \ALU_inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N15
cyclonev_lcell_comb \ALU_inst|Add0~61 (
// Equation(s):
// \ALU_inst|Add0~61_sumout  = SUM(( (\ALUSrc_inst|C[15]~49_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[15]~96_combout  ) + ( \ALU_inst|Add0~58  ))
// \ALU_inst|Add0~62  = CARRY(( (\ALUSrc_inst|C[15]~49_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[15]~96_combout  ) + ( \ALU_inst|Add0~58  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[15]~49_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[15]~96_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~61_sumout ),
	.cout(\ALU_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~61 .extended_lut = "off";
defparam \ALU_inst|Add0~61 .lut_mask = 64'h0000FF00000000B3;
defparam \ALU_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N6
cyclonev_lcell_comb \ALU_inst|Mux16~0 (
// Equation(s):
// \ALU_inst|Mux16~0_combout  = ( \ALU_inst|Add1~61_sumout  & ( \ALU_inst|Add0~61_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[15]~20_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  
// & \Reg_file_inst|RD1[15]~96_combout )) # (\ALUSrc_inst|C[15]~20_combout  & ((\Reg_file_inst|RD1[15]~96_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( !\ALU_inst|Add1~61_sumout  & ( \ALU_inst|Add0~61_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[15]~20_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \Reg_file_inst|RD1[15]~96_combout )) # (\ALUSrc_inst|C[15]~20_combout  & ((\Reg_file_inst|RD1[15]~96_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( 
// \ALU_inst|Add1~61_sumout  & ( !\ALU_inst|Add0~61_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[15]~20_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \Reg_file_inst|RD1[15]~96_combout )) # (\ALUSrc_inst|C[15]~20_combout  & 
// ((\Reg_file_inst|RD1[15]~96_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( !\ALU_inst|Add1~61_sumout  & ( !\ALU_inst|Add0~61_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[15]~20_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \Reg_file_inst|RD1[15]~96_combout )) # (\ALUSrc_inst|C[15]~20_combout  & ((\Reg_file_inst|RD1[15]~96_combout ) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\ALUSrc_inst|C[15]~20_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datad(!\Reg_file_inst|RD1[15]~96_combout ),
	.datae(!\ALU_inst|Add1~61_sumout ),
	.dataf(!\ALU_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux16~0 .extended_lut = "off";
defparam \ALU_inst|Mux16~0 .lut_mask = 64'h01150B1FA1B5ABBF;
defparam \ALU_inst|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N33
cyclonev_lcell_comb \MemToReg_inst|C[15]~15 (
// Equation(s):
// \MemToReg_inst|C[15]~15_combout  = ( \ALU_inst|Mux16~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[15]~input_o ) ) ) # ( !\ALU_inst|Mux16~0_combout  & ( 
// (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & \ReadData[15]~input_o ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(!\ReadData[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[15]~15 .extended_lut = "off";
defparam \MemToReg_inst|C[15]~15 .lut_mask = 64'h05050505AFAFAFAF;
defparam \MemToReg_inst|C[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N41
dffeas \PC_Register|Q[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~53_sumout ),
	.asdata(\MemToReg_inst|C[15]~15_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[15] .is_wysiwyg = "true";
defparam \PC_Register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \PCPlus4_inst|Add0~57 (
// Equation(s):
// \PCPlus4_inst|Add0~57_sumout  = SUM(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4_inst|Add0~54  ))
// \PCPlus4_inst|Add0~58  = CARRY(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~57_sumout ),
	.cout(\PCPlus4_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~57 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \ReadData[16]~input (
	.i(ReadData[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[16]~input_o ));
// synopsys translate_off
defparam \ReadData[16]~input .bus_hold = "false";
defparam \ReadData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \Reg_file_inst|registers[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \Reg_file_inst|registers[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N23
dffeas \Reg_file_inst|registers[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \Reg_file_inst|registers[8][16]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][16]~feeder_combout  = ( \MemToReg_inst|C[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][16]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N16
dffeas \Reg_file_inst|registers[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[16]~101 (
// Equation(s):
// \Reg_file_inst|RD2[16]~101_combout  = ( \Reg_file_inst|registers[10][16]~q  & ( \Reg_file_inst|registers[8][16]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][16]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[11][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][16]~q  & ( \Reg_file_inst|registers[8][16]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[9][16]~q )))) # 
// (\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][16]~q )))) ) ) ) # ( \Reg_file_inst|registers[10][16]~q  & ( !\Reg_file_inst|registers[8][16]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[9][16]~q ))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[11][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][16]~q  & ( !\Reg_file_inst|registers[8][16]~q  & ( 
// (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][16]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][16]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[9][16]~q ),
	.datad(!\Reg_file_inst|registers[11][16]~q ),
	.datae(!\Reg_file_inst|registers[10][16]~q ),
	.dataf(!\Reg_file_inst|registers[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[16]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[16]~101 .extended_lut = "off";
defparam \Reg_file_inst|RD2[16]~101 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file_inst|RD2[16]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N11
dffeas \Reg_file_inst|registers[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N56
dffeas \Reg_file_inst|registers[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N17
dffeas \Reg_file_inst|registers[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[16]~102 (
// Equation(s):
// \Reg_file_inst|RD2[16]~102_combout  = ( \Reg_file_inst|registers[14][16]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][16]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][16]~q )))) # 
// (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) # ( !\Reg_file_inst|registers[14][16]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][16]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[13][16]~q )))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[13][16]~q ),
	.datad(!\Reg_file_inst|registers[12][16]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[16]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[16]~102 .extended_lut = "off";
defparam \Reg_file_inst|RD2[16]~102 .lut_mask = 64'h028A028A46CE46CE;
defparam \Reg_file_inst|RD2[16]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \Reg_file_inst|registers[6][16]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][16]~feeder_combout  = ( \MemToReg_inst|C[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][16]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \Reg_file_inst|registers[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \Reg_file_inst|registers[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N8
dffeas \Reg_file_inst|registers[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \Reg_file_inst|registers[4][16]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][16]~feeder_combout  = ( \MemToReg_inst|C[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][16]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \Reg_file_inst|registers[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[16]~103 (
// Equation(s):
// \Reg_file_inst|RD2[16]~103_combout  = ( \Reg_file_inst|registers[5][16]~q  & ( \Reg_file_inst|registers[4][16]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][16]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][16]~q  & ( \Reg_file_inst|registers[4][16]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[6][16]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][16]~q )))) ) ) ) # ( \Reg_file_inst|registers[5][16]~q  & ( !\Reg_file_inst|registers[4][16]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[6][16]~q ))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[7][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][16]~q  & ( !\Reg_file_inst|registers[4][16]~q  & ( 
// (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][16]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][16]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[6][16]~q ),
	.datad(!\Reg_file_inst|registers[7][16]~q ),
	.datae(!\Reg_file_inst|registers[5][16]~q ),
	.dataf(!\Reg_file_inst|registers[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[16]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[16]~103 .extended_lut = "off";
defparam \Reg_file_inst|RD2[16]~103 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file_inst|RD2[16]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \Reg_file_inst|registers[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \Reg_file_inst|registers[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \Reg_file_inst|registers[1][16]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][16]~feeder_combout  = ( \MemToReg_inst|C[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][16]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \Reg_file_inst|registers[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N34
dffeas \Reg_file_inst|registers[0][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][16] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[16]~104 (
// Equation(s):
// \Reg_file_inst|RD2[16]~104_combout  = ( \Reg_file_inst|registers[1][16]~q  & ( \Reg_file_inst|registers[0][16]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][16]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][16]~q ))) ) ) ) # ( !\Reg_file_inst|registers[1][16]~q  & ( \Reg_file_inst|registers[0][16]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[2][16]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][16]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][16]~q  & ( !\Reg_file_inst|registers[0][16]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout 
// )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][16]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][16]~q  & ( 
// !\Reg_file_inst|registers[0][16]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][16]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][16]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[3][16]~q ),
	.datad(!\Reg_file_inst|registers[2][16]~q ),
	.datae(!\Reg_file_inst|registers[1][16]~q ),
	.dataf(!\Reg_file_inst|registers[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[16]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[16]~104 .extended_lut = "off";
defparam \Reg_file_inst|RD2[16]~104 .lut_mask = 64'h0145236789CDABEF;
defparam \Reg_file_inst|RD2[16]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \Reg_file_inst|RD2[16]~105 (
// Equation(s):
// \Reg_file_inst|RD2[16]~105_combout  = ( \Reg_file_inst|RD2[16]~103_combout  & ( \Reg_file_inst|RD2[16]~104_combout  & ( (!\RA2_inst|C[3]~3_combout ) # ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[16]~101_combout )) # (\RA2_inst|C[2]~2_combout  & 
// ((\Reg_file_inst|RD2[16]~102_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[16]~103_combout  & ( \Reg_file_inst|RD2[16]~104_combout  & ( (!\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|RD2[16]~101_combout ))) # 
// (\RA2_inst|C[2]~2_combout  & (((\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[16]~102_combout )))) ) ) ) # ( \Reg_file_inst|RD2[16]~103_combout  & ( !\Reg_file_inst|RD2[16]~104_combout  & ( (!\RA2_inst|C[2]~2_combout  & 
// (\Reg_file_inst|RD2[16]~101_combout  & (\RA2_inst|C[3]~3_combout ))) # (\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout ) # (\Reg_file_inst|RD2[16]~102_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[16]~103_combout  & ( 
// !\Reg_file_inst|RD2[16]~104_combout  & ( (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[16]~101_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[16]~102_combout ))))) ) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\Reg_file_inst|RD2[16]~101_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[16]~102_combout ),
	.datae(!\Reg_file_inst|RD2[16]~103_combout ),
	.dataf(!\Reg_file_inst|RD2[16]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[16]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[16]~105 .extended_lut = "off";
defparam \Reg_file_inst|RD2[16]~105 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Reg_file_inst|RD2[16]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \PCPlus8_inst|Add0~49 (
// Equation(s):
// \PCPlus8_inst|Add0~49_sumout  = SUM(( \PCPlus4_inst|Add0~57_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~46  ))
// \PCPlus8_inst|Add0~50  = CARRY(( \PCPlus4_inst|Add0~57_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~49_sumout ),
	.cout(\PCPlus8_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~49 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \ALUSrc_inst|C[16]~21 (
// Equation(s):
// \ALUSrc_inst|C[16]~21_combout  = ( \Reg_file_inst|RD2[16]~105_combout  & ( \PCPlus8_inst|Add0~49_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # ((\Instr[14]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )) 
// ) ) ) # ( !\Reg_file_inst|RD2[16]~105_combout  & ( \PCPlus8_inst|Add0~49_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|Equal2~0_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\Instr[14]~input_o  & ((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) ) ) # ( \Reg_file_inst|RD2[16]~105_combout  & ( !\PCPlus8_inst|Add0~49_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (((!\Reg_file_inst|Equal2~0_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[14]~input_o  & ((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[16]~105_combout  & ( 
// !\PCPlus8_inst|Add0~49_sumout  & ( (\Instr[14]~input_o  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) ) ) )

	.dataa(!\Instr[14]~input_o ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(!\Reg_file_inst|RD2[16]~105_combout ),
	.dataf(!\PCPlus8_inst|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[16]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[16]~21 .extended_lut = "off";
defparam \ALUSrc_inst|C[16]~21 .lut_mask = 64'h0005CC053305FF05;
defparam \ALUSrc_inst|C[16]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[16]~97 (
// Equation(s):
// \Reg_file_inst|RD1[16]~97_combout  = ( \Reg_file_inst|registers[11][16]~q  & ( \Reg_file_inst|registers[8][16]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][16]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[9][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][16]~q  & ( \Reg_file_inst|registers[8][16]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][16]~q  & 
// ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[9][16]~q )))) ) ) ) # ( \Reg_file_inst|registers[11][16]~q  & ( !\Reg_file_inst|registers[8][16]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][16]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[9][16]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[11][16]~q  & ( 
// !\Reg_file_inst|registers[8][16]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][16]~q  & ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[9][16]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[10][16]~q ),
	.datab(!\Reg_file_inst|registers[9][16]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[11][16]~q ),
	.dataf(!\Reg_file_inst|registers[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[16]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[16]~97 .extended_lut = "off";
defparam \Reg_file_inst|RD1[16]~97 .lut_mask = 64'h0350F350035FF35F;
defparam \Reg_file_inst|RD1[16]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[16]~98 (
// Equation(s):
// \Reg_file_inst|RD1[16]~98_combout  = ( \Reg_file_inst|registers[12][16]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][16]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[14][16]~q )) # 
// (\RA1_inst|C[1]~1_combout ))) ) ) # ( !\Reg_file_inst|registers[12][16]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][16]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[14][16]~q ))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][16]~q ),
	.datad(!\Reg_file_inst|registers[13][16]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[16]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[16]~98 .extended_lut = "off";
defparam \Reg_file_inst|RD1[16]~98 .lut_mask = 64'h0426042615371537;
defparam \Reg_file_inst|RD1[16]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[16]~99 (
// Equation(s):
// \Reg_file_inst|RD1[16]~99_combout  = ( \Reg_file_inst|registers[5][16]~q  & ( \Reg_file_inst|registers[7][16]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][16]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][16]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][16]~q  & ( \Reg_file_inst|registers[7][16]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[6][16]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][16]~q ))))) ) ) ) # ( \Reg_file_inst|registers[5][16]~q  & ( !\Reg_file_inst|registers[7][16]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][16]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][16]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[5][16]~q  & ( 
// !\Reg_file_inst|registers[7][16]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][16]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][16]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[6][16]~q ),
	.datac(!\Reg_file_inst|registers[4][16]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[5][16]~q ),
	.dataf(!\Reg_file_inst|registers[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[16]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[16]~99 .extended_lut = "off";
defparam \Reg_file_inst|RD1[16]~99 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file_inst|RD1[16]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[16]~100 (
// Equation(s):
// \Reg_file_inst|RD1[16]~100_combout  = ( \Reg_file_inst|registers[2][16]~q  & ( \RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[0][16]~q ) ) ) ) # ( !\Reg_file_inst|registers[2][16]~q  & ( \RA1_inst|C[0]~0_combout  & 
// ( (\Reg_file_inst|registers[0][16]~q  & \RA1_inst|C[1]~1_combout ) ) ) ) # ( \Reg_file_inst|registers[2][16]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][16]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[1][16]~q )) ) ) ) # ( !\Reg_file_inst|registers[2][16]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][16]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][16]~q 
// )) ) ) )

	.dataa(!\Reg_file_inst|registers[0][16]~q ),
	.datab(!\Reg_file_inst|registers[1][16]~q ),
	.datac(!\Reg_file_inst|registers[3][16]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[2][16]~q ),
	.dataf(!\RA1_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[16]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[16]~100 .extended_lut = "off";
defparam \Reg_file_inst|RD1[16]~100 .lut_mask = 64'h0F330F330055FF55;
defparam \Reg_file_inst|RD1[16]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[16]~101 (
// Equation(s):
// \Reg_file_inst|RD1[16]~101_combout  = ( \Reg_file_inst|RD1[16]~99_combout  & ( \Reg_file_inst|RD1[16]~100_combout  & ( ((\Reg_file_inst|RD1[16]~98_combout  & !\RA1_inst|C[2]~3_combout )) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[16]~99_combout  & ( \Reg_file_inst|RD1[16]~100_combout  & ( (!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[16]~98_combout  & !\RA1_inst|C[2]~3_combout )) # (\RA1_inst|C[3]~2_combout  & ((\RA1_inst|C[2]~3_combout ))) ) ) ) # ( 
// \Reg_file_inst|RD1[16]~99_combout  & ( !\Reg_file_inst|RD1[16]~100_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((\RA1_inst|C[3]~2_combout ) # (\Reg_file_inst|RD1[16]~98_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[16]~99_combout  & ( 
// !\Reg_file_inst|RD1[16]~100_combout  & ( (\Reg_file_inst|RD1[16]~98_combout  & (!\RA1_inst|C[3]~2_combout  & !\RA1_inst|C[2]~3_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[16]~98_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(gnd),
	.datad(!\RA1_inst|C[2]~3_combout ),
	.datae(!\Reg_file_inst|RD1[16]~99_combout ),
	.dataf(!\Reg_file_inst|RD1[16]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[16]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[16]~101 .extended_lut = "off";
defparam \Reg_file_inst|RD1[16]~101 .lut_mask = 64'h4400770044337733;
defparam \Reg_file_inst|RD1[16]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[16]~102 (
// Equation(s):
// \Reg_file_inst|RD1[16]~102_combout  = ( \Reg_file_inst|RD1[16]~101_combout  & ( \PCPlus8_inst|Add0~49_sumout  ) ) # ( !\Reg_file_inst|RD1[16]~101_combout  & ( \PCPlus8_inst|Add0~49_sumout  & ( ((\Reg_file_inst|RD1[16]~97_combout  & 
// \Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[16]~101_combout  & ( !\PCPlus8_inst|Add0~49_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[16]~101_combout  & ( 
// !\PCPlus8_inst|Add0~49_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[16]~97_combout  & \Reg_file_inst|RD1[29]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[16]~97_combout ),
	.datad(!\Reg_file_inst|RD1[29]~1_combout ),
	.datae(!\Reg_file_inst|RD1[16]~101_combout ),
	.dataf(!\PCPlus8_inst|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[16]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[16]~102 .extended_lut = "off";
defparam \Reg_file_inst|RD1[16]~102 .lut_mask = 64'h000CCCCC333FFFFF;
defparam \Reg_file_inst|RD1[16]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \ALUSrc_inst|C[16]~50 (
// Equation(s):
// \ALUSrc_inst|C[16]~50_combout  = ( \PCPlus8_inst|Add0~49_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[16]~105_combout ) # (\Reg_file_inst|Equal2~0_combout )))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[14]~input_o )) ) ) # ( !\PCPlus8_inst|Add0~49_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|Equal2~0_combout  & 
// \Reg_file_inst|RD2[16]~105_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[14]~input_o )) ) )

	.dataa(!\Instr[14]~input_o ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\Reg_file_inst|RD2[16]~105_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[16]~50 .extended_lut = "off";
defparam \ALUSrc_inst|C[16]~50 .lut_mask = 64'h05C505C535F535F5;
defparam \ALUSrc_inst|C[16]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \ALU_inst|Add0~65 (
// Equation(s):
// \ALU_inst|Add0~65_sumout  = SUM(( \Reg_file_inst|RD1[16]~102_combout  ) + ( (\ALUSrc_inst|C[16]~50_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~62  ))
// \ALU_inst|Add0~66  = CARRY(( \Reg_file_inst|RD1[16]~102_combout  ) + ( (\ALUSrc_inst|C[16]~50_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~62  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[16]~102_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[16]~50_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~65_sumout ),
	.cout(\ALU_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~65 .extended_lut = "off";
defparam \ALU_inst|Add0~65 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \ALU_inst|Add1~65 (
// Equation(s):
// \ALU_inst|Add1~65_sumout  = SUM(( (!\ALUSrc_inst|C[16]~50_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[16]~102_combout  ) + ( \ALU_inst|Add1~62  ))
// \ALU_inst|Add1~66  = CARRY(( (!\ALUSrc_inst|C[16]~50_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[16]~102_combout  ) + ( \ALU_inst|Add1~62  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[16]~50_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[16]~102_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~65_sumout ),
	.cout(\ALU_inst|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~65 .extended_lut = "off";
defparam \ALU_inst|Add1~65 .lut_mask = 64'h0000FF000000FF4C;
defparam \ALU_inst|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \ALU_inst|Mux15~0 (
// Equation(s):
// \ALU_inst|Mux15~0_combout  = ( \ALU_inst|Add0~65_sumout  & ( \ALU_inst|Add1~65_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[16]~21_combout  & (\Reg_file_inst|RD1[16]~102_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[16]~21_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[16]~102_combout )))) ) ) ) # ( !\ALU_inst|Add0~65_sumout  & ( 
// \ALU_inst|Add1~65_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[16]~21_combout  & (\Reg_file_inst|RD1[16]~102_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[16]~21_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[16]~102_combout ))))) ) ) ) # ( \ALU_inst|Add0~65_sumout  & ( !\ALU_inst|Add1~65_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[16]~21_combout  & (\Reg_file_inst|RD1[16]~102_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[16]~21_combout  & 
// ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[16]~102_combout ))))) ) ) ) # ( !\ALU_inst|Add0~65_sumout  & ( !\ALU_inst|Add1~65_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[16]~21_combout  & (\Reg_file_inst|RD1[16]~102_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[16]~21_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[16]~102_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\ALUSrc_inst|C[16]~21_combout ),
	.datac(!\Reg_file_inst|RD1[16]~102_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add0~65_sumout ),
	.dataf(!\ALU_inst|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux15~0 .extended_lut = "off";
defparam \ALU_inst|Mux15~0 .lut_mask = 64'h0115AB1501BFABBF;
defparam \ALU_inst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \MemToReg_inst|C[16]~16 (
// Equation(s):
// \MemToReg_inst|C[16]~16_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux15~0_combout  & ( \ReadData[16]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux15~0_combout 
//  ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( !\ALU_inst|Mux15~0_combout  & ( \ReadData[16]~input_o  ) ) )

	.dataa(!\ReadData[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.dataf(!\ALU_inst|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[16]~16 .extended_lut = "off";
defparam \MemToReg_inst|C[16]~16 .lut_mask = 64'h00005555FFFF5555;
defparam \MemToReg_inst|C[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \PC_Register|Q[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~57_sumout ),
	.asdata(\MemToReg_inst|C[16]~16_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[16] .is_wysiwyg = "true";
defparam \PC_Register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \PCPlus4_inst|Add0~61 (
// Equation(s):
// \PCPlus4_inst|Add0~61_sumout  = SUM(( \PC_Register|Q [17] ) + ( GND ) + ( \PCPlus4_inst|Add0~58  ))
// \PCPlus4_inst|Add0~62  = CARRY(( \PC_Register|Q [17] ) + ( GND ) + ( \PCPlus4_inst|Add0~58  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~61_sumout ),
	.cout(\PCPlus4_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~61 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \ReadData[17]~input (
	.i(ReadData[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[17]~input_o ));
// synopsys translate_off
defparam \ReadData[17]~input .bus_hold = "false";
defparam \ReadData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y10_N56
dffeas \Reg_file_inst|registers[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N35
dffeas \Reg_file_inst|registers[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N29
dffeas \Reg_file_inst|registers[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \Reg_file_inst|registers[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \Reg_file_inst|RD2[17]~109 (
// Equation(s):
// \Reg_file_inst|RD2[17]~109_combout  = ( \Reg_file_inst|registers[6][17]~q  & ( \Reg_file_inst|registers[5][17]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[4][17]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[7][17]~q ))) ) ) ) # ( !\Reg_file_inst|registers[6][17]~q  & ( \Reg_file_inst|registers[5][17]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[4][17]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][17]~q  & ((\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[6][17]~q  & ( !\Reg_file_inst|registers[5][17]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[4][17]~q  & !\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[7][17]~q ))) ) ) ) # ( !\Reg_file_inst|registers[6][17]~q  & ( 
// !\Reg_file_inst|registers[5][17]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[4][17]~q  & !\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][17]~q  & ((\RA2_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[7][17]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[4][17]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[6][17]~q ),
	.dataf(!\Reg_file_inst|registers[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[17]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[17]~109 .extended_lut = "off";
defparam \Reg_file_inst|RD2[17]~109 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Reg_file_inst|RD2[17]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N59
dffeas \Reg_file_inst|registers[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \Reg_file_inst|registers[12][17]~feeder (
// Equation(s):
// \Reg_file_inst|registers[12][17]~feeder_combout  = \MemToReg_inst|C[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MemToReg_inst|C[17]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[12][17]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[12][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file_inst|registers[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N14
dffeas \Reg_file_inst|registers[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N35
dffeas \Reg_file_inst|registers[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[17]~108 (
// Equation(s):
// \Reg_file_inst|RD2[17]~108_combout  = ( \Reg_file_inst|registers[12][17]~q  & ( \Reg_file_inst|registers[13][17]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[14][17]~q )) ) ) ) # ( 
// !\Reg_file_inst|registers[12][17]~q  & ( \Reg_file_inst|registers[13][17]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[14][17]~q  & \RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ))) ) ) ) # ( 
// \Reg_file_inst|registers[12][17]~q  & ( !\Reg_file_inst|registers[13][17]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][17]~q ))) ) ) ) # ( !\Reg_file_inst|registers[12][17]~q  & ( 
// !\Reg_file_inst|registers[13][17]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[14][17]~q  & \RA2_inst|C[1]~1_combout )) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|registers[14][17]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[12][17]~q ),
	.dataf(!\Reg_file_inst|registers[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[17]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[17]~108 .extended_lut = "off";
defparam \Reg_file_inst|RD2[17]~108 .lut_mask = 64'h000AAA0A550AFF0A;
defparam \Reg_file_inst|RD2[17]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \Reg_file_inst|registers[2][17]~feeder (
// Equation(s):
// \Reg_file_inst|registers[2][17]~feeder_combout  = ( \MemToReg_inst|C[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[2][17]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N38
dffeas \Reg_file_inst|registers[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \Reg_file_inst|registers[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N47
dffeas \Reg_file_inst|registers[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N40
dffeas \Reg_file_inst|registers[0][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[17]~110 (
// Equation(s):
// \Reg_file_inst|RD2[17]~110_combout  = ( \Reg_file_inst|registers[3][17]~q  & ( \Reg_file_inst|registers[0][17]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[1][17]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][17]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][17]~q  & ( \Reg_file_inst|registers[0][17]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[1][17]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][17]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[3][17]~q  & ( !\Reg_file_inst|registers[0][17]~q  & ( (!\RA2_inst|C[1]~1_combout 
//  & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[1][17]~q )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][17]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][17]~q  & ( 
// !\Reg_file_inst|registers[0][17]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[1][17]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][17]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][17]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[1][17]~q ),
	.datae(!\Reg_file_inst|registers[3][17]~q ),
	.dataf(!\Reg_file_inst|registers[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[17]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[17]~110 .extended_lut = "off";
defparam \Reg_file_inst|RD2[17]~110 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Reg_file_inst|RD2[17]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \Reg_file_inst|registers[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \Reg_file_inst|registers[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \Reg_file_inst|registers[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \Reg_file_inst|registers[10][17]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][17]~feeder_combout  = ( \MemToReg_inst|C[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][17]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \Reg_file_inst|registers[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][17] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[17]~107 (
// Equation(s):
// \Reg_file_inst|RD2[17]~107_combout  = ( \Reg_file_inst|registers[8][17]~q  & ( \Reg_file_inst|registers[10][17]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][17]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[11][17]~q )))) ) ) ) # ( !\Reg_file_inst|registers[8][17]~q  & ( \Reg_file_inst|registers[10][17]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[9][17]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][17]~q ))))) ) ) ) # ( \Reg_file_inst|registers[8][17]~q  & ( !\Reg_file_inst|registers[10][17]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (!\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][17]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][17]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[8][17]~q  & ( 
// !\Reg_file_inst|registers[10][17]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][17]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][17]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[9][17]~q ),
	.datad(!\Reg_file_inst|registers[11][17]~q ),
	.datae(!\Reg_file_inst|registers[8][17]~q ),
	.dataf(!\Reg_file_inst|registers[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[17]~107 .extended_lut = "off";
defparam \Reg_file_inst|RD2[17]~107 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file_inst|RD2[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \Reg_file_inst|RD2[17]~111 (
// Equation(s):
// \Reg_file_inst|RD2[17]~111_combout  = ( \Reg_file_inst|RD2[17]~110_combout  & ( \Reg_file_inst|RD2[17]~107_combout  & ( (!\RA2_inst|C[2]~2_combout ) # ((!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[17]~109_combout )) # (\RA2_inst|C[3]~3_combout  & 
// ((\Reg_file_inst|RD2[17]~108_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[17]~110_combout  & ( \Reg_file_inst|RD2[17]~107_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[17]~109_combout ))) # 
// (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # ((\Reg_file_inst|RD2[17]~108_combout )))) ) ) ) # ( \Reg_file_inst|RD2[17]~110_combout  & ( !\Reg_file_inst|RD2[17]~107_combout  & ( (!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout ) # 
// ((\Reg_file_inst|RD2[17]~109_combout )))) # (\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[17]~108_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[17]~110_combout  & ( !\Reg_file_inst|RD2[17]~107_combout  & ( 
// (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[17]~109_combout )) # (\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[17]~108_combout ))))) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\Reg_file_inst|RD2[17]~109_combout ),
	.datad(!\Reg_file_inst|RD2[17]~108_combout ),
	.datae(!\Reg_file_inst|RD2[17]~110_combout ),
	.dataf(!\Reg_file_inst|RD2[17]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[17]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[17]~111 .extended_lut = "off";
defparam \Reg_file_inst|RD2[17]~111 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Reg_file_inst|RD2[17]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \PCPlus8_inst|Add0~53 (
// Equation(s):
// \PCPlus8_inst|Add0~53_sumout  = SUM(( \PCPlus4_inst|Add0~61_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~50  ))
// \PCPlus8_inst|Add0~54  = CARRY(( \PCPlus4_inst|Add0~61_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~50  ))

	.dataa(!\PCPlus4_inst|Add0~61_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~53_sumout ),
	.cout(\PCPlus8_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~53 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus8_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \ALUSrc_inst|C[17]~22 (
// Equation(s):
// \ALUSrc_inst|C[17]~22_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~53_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[15]~input_o ) ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~53_sumout  & ( (\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[17]~111_combout ) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( 
// !\PCPlus8_inst|Add0~53_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[15]~input_o ) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\PCPlus8_inst|Add0~53_sumout  & ( 
// (\Reg_file_inst|RD2[17]~111_combout  & !\Reg_file_inst|Equal2~0_combout ) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\Reg_file_inst|RD2[17]~111_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Instr[15]~input_o ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[17]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[17]~22 .extended_lut = "off";
defparam \ALUSrc_inst|C[17]~22 .lut_mask = 64'h303000553F3F0055;
defparam \ALUSrc_inst|C[17]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[17]~103 (
// Equation(s):
// \Reg_file_inst|RD1[17]~103_combout  = ( \Reg_file_inst|registers[10][17]~q  & ( \Reg_file_inst|registers[11][17]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][17]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[8][17]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][17]~q  & ( \Reg_file_inst|registers[11][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  
// & (\Reg_file_inst|registers[9][17]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][17]~q ))))) ) ) ) # ( \Reg_file_inst|registers[10][17]~q  & ( !\Reg_file_inst|registers[11][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][17]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][17]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[10][17]~q  & 
// ( !\Reg_file_inst|registers[11][17]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][17]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][17]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[9][17]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[8][17]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[10][17]~q ),
	.dataf(!\Reg_file_inst|registers[11][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[17]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[17]~103 .extended_lut = "off";
defparam \Reg_file_inst|RD1[17]~103 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Reg_file_inst|RD1[17]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[17]~104 (
// Equation(s):
// \Reg_file_inst|RD1[17]~104_combout  = ( \Reg_file_inst|registers[14][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][17]~q )) # 
// (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][17]~q ))))) ) ) # ( !\Reg_file_inst|registers[14][17]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][17]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[12][17]~q ))))) ) )

	.dataa(!\Reg_file_inst|registers[13][17]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][17]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[17]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[17]~104 .extended_lut = "off";
defparam \Reg_file_inst|RD1[17]~104 .lut_mask = 64'h1103110311CF11CF;
defparam \Reg_file_inst|RD1[17]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[17]~105 (
// Equation(s):
// \Reg_file_inst|RD1[17]~105_combout  = ( \Reg_file_inst|registers[6][17]~q  & ( \Reg_file_inst|registers[5][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[7][17]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[4][17]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][17]~q  & ( \Reg_file_inst|registers[5][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][17]~q  & 
// (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[4][17]~q )))) ) ) ) # ( \Reg_file_inst|registers[6][17]~q  & ( !\Reg_file_inst|registers[5][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[7][17]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[4][17]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][17]~q  & ( 
// !\Reg_file_inst|registers[5][17]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][17]~q  & (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[4][17]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[7][17]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[4][17]~q ),
	.datae(!\Reg_file_inst|registers[6][17]~q ),
	.dataf(!\Reg_file_inst|registers[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[17]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[17]~105 .extended_lut = "off";
defparam \Reg_file_inst|RD1[17]~105 .lut_mask = 64'h40434C4F70737C7F;
defparam \Reg_file_inst|RD1[17]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[17]~106 (
// Equation(s):
// \Reg_file_inst|RD1[17]~106_combout  = ( \Reg_file_inst|registers[0][17]~q  & ( \Reg_file_inst|registers[2][17]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][17]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][17]~q 
// ))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[0][17]~q  & ( \Reg_file_inst|registers[2][17]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][17]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[1][17]~q )))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[0][17]~q  & ( !\Reg_file_inst|registers[2][17]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[3][17]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][17]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[0][17]~q  & ( 
// !\Reg_file_inst|registers[2][17]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][17]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][17]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[1][17]~q ),
	.datac(!\Reg_file_inst|registers[3][17]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[0][17]~q ),
	.dataf(!\Reg_file_inst|registers[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[17]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[17]~106 .extended_lut = "off";
defparam \Reg_file_inst|RD1[17]~106 .lut_mask = 64'h0A220A775F225F77;
defparam \Reg_file_inst|RD1[17]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[17]~107 (
// Equation(s):
// \Reg_file_inst|RD1[17]~107_combout  = ( \Reg_file_inst|RD1[17]~106_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[17]~104_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[17]~105_combout ))))) # 
// (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout )) ) ) # ( !\Reg_file_inst|RD1[17]~106_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[17]~104_combout )) # (\RA1_inst|C[3]~2_combout  & 
// ((\Reg_file_inst|RD1[17]~105_combout ))))) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[17]~104_combout ),
	.datad(!\Reg_file_inst|RD1[17]~105_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[17]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[17]~107 .extended_lut = "off";
defparam \Reg_file_inst|RD1[17]~107 .lut_mask = 64'h082A082A193B193B;
defparam \Reg_file_inst|RD1[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[17]~108 (
// Equation(s):
// \Reg_file_inst|RD1[17]~108_combout  = ( \Reg_file_inst|RD1[17]~107_combout  & ( \PCPlus8_inst|Add0~53_sumout  ) ) # ( !\Reg_file_inst|RD1[17]~107_combout  & ( \PCPlus8_inst|Add0~53_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & 
// \Reg_file_inst|RD1[17]~103_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[17]~107_combout  & ( !\PCPlus8_inst|Add0~53_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[17]~107_combout  & ( 
// !\PCPlus8_inst|Add0~53_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[17]~103_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[29]~1_combout ),
	.datad(!\Reg_file_inst|RD1[17]~103_combout ),
	.datae(!\Reg_file_inst|RD1[17]~107_combout ),
	.dataf(!\PCPlus8_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[17]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[17]~108 .extended_lut = "off";
defparam \Reg_file_inst|RD1[17]~108 .lut_mask = 64'h000CCCCC333FFFFF;
defparam \Reg_file_inst|RD1[17]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \ALUSrc_inst|C[17]~51 (
// Equation(s):
// \ALUSrc_inst|C[17]~51_combout  = ( \Reg_file_inst|RD2[17]~111_combout  & ( \PCPlus8_inst|Add0~53_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[15]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[17]~111_combout  & ( 
// \PCPlus8_inst|Add0~53_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[15]~input_o )) ) ) ) # ( 
// \Reg_file_inst|RD2[17]~111_combout  & ( !\PCPlus8_inst|Add0~53_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[15]~input_o 
// )) ) ) ) # ( !\Reg_file_inst|RD2[17]~111_combout  & ( !\PCPlus8_inst|Add0~53_sumout  & ( (\Instr[15]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) )

	.dataa(!\Instr[15]~input_o ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[17]~111_combout ),
	.dataf(!\PCPlus8_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[17]~51 .extended_lut = "off";
defparam \ALUSrc_inst|C[17]~51 .lut_mask = 64'h0505C5C53535F5F5;
defparam \ALUSrc_inst|C[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \ALU_inst|Add1~69 (
// Equation(s):
// \ALU_inst|Add1~69_sumout  = SUM(( (!\ALUSrc_inst|C[17]~51_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[17]~108_combout  ) + ( \ALU_inst|Add1~66  ))
// \ALU_inst|Add1~70  = CARRY(( (!\ALUSrc_inst|C[17]~51_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \Reg_file_inst|RD1[17]~108_combout  ) + ( \ALU_inst|Add1~66  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[17]~51_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[17]~108_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~69_sumout ),
	.cout(\ALU_inst|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~69 .extended_lut = "off";
defparam \ALU_inst|Add1~69 .lut_mask = 64'h0000FF000000FF4C;
defparam \ALU_inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \ALU_inst|Add0~69 (
// Equation(s):
// \ALU_inst|Add0~69_sumout  = SUM(( (\ALUSrc_inst|C[17]~51_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[17]~108_combout  ) + ( \ALU_inst|Add0~66  ))
// \ALU_inst|Add0~70  = CARRY(( (\ALUSrc_inst|C[17]~51_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[17]~108_combout  ) + ( \ALU_inst|Add0~66  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[17]~51_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[17]~108_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~69_sumout ),
	.cout(\ALU_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~69 .extended_lut = "off";
defparam \ALU_inst|Add0~69 .lut_mask = 64'h0000FF00000000B3;
defparam \ALU_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \ALU_inst|Mux14~0 (
// Equation(s):
// \ALU_inst|Mux14~0_combout  = ( \ALU_inst|Add1~69_sumout  & ( \ALU_inst|Add0~69_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[17]~22_combout  & (\Reg_file_inst|RD1[17]~108_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[17]~22_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[17]~108_combout )))) ) ) ) # ( !\ALU_inst|Add1~69_sumout  & ( 
// \ALU_inst|Add0~69_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[17]~22_combout  & (\Reg_file_inst|RD1[17]~108_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[17]~22_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[17]~108_combout ))))) ) ) ) # ( \ALU_inst|Add1~69_sumout  & ( !\ALU_inst|Add0~69_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[17]~22_combout  & (\Reg_file_inst|RD1[17]~108_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[17]~22_combout  & 
// ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[17]~108_combout ))))) ) ) ) # ( !\ALU_inst|Add1~69_sumout  & ( !\ALU_inst|Add0~69_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[17]~22_combout  & (\Reg_file_inst|RD1[17]~108_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[17]~22_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[17]~108_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\ALUSrc_inst|C[17]~22_combout ),
	.datac(!\Reg_file_inst|RD1[17]~108_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add1~69_sumout ),
	.dataf(!\ALU_inst|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux14~0 .extended_lut = "off";
defparam \ALU_inst|Mux14~0 .lut_mask = 64'h011501BFAB15ABBF;
defparam \ALU_inst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \MemToReg_inst|C[17]~17 (
// Equation(s):
// \MemToReg_inst|C[17]~17_combout  = ( \ReadData[17]~input_o  & ( \ALU_inst|Mux14~0_combout  ) ) # ( !\ReadData[17]~input_o  & ( \ALU_inst|Mux14~0_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) ) # ( \ReadData[17]~input_o  & ( 
// !\ALU_inst|Mux14~0_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ReadData[17]~input_o ),
	.dataf(!\ALU_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[17]~17 .extended_lut = "off";
defparam \MemToReg_inst|C[17]~17 .lut_mask = 64'h00005555AAAAFFFF;
defparam \MemToReg_inst|C[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N47
dffeas \PC_Register|Q[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~61_sumout ),
	.asdata(\MemToReg_inst|C[17]~17_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[17] .is_wysiwyg = "true";
defparam \PC_Register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \PCPlus4_inst|Add0~65 (
// Equation(s):
// \PCPlus4_inst|Add0~65_sumout  = SUM(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4_inst|Add0~62  ))
// \PCPlus4_inst|Add0~66  = CARRY(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4_inst|Add0~62  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~65_sumout ),
	.cout(\PCPlus4_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~65 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \ReadData[18]~input (
	.i(ReadData[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[18]~input_o ));
// synopsys translate_off
defparam \ReadData[18]~input .bus_hold = "false";
defparam \ReadData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y5_N14
dffeas \Reg_file_inst|registers[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \Reg_file_inst|registers[9][18]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][18]~feeder_combout  = ( \MemToReg_inst|C[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][18]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N55
dffeas \Reg_file_inst|registers[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \Reg_file_inst|registers[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N53
dffeas \Reg_file_inst|registers[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[18]~109 (
// Equation(s):
// \Reg_file_inst|RD1[18]~109_combout  = ( \Reg_file_inst|registers[8][18]~q  & ( \Reg_file_inst|registers[11][18]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[9][18]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[10][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][18]~q  & ( \Reg_file_inst|registers[11][18]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[9][18]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][18]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[8][18]~q  & ( !\Reg_file_inst|registers[11][18]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[9][18]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[10][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][18]~q  & ( 
// !\Reg_file_inst|registers[11][18]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[9][18]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][18]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[10][18]~q ),
	.datac(!\Reg_file_inst|registers[9][18]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[8][18]~q ),
	.dataf(!\Reg_file_inst|registers[11][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[18]~109 .extended_lut = "off";
defparam \Reg_file_inst|RD1[18]~109 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file_inst|RD1[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \Reg_file_inst|registers[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N41
dffeas \Reg_file_inst|registers[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \Reg_file_inst|registers[4][18]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][18]~feeder_combout  = ( \MemToReg_inst|C[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][18]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N49
dffeas \Reg_file_inst|registers[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N8
dffeas \Reg_file_inst|registers[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[18]~111 (
// Equation(s):
// \Reg_file_inst|RD1[18]~111_combout  = ( \Reg_file_inst|registers[4][18]~q  & ( \Reg_file_inst|registers[6][18]~q  & ( ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][18]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[5][18]~q 
// )))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[4][18]~q  & ( \Reg_file_inst|registers[6][18]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[7][18]~q ))) # (\RA1_inst|C[1]~1_combout  
// & (((\Reg_file_inst|registers[5][18]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][18]~q  & ( !\Reg_file_inst|registers[6][18]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][18]~q  & 
// ((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[5][18]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][18]~q  & ( !\Reg_file_inst|registers[6][18]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[7][18]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[5][18]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[7][18]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[5][18]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[4][18]~q ),
	.dataf(!\Reg_file_inst|registers[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[18]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[18]~111 .extended_lut = "off";
defparam \Reg_file_inst|RD1[18]~111 .lut_mask = 64'h4700473347CC47FF;
defparam \Reg_file_inst|RD1[18]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N49
dffeas \Reg_file_inst|registers[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N59
dffeas \Reg_file_inst|registers[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N20
dffeas \Reg_file_inst|registers[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[18]~110 (
// Equation(s):
// \Reg_file_inst|RD1[18]~110_combout  = ( \Reg_file_inst|registers[13][18]~q  & ( \Reg_file_inst|registers[14][18]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[12][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[13][18]~q  & ( \Reg_file_inst|registers[14][18]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[12][18]~q ))) ) ) ) # ( 
// \Reg_file_inst|registers[13][18]~q  & ( !\Reg_file_inst|registers[14][18]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[12][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[13][18]~q  & ( 
// !\Reg_file_inst|registers[14][18]~q  & ( (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][18]~q  & \RA1_inst|C[0]~0_combout )) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|registers[12][18]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[13][18]~q ),
	.dataf(!\Reg_file_inst|registers[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[18]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[18]~110 .extended_lut = "off";
defparam \Reg_file_inst|RD1[18]~110 .lut_mask = 64'h0005550500AF55AF;
defparam \Reg_file_inst|RD1[18]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N8
dffeas \Reg_file_inst|registers[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N41
dffeas \Reg_file_inst|registers[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N59
dffeas \Reg_file_inst|registers[0][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \Reg_file_inst|registers[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][18] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[18]~112 (
// Equation(s):
// \Reg_file_inst|RD1[18]~112_combout  = ( \Reg_file_inst|registers[0][18]~q  & ( \Reg_file_inst|registers[2][18]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][18]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][18]~q 
// ))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[0][18]~q  & ( \Reg_file_inst|registers[2][18]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[3][18]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[1][18]~q  & ((!\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[0][18]~q  & ( !\Reg_file_inst|registers[2][18]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[3][18]~q  & !\RA1_inst|C[0]~0_combout 
// )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[1][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][18]~q  & ( !\Reg_file_inst|registers[2][18]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout 
//  & ((\Reg_file_inst|registers[3][18]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][18]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[1][18]~q ),
	.datac(!\Reg_file_inst|registers[3][18]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[0][18]~q ),
	.dataf(!\Reg_file_inst|registers[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[18]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[18]~112 .extended_lut = "off";
defparam \Reg_file_inst|RD1[18]~112 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Reg_file_inst|RD1[18]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[18]~113 (
// Equation(s):
// \Reg_file_inst|RD1[18]~113_combout  = ( \Reg_file_inst|RD1[18]~112_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[18]~110_combout ))) # (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[18]~111_combout )))) # 
// (\RA1_inst|C[2]~3_combout  & (((\RA1_inst|C[3]~2_combout )))) ) ) # ( !\Reg_file_inst|RD1[18]~112_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[18]~110_combout ))) # (\RA1_inst|C[3]~2_combout  & 
// (\Reg_file_inst|RD1[18]~111_combout )))) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\Reg_file_inst|RD1[18]~111_combout ),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[18]~110_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[18]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[18]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[18]~113 .extended_lut = "off";
defparam \Reg_file_inst|RD1[18]~113 .lut_mask = 64'h02A202A207A707A7;
defparam \Reg_file_inst|RD1[18]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \PCPlus8_inst|Add0~57 (
// Equation(s):
// \PCPlus8_inst|Add0~57_sumout  = SUM(( \PCPlus4_inst|Add0~65_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~54  ))
// \PCPlus8_inst|Add0~58  = CARRY(( \PCPlus4_inst|Add0~65_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~57_sumout ),
	.cout(\PCPlus8_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~57 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[18]~114 (
// Equation(s):
// \Reg_file_inst|RD1[18]~114_combout  = ( \PCPlus8_inst|Add0~57_sumout  & ( (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[18]~109_combout )) # (\Reg_file_inst|RD1[18]~113_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~57_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[18]~109_combout )) # (\Reg_file_inst|RD1[18]~113_combout ))) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[18]~109_combout ),
	.datad(!\Reg_file_inst|RD1[18]~113_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[18]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[18]~114 .extended_lut = "off";
defparam \Reg_file_inst|RD1[18]~114 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \Reg_file_inst|RD1[18]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[18]~113 (
// Equation(s):
// \Reg_file_inst|RD2[18]~113_combout  = ( \Reg_file_inst|registers[9][18]~q  & ( \RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][18]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][18]~q )) ) ) ) 
// # ( !\Reg_file_inst|registers[9][18]~q  & ( \RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][18]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][18]~q )) ) ) ) # ( 
// \Reg_file_inst|registers[9][18]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (\Reg_file_inst|registers[8][18]~q ) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][18]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & 
// \Reg_file_inst|registers[8][18]~q ) ) ) )

	.dataa(!\Reg_file_inst|registers[11][18]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][18]~q ),
	.datad(!\Reg_file_inst|registers[8][18]~q ),
	.datae(!\Reg_file_inst|registers[9][18]~q ),
	.dataf(!\RA2_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[18]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[18]~113 .extended_lut = "off";
defparam \Reg_file_inst|RD2[18]~113 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Reg_file_inst|RD2[18]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[18]~115 (
// Equation(s):
// \Reg_file_inst|RD2[18]~115_combout  = ( \Reg_file_inst|registers[6][18]~q  & ( \Reg_file_inst|registers[5][18]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[4][18]~q )) # (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & 
// ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[7][18]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][18]~q  & ( \Reg_file_inst|registers[5][18]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[4][18]~q )) # 
// (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][18]~q ))) ) ) ) # ( \Reg_file_inst|registers[6][18]~q  & ( !\Reg_file_inst|registers[5][18]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[4][18]~q )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[7][18]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][18]~q  & ( 
// !\Reg_file_inst|registers[5][18]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[4][18]~q )))) # (\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][18]~q ))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[7][18]~q ),
	.datad(!\Reg_file_inst|registers[4][18]~q ),
	.datae(!\Reg_file_inst|registers[6][18]~q ),
	.dataf(!\Reg_file_inst|registers[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[18]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[18]~115 .extended_lut = "off";
defparam \Reg_file_inst|RD2[18]~115 .lut_mask = 64'h018945CD23AB67EF;
defparam \Reg_file_inst|RD2[18]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[18]~116 (
// Equation(s):
// \Reg_file_inst|RD2[18]~116_combout  = ( \Reg_file_inst|registers[1][18]~q  & ( \Reg_file_inst|registers[0][18]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][18]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[1][18]~q  & ( \Reg_file_inst|registers[0][18]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[2][18]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][18]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][18]~q  & ( !\Reg_file_inst|registers[0][18]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout 
// )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][18]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][18]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][18]~q  & ( 
// !\Reg_file_inst|registers[0][18]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][18]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][18]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[3][18]~q ),
	.datad(!\Reg_file_inst|registers[2][18]~q ),
	.datae(!\Reg_file_inst|registers[1][18]~q ),
	.dataf(!\Reg_file_inst|registers[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[18]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[18]~116 .extended_lut = "off";
defparam \Reg_file_inst|RD2[18]~116 .lut_mask = 64'h0145236789CDABEF;
defparam \Reg_file_inst|RD2[18]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[18]~114 (
// Equation(s):
// \Reg_file_inst|RD2[18]~114_combout  = ( \Reg_file_inst|registers[12][18]~q  & ( \Reg_file_inst|registers[13][18]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[14][18]~q )) ) ) ) # ( 
// !\Reg_file_inst|registers[12][18]~q  & ( \Reg_file_inst|registers[13][18]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[14][18]~q )) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) ) # ( 
// \Reg_file_inst|registers[12][18]~q  & ( !\Reg_file_inst|registers[13][18]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[14][18]~q ))) ) ) ) # ( !\Reg_file_inst|registers[12][18]~q  & ( 
// !\Reg_file_inst|registers[13][18]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[14][18]~q )) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[14][18]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[12][18]~q ),
	.dataf(!\Reg_file_inst|registers[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[18]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[18]~114 .extended_lut = "off";
defparam \Reg_file_inst|RD2[18]~114 .lut_mask = 64'h02028A8A4646CECE;
defparam \Reg_file_inst|RD2[18]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[18]~117 (
// Equation(s):
// \Reg_file_inst|RD2[18]~117_combout  = ( \Reg_file_inst|RD2[18]~116_combout  & ( \Reg_file_inst|RD2[18]~114_combout  & ( (!\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|RD2[18]~113_combout ))) # (\RA2_inst|C[2]~2_combout  & 
// (((\Reg_file_inst|RD2[18]~115_combout ) # (\RA2_inst|C[3]~3_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[18]~116_combout  & ( \Reg_file_inst|RD2[18]~114_combout  & ( (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[18]~113_combout  & 
// (\RA2_inst|C[3]~3_combout ))) # (\RA2_inst|C[2]~2_combout  & (((\Reg_file_inst|RD2[18]~115_combout ) # (\RA2_inst|C[3]~3_combout )))) ) ) ) # ( \Reg_file_inst|RD2[18]~116_combout  & ( !\Reg_file_inst|RD2[18]~114_combout  & ( (!\RA2_inst|C[2]~2_combout  & 
// (((!\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|RD2[18]~113_combout ))) # (\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[18]~115_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[18]~116_combout  & ( 
// !\Reg_file_inst|RD2[18]~114_combout  & ( (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[18]~113_combout  & (\RA2_inst|C[3]~3_combout ))) # (\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[18]~115_combout )))) ) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\Reg_file_inst|RD2[18]~113_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[18]~115_combout ),
	.datae(!\Reg_file_inst|RD2[18]~116_combout ),
	.dataf(!\Reg_file_inst|RD2[18]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[18]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[18]~117 .extended_lut = "off";
defparam \Reg_file_inst|RD2[18]~117 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Reg_file_inst|RD2[18]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \ALUSrc_inst|C[18]~23 (
// Equation(s):
// \ALUSrc_inst|C[18]~23_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~57_sumout  & ( (\Instr[16]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~57_sumout  & ( (\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[18]~117_combout ) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( 
// !\PCPlus8_inst|Add0~57_sumout  & ( (\Instr[16]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\PCPlus8_inst|Add0~57_sumout  & ( 
// (\Reg_file_inst|RD2[18]~117_combout  & !\Reg_file_inst|Equal2~0_combout ) ) ) )

	.dataa(!\Instr[16]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Reg_file_inst|RD2[18]~117_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[18]~23 .extended_lut = "off";
defparam \ALUSrc_inst|C[18]~23 .lut_mask = 64'h0F0011110FFF1111;
defparam \ALUSrc_inst|C[18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \ALUSrc_inst|C[18]~52 (
// Equation(s):
// \ALUSrc_inst|C[18]~52_combout  = ( \PCPlus8_inst|Add0~57_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|Equal2~0_combout )) # (\Reg_file_inst|RD2[18]~117_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[16]~input_o )))) ) ) # ( !\PCPlus8_inst|Add0~57_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Reg_file_inst|RD2[18]~117_combout  & 
// (!\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[16]~input_o )))) ) )

	.dataa(!\Reg_file_inst|RD2[18]~117_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Instr[16]~input_o ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[18]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[18]~52 .extended_lut = "off";
defparam \ALUSrc_inst|C[18]~52 .lut_mask = 64'h440F440F770F770F;
defparam \ALUSrc_inst|C[18]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \ALU_inst|Add1~73 (
// Equation(s):
// \ALU_inst|Add1~73_sumout  = SUM(( \Reg_file_inst|RD1[18]~114_combout  ) + ( (!\ALUSrc_inst|C[18]~52_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \ALU_inst|Add1~70  ))
// \ALU_inst|Add1~74  = CARRY(( \Reg_file_inst|RD1[18]~114_combout  ) + ( (!\ALUSrc_inst|C[18]~52_combout ) # ((!\Instr[27]~input_o  & ((\Instr[26]~input_o ) # (\Instr[25]~input_o )))) ) + ( \ALU_inst|Add1~70  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[18]~114_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[18]~52_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~73_sumout ),
	.cout(\ALU_inst|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~73 .extended_lut = "off";
defparam \ALU_inst|Add1~73 .lut_mask = 64'h000000B3000000FF;
defparam \ALU_inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \ALU_inst|Add0~73 (
// Equation(s):
// \ALU_inst|Add0~73_sumout  = SUM(( (\ALUSrc_inst|C[18]~52_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[18]~114_combout  ) + ( \ALU_inst|Add0~70  ))
// \ALU_inst|Add0~74  = CARRY(( (\ALUSrc_inst|C[18]~52_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[18]~114_combout  ) + ( \ALU_inst|Add0~70  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[18]~52_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[18]~114_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~73_sumout ),
	.cout(\ALU_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~73 .extended_lut = "off";
defparam \ALU_inst|Add0~73 .lut_mask = 64'h0000FF00000000B3;
defparam \ALU_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N24
cyclonev_lcell_comb \ALU_inst|Mux13~0 (
// Equation(s):
// \ALU_inst|Mux13~0_combout  = ( \ALU_inst|Add1~73_sumout  & ( \ALU_inst|Add0~73_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[18]~114_combout  & \ALUSrc_inst|C[18]~23_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[18]~23_combout ) # (\Reg_file_inst|RD1[18]~114_combout )))) ) ) ) # ( !\ALU_inst|Add1~73_sumout  & ( 
// \ALU_inst|Add0~73_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[18]~114_combout  & \ALUSrc_inst|C[18]~23_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[18]~23_combout ) # 
// (\Reg_file_inst|RD1[18]~114_combout ))))) ) ) ) # ( \ALU_inst|Add1~73_sumout  & ( !\ALU_inst|Add0~73_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[18]~114_combout  & \ALUSrc_inst|C[18]~23_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[18]~23_combout ) # (\Reg_file_inst|RD1[18]~114_combout ))))) ) ) ) # ( !\ALU_inst|Add1~73_sumout  & ( !\ALU_inst|Add0~73_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[18]~114_combout  & \ALUSrc_inst|C[18]~23_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[18]~23_combout ) # (\Reg_file_inst|RD1[18]~114_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\Reg_file_inst|RD1[18]~114_combout ),
	.datad(!\ALUSrc_inst|C[18]~23_combout ),
	.datae(!\ALU_inst|Add1~73_sumout ),
	.dataf(!\ALU_inst|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux13~0 .extended_lut = "off";
defparam \ALU_inst|Mux13~0 .lut_mask = 64'h01152337899DABBF;
defparam \ALU_inst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N21
cyclonev_lcell_comb \MemToReg_inst|C[18]~18 (
// Equation(s):
// \MemToReg_inst|C[18]~18_combout  = ( \ReadData[18]~input_o  & ( \ALU_inst|Mux13~0_combout  ) ) # ( !\ReadData[18]~input_o  & ( \ALU_inst|Mux13~0_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) ) # ( \ReadData[18]~input_o  & ( 
// !\ALU_inst|Mux13~0_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ReadData[18]~input_o ),
	.dataf(!\ALU_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[18]~18 .extended_lut = "off";
defparam \MemToReg_inst|C[18]~18 .lut_mask = 64'h00005555AAAAFFFF;
defparam \MemToReg_inst|C[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \PC_Register|Q[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~65_sumout ),
	.asdata(\MemToReg_inst|C[18]~18_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[18] .is_wysiwyg = "true";
defparam \PC_Register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \PCPlus4_inst|Add0~69 (
// Equation(s):
// \PCPlus4_inst|Add0~69_sumout  = SUM(( \PC_Register|Q [19] ) + ( GND ) + ( \PCPlus4_inst|Add0~66  ))
// \PCPlus4_inst|Add0~70  = CARRY(( \PC_Register|Q [19] ) + ( GND ) + ( \PCPlus4_inst|Add0~66  ))

	.dataa(!\PC_Register|Q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~69_sumout ),
	.cout(\PCPlus4_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~69 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \ReadData[19]~input (
	.i(ReadData[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[19]~input_o ));
// synopsys translate_off
defparam \ReadData[19]~input .bus_hold = "false";
defparam \ReadData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \Reg_file_inst|registers[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \Reg_file_inst|registers[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \Reg_file_inst|registers[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N26
dffeas \Reg_file_inst|registers[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[19]~117 (
// Equation(s):
// \Reg_file_inst|RD1[19]~117_combout  = ( \Reg_file_inst|registers[5][19]~q  & ( \Reg_file_inst|registers[7][19]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][19]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[4][19]~q ))) ) ) ) # ( !\Reg_file_inst|registers[5][19]~q  & ( \Reg_file_inst|registers[7][19]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[6][19]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][19]~q )))) ) ) ) # ( \Reg_file_inst|registers[5][19]~q  & ( !\Reg_file_inst|registers[7][19]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][19]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][19]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][19]~q  & ( 
// !\Reg_file_inst|registers[7][19]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][19]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][19]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[4][19]~q ),
	.datac(!\Reg_file_inst|registers[6][19]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[5][19]~q ),
	.dataf(!\Reg_file_inst|registers[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[19]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[19]~117 .extended_lut = "off";
defparam \Reg_file_inst|RD1[19]~117 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Reg_file_inst|RD1[19]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N26
dffeas \Reg_file_inst|registers[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N29
dffeas \Reg_file_inst|registers[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \Reg_file_inst|registers[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[19]~116 (
// Equation(s):
// \Reg_file_inst|RD1[19]~116_combout  = ( \Reg_file_inst|registers[12][19]~q  & ( \Reg_file_inst|registers[14][19]~q  & ( ((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][19]~q )) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[12][19]~q  & ( \Reg_file_inst|registers[14][19]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[13][19]~q )) ) ) ) # ( 
// \Reg_file_inst|registers[12][19]~q  & ( !\Reg_file_inst|registers[14][19]~q  & ( (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][19]~q ) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[12][19]~q  & ( 
// !\Reg_file_inst|registers[14][19]~q  & ( (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[13][19]~q )) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(gnd),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[13][19]~q ),
	.datae(!\Reg_file_inst|registers[12][19]~q ),
	.dataf(!\Reg_file_inst|registers[14][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[19]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[19]~116 .extended_lut = "off";
defparam \Reg_file_inst|RD1[19]~116 .lut_mask = 64'h005005550A5A0F5F;
defparam \Reg_file_inst|RD1[19]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \Reg_file_inst|registers[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \Reg_file_inst|registers[0][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \Reg_file_inst|registers[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \Reg_file_inst|registers[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[19]~118 (
// Equation(s):
// \Reg_file_inst|RD1[19]~118_combout  = ( \Reg_file_inst|registers[2][19]~q  & ( \Reg_file_inst|registers[3][19]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][19]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][19]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][19]~q  & ( \Reg_file_inst|registers[3][19]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[1][19]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][19]~q ))))) ) ) ) # ( \Reg_file_inst|registers[2][19]~q  & ( !\Reg_file_inst|registers[3][19]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][19]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][19]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[2][19]~q  & ( 
// !\Reg_file_inst|registers[3][19]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][19]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][19]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[1][19]~q ),
	.datac(!\Reg_file_inst|registers[0][19]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[2][19]~q ),
	.dataf(!\Reg_file_inst|registers[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[19]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[19]~118 .extended_lut = "off";
defparam \Reg_file_inst|RD1[19]~118 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file_inst|RD1[19]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[19]~119 (
// Equation(s):
// \Reg_file_inst|RD1[19]~119_combout  = ( \Reg_file_inst|RD1[19]~118_combout  & ( (!\RA1_inst|C[3]~2_combout  & (((!\RA1_inst|C[2]~3_combout  & \Reg_file_inst|RD1[19]~116_combout )))) # (\RA1_inst|C[3]~2_combout  & (((\RA1_inst|C[2]~3_combout )) # 
// (\Reg_file_inst|RD1[19]~117_combout ))) ) ) # ( !\Reg_file_inst|RD1[19]~118_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[19]~116_combout ))) # (\RA1_inst|C[3]~2_combout  & 
// (\Reg_file_inst|RD1[19]~117_combout )))) ) )

	.dataa(!\Reg_file_inst|RD1[19]~117_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\RA1_inst|C[2]~3_combout ),
	.datad(!\Reg_file_inst|RD1[19]~116_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[19]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[19]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[19]~119 .extended_lut = "off";
defparam \Reg_file_inst|RD1[19]~119 .lut_mask = 64'h10D010D013D313D3;
defparam \Reg_file_inst|RD1[19]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \Reg_file_inst|registers[9][19]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][19]~feeder_combout  = ( \MemToReg_inst|C[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][19]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N34
dffeas \Reg_file_inst|registers[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \Reg_file_inst|registers[11][19]~feeder (
// Equation(s):
// \Reg_file_inst|registers[11][19]~feeder_combout  = ( \MemToReg_inst|C[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[11][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[11][19]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[11][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[11][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \Reg_file_inst|registers[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[11][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \Reg_file_inst|registers[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \Reg_file_inst|registers[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][19] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[19]~115 (
// Equation(s):
// \Reg_file_inst|RD1[19]~115_combout  = ( \Reg_file_inst|registers[10][19]~q  & ( \Reg_file_inst|registers[8][19]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][19]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[9][19]~q ))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[10][19]~q  & ( \Reg_file_inst|registers[8][19]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[11][19]~q 
// )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[9][19]~q ))) ) ) ) # ( \Reg_file_inst|registers[10][19]~q  & ( !\Reg_file_inst|registers[8][19]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[11][19]~q ) # (\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][19]~q  & (!\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[10][19]~q  & ( 
// !\Reg_file_inst|registers[8][19]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][19]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][19]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[9][19]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[11][19]~q ),
	.datae(!\Reg_file_inst|registers[10][19]~q ),
	.dataf(!\Reg_file_inst|registers[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[19]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[19]~115 .extended_lut = "off";
defparam \Reg_file_inst|RD1[19]~115 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Reg_file_inst|RD1[19]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \PCPlus8_inst|Add0~61 (
// Equation(s):
// \PCPlus8_inst|Add0~61_sumout  = SUM(( \PCPlus4_inst|Add0~69_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~58  ))
// \PCPlus8_inst|Add0~62  = CARRY(( \PCPlus4_inst|Add0~69_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~58  ))

	.dataa(!\PCPlus4_inst|Add0~69_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~61_sumout ),
	.cout(\PCPlus8_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~61 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus8_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[19]~120 (
// Equation(s):
// \Reg_file_inst|RD1[19]~120_combout  = ( \PCPlus8_inst|Add0~61_sumout  & ( (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[19]~115_combout )) # (\Reg_file_inst|RD1[19]~119_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~61_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[19]~115_combout )) # (\Reg_file_inst|RD1[19]~119_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal1~0_combout ),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(!\Reg_file_inst|RD1[19]~119_combout ),
	.datad(!\Reg_file_inst|RD1[19]~115_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[19]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[19]~120 .extended_lut = "off";
defparam \Reg_file_inst|RD1[19]~120 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \Reg_file_inst|RD1[19]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[19]~122 (
// Equation(s):
// \Reg_file_inst|RD2[19]~122_combout  = ( \Reg_file_inst|registers[3][19]~q  & ( \Reg_file_inst|registers[2][19]~q  & ( ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][19]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][19]~q 
// )))) # (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[3][19]~q  & ( \Reg_file_inst|registers[2][19]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[0][19]~q ))) # (\RA2_inst|C[0]~0_combout  
// & (((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[1][19]~q )))) ) ) ) # ( \Reg_file_inst|registers[3][19]~q  & ( !\Reg_file_inst|registers[2][19]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][19]~q  & 
// (!\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][19]~q ) # (\RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[3][19]~q  & ( !\Reg_file_inst|registers[2][19]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][19]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][19]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[0][19]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[1][19]~q ),
	.datae(!\Reg_file_inst|registers[3][19]~q ),
	.dataf(!\Reg_file_inst|registers[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[19]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[19]~122 .extended_lut = "off";
defparam \Reg_file_inst|RD2[19]~122 .lut_mask = 64'h407043734C7C4F7F;
defparam \Reg_file_inst|RD2[19]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[19]~121 (
// Equation(s):
// \Reg_file_inst|RD2[19]~121_combout  = ( \Reg_file_inst|registers[5][19]~q  & ( \Reg_file_inst|registers[4][19]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][19]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][19]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][19]~q  & ( \Reg_file_inst|registers[4][19]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][19]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][19]~q ))))) ) ) ) # ( \Reg_file_inst|registers[5][19]~q  & ( !\Reg_file_inst|registers[4][19]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][19]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][19]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[5][19]~q  & ( 
// !\Reg_file_inst|registers[4][19]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][19]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][19]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[6][19]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[7][19]~q ),
	.datae(!\Reg_file_inst|registers[5][19]~q ),
	.dataf(!\Reg_file_inst|registers[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[19]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[19]~121 .extended_lut = "off";
defparam \Reg_file_inst|RD2[19]~121 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Reg_file_inst|RD2[19]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[19]~120 (
// Equation(s):
// \Reg_file_inst|RD2[19]~120_combout  = ( \Reg_file_inst|registers[13][19]~q  & ( \Reg_file_inst|registers[14][19]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][19]~q ) # (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & 
// (!\RA2_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[13][19]~q  & ( \Reg_file_inst|registers[14][19]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][19]~q ) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( 
// \Reg_file_inst|registers[13][19]~q  & ( !\Reg_file_inst|registers[14][19]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][19]~q ) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[13][19]~q  & ( 
// !\Reg_file_inst|registers[14][19]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[12][19]~q )) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][19]~q ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[13][19]~q ),
	.dataf(!\Reg_file_inst|registers[14][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[19]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[19]~120 .extended_lut = "off";
defparam \Reg_file_inst|RD2[19]~120 .lut_mask = 64'h08082A2A4C4C6E6E;
defparam \Reg_file_inst|RD2[19]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[19]~119 (
// Equation(s):
// \Reg_file_inst|RD2[19]~119_combout  = ( \Reg_file_inst|registers[10][19]~q  & ( \Reg_file_inst|registers[9][19]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[8][19]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[11][19]~q ))) ) ) ) # ( !\Reg_file_inst|registers[10][19]~q  & ( \Reg_file_inst|registers[9][19]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout  & 
// \Reg_file_inst|registers[8][19]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[11][19]~q ))) ) ) ) # ( \Reg_file_inst|registers[10][19]~q  & ( !\Reg_file_inst|registers[9][19]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[8][19]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][19]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[10][19]~q  & ( 
// !\Reg_file_inst|registers[9][19]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[8][19]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][19]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][19]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[8][19]~q ),
	.datae(!\Reg_file_inst|registers[10][19]~q ),
	.dataf(!\Reg_file_inst|registers[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[19]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[19]~119 .extended_lut = "off";
defparam \Reg_file_inst|RD2[19]~119 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Reg_file_inst|RD2[19]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[19]~123 (
// Equation(s):
// \Reg_file_inst|RD2[19]~123_combout  = ( \RA2_inst|C[3]~3_combout  & ( \Reg_file_inst|RD2[19]~119_combout  & ( (!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[19]~120_combout ) ) ) ) # ( !\RA2_inst|C[3]~3_combout  & ( \Reg_file_inst|RD2[19]~119_combout  
// & ( (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[19]~122_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[19]~121_combout ))) ) ) ) # ( \RA2_inst|C[3]~3_combout  & ( !\Reg_file_inst|RD2[19]~119_combout  & ( (\RA2_inst|C[2]~2_combout  & 
// \Reg_file_inst|RD2[19]~120_combout ) ) ) ) # ( !\RA2_inst|C[3]~3_combout  & ( !\Reg_file_inst|RD2[19]~119_combout  & ( (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[19]~122_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[19]~121_combout 
// ))) ) ) )

	.dataa(!\Reg_file_inst|RD2[19]~122_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\Reg_file_inst|RD2[19]~121_combout ),
	.datad(!\Reg_file_inst|RD2[19]~120_combout ),
	.datae(!\RA2_inst|C[3]~3_combout ),
	.dataf(!\Reg_file_inst|RD2[19]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[19]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[19]~123 .extended_lut = "off";
defparam \Reg_file_inst|RD2[19]~123 .lut_mask = 64'h474700334747CCFF;
defparam \Reg_file_inst|RD2[19]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \ALUSrc_inst|C[19]~24 (
// Equation(s):
// \ALUSrc_inst|C[19]~24_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~61_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[17]~input_o ) ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~61_sumout  & ( (\Reg_file_inst|RD2[19]~123_combout ) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( 
// !\PCPlus8_inst|Add0~61_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[17]~input_o ) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\PCPlus8_inst|Add0~61_sumout  & ( 
// (!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[19]~123_combout ) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[17]~input_o ),
	.datad(!\Reg_file_inst|RD2[19]~123_combout ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[19]~24 .extended_lut = "off";
defparam \ALUSrc_inst|C[19]~24 .lut_mask = 64'h00AA030355FF0303;
defparam \ALUSrc_inst|C[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \ALUSrc_inst|C[19]~53 (
// Equation(s):
// \ALUSrc_inst|C[19]~53_combout  = ( \PCPlus8_inst|Add0~61_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[19]~123_combout )) # (\Reg_file_inst|Equal2~0_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[17]~input_o )))) ) ) # ( !\PCPlus8_inst|Add0~61_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// (\Reg_file_inst|RD2[19]~123_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[17]~input_o )))) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Reg_file_inst|RD2[19]~123_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\Instr[17]~input_o ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[19]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[19]~53 .extended_lut = "off";
defparam \ALUSrc_inst|C[19]~53 .lut_mask = 64'h202F202F707F707F;
defparam \ALUSrc_inst|C[19]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \ALU_inst|Add1~77 (
// Equation(s):
// \ALU_inst|Add1~77_sumout  = SUM(( \Reg_file_inst|RD1[19]~120_combout  ) + ( (!\ALUSrc_inst|C[19]~53_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~74  ))
// \ALU_inst|Add1~78  = CARRY(( \Reg_file_inst|RD1[19]~120_combout  ) + ( (!\ALUSrc_inst|C[19]~53_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~74  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[25]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[19]~120_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[19]~53_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~77_sumout ),
	.cout(\ALU_inst|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~77 .extended_lut = "off";
defparam \ALU_inst|Add1~77 .lut_mask = 64'h0000008F000000FF;
defparam \ALU_inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N27
cyclonev_lcell_comb \ALU_inst|Add0~77 (
// Equation(s):
// \ALU_inst|Add0~77_sumout  = SUM(( \Reg_file_inst|RD1[19]~120_combout  ) + ( (\ALUSrc_inst|C[19]~53_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~74  ))
// \ALU_inst|Add0~78  = CARRY(( \Reg_file_inst|RD1[19]~120_combout  ) + ( (\ALUSrc_inst|C[19]~53_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~74  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[19]~120_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[19]~53_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~77_sumout ),
	.cout(\ALU_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~77 .extended_lut = "off";
defparam \ALU_inst|Add0~77 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N12
cyclonev_lcell_comb \ALU_inst|Mux12~0 (
// Equation(s):
// \ALU_inst|Mux12~0_combout  = ( \ALU_inst|Add1~77_sumout  & ( \ALU_inst|Add0~77_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[19]~120_combout  & (\ALUSrc_inst|C[19]~24_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[19]~120_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\ALUSrc_inst|C[19]~24_combout )))) ) ) ) # ( !\ALU_inst|Add1~77_sumout  & ( 
// \ALU_inst|Add0~77_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\Reg_file_inst|RD1[19]~120_combout  & (\ALUSrc_inst|C[19]~24_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[19]~120_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\ALUSrc_inst|C[19]~24_combout ))))) ) ) ) # ( \ALU_inst|Add1~77_sumout  & ( !\ALU_inst|Add0~77_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[19]~120_combout  & (\ALUSrc_inst|C[19]~24_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[19]~120_combout  & 
// ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\ALUSrc_inst|C[19]~24_combout ))))) ) ) ) # ( !\ALU_inst|Add1~77_sumout  & ( !\ALU_inst|Add0~77_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\Reg_file_inst|RD1[19]~120_combout  & (\ALUSrc_inst|C[19]~24_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[19]~120_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\ALUSrc_inst|C[19]~24_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\Reg_file_inst|RD1[19]~120_combout ),
	.datac(!\ALUSrc_inst|C[19]~24_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add1~77_sumout ),
	.dataf(!\ALU_inst|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux12~0 .extended_lut = "off";
defparam \ALU_inst|Mux12~0 .lut_mask = 64'h011501BFAB15ABBF;
defparam \ALU_inst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N51
cyclonev_lcell_comb \MemToReg_inst|C[19]~19 (
// Equation(s):
// \MemToReg_inst|C[19]~19_combout  = ( \ALU_inst|Mux12~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[19]~input_o ) ) ) # ( !\ALU_inst|Mux12~0_combout  & ( 
// (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & \ReadData[19]~input_o ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ReadData[19]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[19]~19 .extended_lut = "off";
defparam \MemToReg_inst|C[19]~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \MemToReg_inst|C[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N53
dffeas \PC_Register|Q[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~69_sumout ),
	.asdata(\MemToReg_inst|C[19]~19_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[19] .is_wysiwyg = "true";
defparam \PC_Register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \PCPlus4_inst|Add0~73 (
// Equation(s):
// \PCPlus4_inst|Add0~73_sumout  = SUM(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4_inst|Add0~70  ))
// \PCPlus4_inst|Add0~74  = CARRY(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4_inst|Add0~70  ))

	.dataa(!\PC_Register|Q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~73_sumout ),
	.cout(\PCPlus4_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~73 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \ReadData[20]~input (
	.i(ReadData[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[20]~input_o ));
// synopsys translate_off
defparam \ReadData[20]~input .bus_hold = "false";
defparam \ReadData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \Reg_file_inst|registers[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \Reg_file_inst|registers[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \Reg_file_inst|registers[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \Reg_file_inst|registers[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[20]~121 (
// Equation(s):
// \Reg_file_inst|RD1[20]~121_combout  = ( \Reg_file_inst|registers[9][20]~q  & ( \Reg_file_inst|registers[11][20]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][20]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[8][20]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][20]~q  & ( \Reg_file_inst|registers[11][20]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[10][20]~q )))) # 
// (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][20]~q  & (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[9][20]~q  & ( !\Reg_file_inst|registers[11][20]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & 
// \Reg_file_inst|registers[10][20]~q )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[8][20]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][20]~q  & ( !\Reg_file_inst|registers[11][20]~q  & ( 
// (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][20]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][20]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[8][20]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[10][20]~q ),
	.datae(!\Reg_file_inst|registers[9][20]~q ),
	.dataf(!\Reg_file_inst|registers[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[20]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[20]~121 .extended_lut = "off";
defparam \Reg_file_inst|RD1[20]~121 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Reg_file_inst|RD1[20]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \Reg_file_inst|registers[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N35
dffeas \Reg_file_inst|registers[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \Reg_file_inst|registers[0][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N32
dffeas \Reg_file_inst|registers[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[20]~124 (
// Equation(s):
// \Reg_file_inst|RD1[20]~124_combout  = ( \Reg_file_inst|registers[0][20]~q  & ( \Reg_file_inst|registers[2][20]~q  & ( ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][20]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][20]~q 
// )))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[0][20]~q  & ( \Reg_file_inst|registers[2][20]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][20]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[1][20]~q ))))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout )) ) ) ) # ( \Reg_file_inst|registers[0][20]~q  & ( !\Reg_file_inst|registers[2][20]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[3][20]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][20]~q ))))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) ) ) ) # ( !\Reg_file_inst|registers[0][20]~q  & ( !\Reg_file_inst|registers[2][20]~q 
//  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][20]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][20]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[3][20]~q ),
	.datad(!\Reg_file_inst|registers[1][20]~q ),
	.datae(!\Reg_file_inst|registers[0][20]~q ),
	.dataf(!\Reg_file_inst|registers[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[20]~124 .extended_lut = "off";
defparam \Reg_file_inst|RD1[20]~124 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file_inst|RD1[20]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \Reg_file_inst|registers[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N56
dffeas \Reg_file_inst|registers[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \Reg_file_inst|registers[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[20]~122 (
// Equation(s):
// \Reg_file_inst|RD1[20]~122_combout  = ( \Reg_file_inst|registers[14][20]~q  & ( \Reg_file_inst|registers[12][20]~q  & ( ((\Reg_file_inst|registers[13][20]~q  & \RA1_inst|C[1]~1_combout )) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( 
// !\Reg_file_inst|registers[14][20]~q  & ( \Reg_file_inst|registers[12][20]~q  & ( (\RA1_inst|C[1]~1_combout  & ((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[13][20]~q ))) ) ) ) # ( \Reg_file_inst|registers[14][20]~q  & ( 
// !\Reg_file_inst|registers[12][20]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[13][20]~q  & !\RA1_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[14][20]~q  & ( 
// !\Reg_file_inst|registers[12][20]~q  & ( (\Reg_file_inst|registers[13][20]~q  & (\RA1_inst|C[1]~1_combout  & !\RA1_inst|C[0]~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|registers[13][20]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|registers[14][20]~q ),
	.dataf(!\Reg_file_inst|registers[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[20]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[20]~122 .extended_lut = "off";
defparam \Reg_file_inst|RD1[20]~122 .lut_mask = 64'h10101C1C13131F1F;
defparam \Reg_file_inst|RD1[20]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \Reg_file_inst|registers[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \Reg_file_inst|registers[5][20]~feeder (
// Equation(s):
// \Reg_file_inst|registers[5][20]~feeder_combout  = ( \MemToReg_inst|C[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][20]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \Reg_file_inst|registers[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \Reg_file_inst|registers[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \Reg_file_inst|registers[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][20] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[20]~123 (
// Equation(s):
// \Reg_file_inst|RD1[20]~123_combout  = ( \Reg_file_inst|registers[4][20]~q  & ( \Reg_file_inst|registers[7][20]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[6][20]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[5][20]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][20]~q  & ( \Reg_file_inst|registers[7][20]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[6][20]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[5][20]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][20]~q  & ( !\Reg_file_inst|registers[7][20]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][20]~q  & ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[5][20]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][20]~q  & ( 
// !\Reg_file_inst|registers[7][20]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][20]~q  & ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[5][20]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[6][20]~q ),
	.datac(!\Reg_file_inst|registers[5][20]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[4][20]~q ),
	.dataf(!\Reg_file_inst|registers[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[20]~123 .extended_lut = "off";
defparam \Reg_file_inst|RD1[20]~123 .lut_mask = 64'h05220577AF22AF77;
defparam \Reg_file_inst|RD1[20]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[20]~125 (
// Equation(s):
// \Reg_file_inst|RD1[20]~125_combout  = ( \Reg_file_inst|RD1[20]~123_combout  & ( \RA1_inst|C[2]~3_combout  & ( (\Reg_file_inst|RD1[20]~124_combout  & \RA1_inst|C[3]~2_combout ) ) ) ) # ( !\Reg_file_inst|RD1[20]~123_combout  & ( \RA1_inst|C[2]~3_combout  & 
// ( (\Reg_file_inst|RD1[20]~124_combout  & \RA1_inst|C[3]~2_combout ) ) ) ) # ( \Reg_file_inst|RD1[20]~123_combout  & ( !\RA1_inst|C[2]~3_combout  & ( (\Reg_file_inst|RD1[20]~122_combout ) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[20]~123_combout  & ( !\RA1_inst|C[2]~3_combout  & ( (!\RA1_inst|C[3]~2_combout  & \Reg_file_inst|RD1[20]~122_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD1[20]~124_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|RD1[20]~122_combout ),
	.datae(!\Reg_file_inst|RD1[20]~123_combout ),
	.dataf(!\RA1_inst|C[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[20]~125 .extended_lut = "off";
defparam \Reg_file_inst|RD1[20]~125 .lut_mask = 64'h00CC33FF11111111;
defparam \Reg_file_inst|RD1[20]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \PCPlus8_inst|Add0~65 (
// Equation(s):
// \PCPlus8_inst|Add0~65_sumout  = SUM(( \PCPlus4_inst|Add0~73_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~62  ))
// \PCPlus8_inst|Add0~66  = CARRY(( \PCPlus4_inst|Add0~73_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~65_sumout ),
	.cout(\PCPlus8_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~65 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[20]~126 (
// Equation(s):
// \Reg_file_inst|RD1[20]~126_combout  = ( \Reg_file_inst|RD1[20]~125_combout  & ( \PCPlus8_inst|Add0~65_sumout  ) ) # ( !\Reg_file_inst|RD1[20]~125_combout  & ( \PCPlus8_inst|Add0~65_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & 
// \Reg_file_inst|RD1[20]~121_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[20]~125_combout  & ( !\PCPlus8_inst|Add0~65_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[20]~125_combout  & ( 
// !\PCPlus8_inst|Add0~65_sumout  & ( (\Reg_file_inst|RD1[29]~1_combout  & (\Reg_file_inst|RD1[20]~121_combout  & !\Reg_file_inst|Equal1~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD1[20]~121_combout ),
	.datad(!\Reg_file_inst|Equal1~0_combout ),
	.datae(!\Reg_file_inst|RD1[20]~125_combout ),
	.dataf(!\PCPlus8_inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[20]~126 .extended_lut = "off";
defparam \Reg_file_inst|RD1[20]~126 .lut_mask = 64'h0500FF0005FFFFFF;
defparam \Reg_file_inst|RD1[20]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[20]~127 (
// Equation(s):
// \Reg_file_inst|RD2[20]~127_combout  = ( \Reg_file_inst|registers[5][20]~q  & ( \Reg_file_inst|registers[7][20]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][20]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][20]~q 
// ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[5][20]~q  & ( \Reg_file_inst|registers[7][20]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][20]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[6][20]~q )))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[5][20]~q  & ( !\Reg_file_inst|registers[7][20]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][20]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][20]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[5][20]~q  & ( 
// !\Reg_file_inst|registers[7][20]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][20]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][20]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[6][20]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[4][20]~q ),
	.datae(!\Reg_file_inst|registers[5][20]~q ),
	.dataf(!\Reg_file_inst|registers[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[20]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[20]~127 .extended_lut = "off";
defparam \Reg_file_inst|RD2[20]~127 .lut_mask = 64'h04C434F407C737F7;
defparam \Reg_file_inst|RD2[20]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[20]~126 (
// Equation(s):
// \Reg_file_inst|RD2[20]~126_combout  = ( \Reg_file_inst|registers[14][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][20]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][20]~q ))))) # 
// (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) # ( !\Reg_file_inst|registers[14][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][20]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[13][20]~q ))))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][20]~q ),
	.datad(!\Reg_file_inst|registers[13][20]~q ),
	.datae(!\Reg_file_inst|registers[14][20]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[20]~126 .extended_lut = "off";
defparam \Reg_file_inst|RD2[20]~126 .lut_mask = 64'h082A4C6E082A4C6E;
defparam \Reg_file_inst|RD2[20]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[20]~128 (
// Equation(s):
// \Reg_file_inst|RD2[20]~128_combout  = ( \Reg_file_inst|registers[3][20]~q  & ( \Reg_file_inst|registers[0][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[1][20]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][20]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][20]~q  & ( \Reg_file_inst|registers[0][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[1][20]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][20]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[3][20]~q  & ( !\Reg_file_inst|registers[0][20]~q  & ( (!\RA2_inst|C[1]~1_combout 
//  & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[1][20]~q )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][20]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][20]~q  & ( 
// !\Reg_file_inst|registers[0][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[1][20]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][20]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[2][20]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[1][20]~q ),
	.datae(!\Reg_file_inst|registers[3][20]~q ),
	.dataf(!\Reg_file_inst|registers[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[20]~128 .extended_lut = "off";
defparam \Reg_file_inst|RD2[20]~128 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file_inst|RD2[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[20]~125 (
// Equation(s):
// \Reg_file_inst|RD2[20]~125_combout  = ( \Reg_file_inst|registers[9][20]~q  & ( \Reg_file_inst|registers[11][20]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][20]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[10][20]~q ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][20]~q  & ( \Reg_file_inst|registers[11][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[8][20]~q 
// )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][20]~q ))) ) ) ) # ( \Reg_file_inst|registers[9][20]~q  & ( !\Reg_file_inst|registers[11][20]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[8][20]~q ) # (\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][20]~q  & (!\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[9][20]~q  & ( 
// !\Reg_file_inst|registers[11][20]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[8][20]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][20]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[10][20]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[8][20]~q ),
	.datae(!\Reg_file_inst|registers[9][20]~q ),
	.dataf(!\Reg_file_inst|registers[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[20]~125 .extended_lut = "off";
defparam \Reg_file_inst|RD2[20]~125 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Reg_file_inst|RD2[20]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[20]~129 (
// Equation(s):
// \Reg_file_inst|RD2[20]~129_combout  = ( \Reg_file_inst|RD2[20]~128_combout  & ( \Reg_file_inst|RD2[20]~125_combout  & ( (!\RA2_inst|C[2]~2_combout ) # ((!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[20]~127_combout )) # (\RA2_inst|C[3]~3_combout  & 
// ((\Reg_file_inst|RD2[20]~126_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[20]~128_combout  & ( \Reg_file_inst|RD2[20]~125_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[20]~127_combout  & ((\RA2_inst|C[2]~2_combout )))) # 
// (\RA2_inst|C[3]~3_combout  & (((!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[20]~126_combout )))) ) ) ) # ( \Reg_file_inst|RD2[20]~128_combout  & ( !\Reg_file_inst|RD2[20]~125_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((!\RA2_inst|C[2]~2_combout )) 
// # (\Reg_file_inst|RD2[20]~127_combout ))) # (\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[20]~126_combout  & \RA2_inst|C[2]~2_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[20]~128_combout  & ( !\Reg_file_inst|RD2[20]~125_combout  & ( 
// (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[20]~127_combout )) # (\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[20]~126_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD2[20]~127_combout ),
	.datab(!\Reg_file_inst|RD2[20]~126_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\RA2_inst|C[2]~2_combout ),
	.datae(!\Reg_file_inst|RD2[20]~128_combout ),
	.dataf(!\Reg_file_inst|RD2[20]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[20]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[20]~129 .extended_lut = "off";
defparam \Reg_file_inst|RD2[20]~129 .lut_mask = 64'h0053F0530F53FF53;
defparam \Reg_file_inst|RD2[20]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \ALUSrc_inst|C[20]~25 (
// Equation(s):
// \ALUSrc_inst|C[20]~25_combout  = ( \Reg_file_inst|RD2[20]~129_combout  & ( \PCPlus8_inst|Add0~65_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # ((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[18]~input_o )) 
// ) ) ) # ( !\Reg_file_inst|RD2[20]~129_combout  & ( \PCPlus8_inst|Add0~65_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Reg_file_inst|Equal2~0_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[18]~input_o )))) ) ) ) # ( \Reg_file_inst|RD2[20]~129_combout  & ( !\PCPlus8_inst|Add0~65_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (!\Reg_file_inst|Equal2~0_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[18]~input_o )))) ) ) ) # ( !\Reg_file_inst|RD2[20]~129_combout  & ( 
// !\PCPlus8_inst|Add0~65_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[18]~input_o )) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Instr[18]~input_o ),
	.datae(!\Reg_file_inst|RD2[20]~129_combout ),
	.dataf(!\PCPlus8_inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[20]~25 .extended_lut = "off";
defparam \ALUSrc_inst|C[20]~25 .lut_mask = 64'h0005888D2227AAAF;
defparam \ALUSrc_inst|C[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N51
cyclonev_lcell_comb \ALUSrc_inst|C[20]~54 (
// Equation(s):
// \ALUSrc_inst|C[20]~54_combout  = ( \Reg_file_inst|RD2[20]~129_combout  & ( \PCPlus8_inst|Add0~65_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[18]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[20]~129_combout  & ( 
// \PCPlus8_inst|Add0~65_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[18]~input_o )) ) ) ) # ( 
// \Reg_file_inst|RD2[20]~129_combout  & ( !\PCPlus8_inst|Add0~65_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[18]~input_o 
// )) ) ) ) # ( !\Reg_file_inst|RD2[20]~129_combout  & ( !\PCPlus8_inst|Add0~65_sumout  & ( (\Instr[18]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) )

	.dataa(!\Instr[18]~input_o ),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\Reg_file_inst|RD2[20]~129_combout ),
	.dataf(!\PCPlus8_inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[20]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[20]~54 .extended_lut = "off";
defparam \ALUSrc_inst|C[20]~54 .lut_mask = 64'h0505F50505F5F5F5;
defparam \ALUSrc_inst|C[20]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \ALU_inst|Add1~81 (
// Equation(s):
// \ALU_inst|Add1~81_sumout  = SUM(( \Reg_file_inst|RD1[20]~126_combout  ) + ( (!\ALUSrc_inst|C[20]~54_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~78  ))
// \ALU_inst|Add1~82  = CARRY(( \Reg_file_inst|RD1[20]~126_combout  ) + ( (!\ALUSrc_inst|C[20]~54_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~78  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[25]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[20]~126_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[20]~54_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~81_sumout ),
	.cout(\ALU_inst|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~81 .extended_lut = "off";
defparam \ALU_inst|Add1~81 .lut_mask = 64'h0000008F000000FF;
defparam \ALU_inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N0
cyclonev_lcell_comb \ALU_inst|Add0~81 (
// Equation(s):
// \ALU_inst|Add0~81_sumout  = SUM(( \Reg_file_inst|RD1[20]~126_combout  ) + ( (\ALUSrc_inst|C[20]~54_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~78  ))
// \ALU_inst|Add0~82  = CARRY(( \Reg_file_inst|RD1[20]~126_combout  ) + ( (\ALUSrc_inst|C[20]~54_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~78  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[20]~126_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[20]~54_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~81_sumout ),
	.cout(\ALU_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~81 .extended_lut = "off";
defparam \ALU_inst|Add0~81 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N36
cyclonev_lcell_comb \ALU_inst|Mux11~0 (
// Equation(s):
// \ALU_inst|Mux11~0_combout  = ( \ALU_inst|Add1~81_sumout  & ( \ALU_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[20]~126_combout  & \ALUSrc_inst|C[20]~25_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[20]~25_combout ) # (\Reg_file_inst|RD1[20]~126_combout )))) ) ) ) # ( !\ALU_inst|Add1~81_sumout  & ( 
// \ALU_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[20]~126_combout  & \ALUSrc_inst|C[20]~25_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[20]~25_combout ) # 
// (\Reg_file_inst|RD1[20]~126_combout ))))) ) ) ) # ( \ALU_inst|Add1~81_sumout  & ( !\ALU_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[20]~126_combout  & \ALUSrc_inst|C[20]~25_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[20]~25_combout ) # (\Reg_file_inst|RD1[20]~126_combout ))))) ) ) ) # ( !\ALU_inst|Add1~81_sumout  & ( !\ALU_inst|Add0~81_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[20]~126_combout  & \ALUSrc_inst|C[20]~25_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\ALUSrc_inst|C[20]~25_combout ) # (\Reg_file_inst|RD1[20]~126_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\Reg_file_inst|RD1[20]~126_combout ),
	.datad(!\ALUSrc_inst|C[20]~25_combout ),
	.datae(!\ALU_inst|Add1~81_sumout ),
	.dataf(!\ALU_inst|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux11~0 .extended_lut = "off";
defparam \ALU_inst|Mux11~0 .lut_mask = 64'h01152337899DABBF;
defparam \ALU_inst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \MemToReg_inst|C[20]~20 (
// Equation(s):
// \MemToReg_inst|C[20]~20_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux11~0_combout  & ( \ReadData[20]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux11~0_combout 
//  ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( !\ALU_inst|Mux11~0_combout  & ( \ReadData[20]~input_o  ) ) )

	.dataa(!\ReadData[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.dataf(!\ALU_inst|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[20]~20 .extended_lut = "off";
defparam \MemToReg_inst|C[20]~20 .lut_mask = 64'h00005555FFFF5555;
defparam \MemToReg_inst|C[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \PC_Register|Q[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~73_sumout ),
	.asdata(\MemToReg_inst|C[20]~20_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[20] .is_wysiwyg = "true";
defparam \PC_Register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \PCPlus4_inst|Add0~77 (
// Equation(s):
// \PCPlus4_inst|Add0~77_sumout  = SUM(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4_inst|Add0~74  ))
// \PCPlus4_inst|Add0~78  = CARRY(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~77_sumout ),
	.cout(\PCPlus4_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~77 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \ReadData[21]~input (
	.i(ReadData[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[21]~input_o ));
// synopsys translate_off
defparam \ReadData[21]~input .bus_hold = "false";
defparam \ReadData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \Reg_file_inst|registers[8][21]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][21]~feeder_combout  = ( \MemToReg_inst|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][21]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N41
dffeas \Reg_file_inst|registers[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \Reg_file_inst|registers[9][21]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][21]~feeder_combout  = ( \MemToReg_inst|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][21]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \Reg_file_inst|registers[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \Reg_file_inst|registers[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \Reg_file_inst|registers[10][21]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][21]~feeder_combout  = ( \MemToReg_inst|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][21]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \Reg_file_inst|registers[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \Reg_file_inst|RD1[21]~127 (
// Equation(s):
// \Reg_file_inst|RD1[21]~127_combout  = ( \Reg_file_inst|registers[11][21]~q  & ( \Reg_file_inst|registers[10][21]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][21]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[8][21]~q ))) ) ) ) # ( !\Reg_file_inst|registers[11][21]~q  & ( \Reg_file_inst|registers[10][21]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[9][21]~q  & \RA1_inst|C[1]~1_combout )))) # 
// (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[8][21]~q ))) ) ) ) # ( \Reg_file_inst|registers[11][21]~q  & ( !\Reg_file_inst|registers[10][21]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[9][21]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][21]~q  & ((\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[11][21]~q  & ( !\Reg_file_inst|registers[10][21]~q  & ( 
// (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][21]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][21]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[8][21]~q ),
	.datab(!\Reg_file_inst|registers[9][21]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[11][21]~q ),
	.dataf(!\Reg_file_inst|registers[10][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[21]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[21]~127 .extended_lut = "off";
defparam \Reg_file_inst|RD1[21]~127 .lut_mask = 64'h0035F0350F35FF35;
defparam \Reg_file_inst|RD1[21]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N41
dffeas \Reg_file_inst|registers[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N11
dffeas \Reg_file_inst|registers[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N4
dffeas \Reg_file_inst|registers[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[21]~128 (
// Equation(s):
// \Reg_file_inst|RD1[21]~128_combout  = ( \Reg_file_inst|registers[12][21]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[14][21]~q )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[13][21]~q )) # 
// (\RA1_inst|C[0]~0_combout ))) ) ) # ( !\Reg_file_inst|registers[12][21]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[14][21]~q )))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[13][21]~q ))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[13][21]~q ),
	.datad(!\Reg_file_inst|registers[14][21]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[21]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[21]~128 .extended_lut = "off";
defparam \Reg_file_inst|RD1[21]~128 .lut_mask = 64'h0426042615371537;
defparam \Reg_file_inst|RD1[21]~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \Reg_file_inst|registers[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \Reg_file_inst|registers[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \Reg_file_inst|registers[4][21]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][21]~feeder_combout  = ( \MemToReg_inst|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][21]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \Reg_file_inst|registers[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \Reg_file_inst|registers[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[21]~129 (
// Equation(s):
// \Reg_file_inst|RD1[21]~129_combout  = ( \Reg_file_inst|registers[4][21]~q  & ( \Reg_file_inst|registers[7][21]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[6][21]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[5][21]~q )) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][21]~q  & ( \Reg_file_inst|registers[7][21]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # 
// ((\Reg_file_inst|registers[6][21]~q )))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][21]~q ))) ) ) ) # ( \Reg_file_inst|registers[4][21]~q  & ( !\Reg_file_inst|registers[7][21]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][21]~q )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[5][21]~q )) # (\RA1_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][21]~q  & ( 
// !\Reg_file_inst|registers[7][21]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][21]~q )))) # (\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][21]~q ))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[5][21]~q ),
	.datad(!\Reg_file_inst|registers[6][21]~q ),
	.datae(!\Reg_file_inst|registers[4][21]~q ),
	.dataf(!\Reg_file_inst|registers[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[21]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[21]~129 .extended_lut = "off";
defparam \Reg_file_inst|RD1[21]~129 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file_inst|RD1[21]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \Reg_file_inst|registers[0][21]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][21]~feeder_combout  = ( \MemToReg_inst|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][21]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \Reg_file_inst|registers[0][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \Reg_file_inst|registers[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \Reg_file_inst|registers[1][21]~feeder (
// Equation(s):
// \Reg_file_inst|registers[1][21]~feeder_combout  = ( \MemToReg_inst|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[1][21]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \Reg_file_inst|registers[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \Reg_file_inst|registers[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg_inst|C[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][21] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[21]~130 (
// Equation(s):
// \Reg_file_inst|RD1[21]~130_combout  = ( \Reg_file_inst|registers[1][21]~q  & ( \Reg_file_inst|registers[3][21]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][21]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[0][21]~q ))) ) ) ) # ( !\Reg_file_inst|registers[1][21]~q  & ( \Reg_file_inst|registers[3][21]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[2][21]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][21]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][21]~q  & ( !\Reg_file_inst|registers[3][21]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][21]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][21]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][21]~q  & ( 
// !\Reg_file_inst|registers[3][21]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][21]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][21]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[0][21]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[2][21]~q ),
	.datae(!\Reg_file_inst|registers[1][21]~q ),
	.dataf(!\Reg_file_inst|registers[3][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[21]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[21]~130 .extended_lut = "off";
defparam \Reg_file_inst|RD1[21]~130 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Reg_file_inst|RD1[21]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[21]~131 (
// Equation(s):
// \Reg_file_inst|RD1[21]~131_combout  = ( \Reg_file_inst|RD1[21]~130_combout  & ( (!\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[21]~128_combout ))) # (\RA1_inst|C[3]~2_combout  & (((\Reg_file_inst|RD1[21]~129_combout )) # 
// (\RA1_inst|C[2]~3_combout ))) ) ) # ( !\Reg_file_inst|RD1[21]~130_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[21]~128_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[21]~129_combout ))))) ) 
// )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\Reg_file_inst|RD1[21]~128_combout ),
	.datad(!\Reg_file_inst|RD1[21]~129_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[21]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[21]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[21]~131 .extended_lut = "off";
defparam \Reg_file_inst|RD1[21]~131 .lut_mask = 64'h084C084C195D195D;
defparam \Reg_file_inst|RD1[21]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \PCPlus8_inst|Add0~69 (
// Equation(s):
// \PCPlus8_inst|Add0~69_sumout  = SUM(( \PCPlus4_inst|Add0~77_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~66  ))
// \PCPlus8_inst|Add0~70  = CARRY(( \PCPlus4_inst|Add0~77_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~69_sumout ),
	.cout(\PCPlus8_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~69 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[21]~132 (
// Equation(s):
// \Reg_file_inst|RD1[21]~132_combout  = ( \Reg_file_inst|RD1[21]~131_combout  & ( \PCPlus8_inst|Add0~69_sumout  ) ) # ( !\Reg_file_inst|RD1[21]~131_combout  & ( \PCPlus8_inst|Add0~69_sumout  & ( ((\Reg_file_inst|RD1[21]~127_combout  & 
// \Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[21]~131_combout  & ( !\PCPlus8_inst|Add0~69_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[21]~131_combout  & ( 
// !\PCPlus8_inst|Add0~69_sumout  & ( (\Reg_file_inst|RD1[21]~127_combout  & (!\Reg_file_inst|Equal1~0_combout  & \Reg_file_inst|RD1[29]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|RD1[21]~127_combout ),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\Reg_file_inst|RD1[29]~1_combout ),
	.datae(!\Reg_file_inst|RD1[21]~131_combout ),
	.dataf(!\PCPlus8_inst|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[21]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[21]~132 .extended_lut = "off";
defparam \Reg_file_inst|RD1[21]~132 .lut_mask = 64'h0030F0F00F3FFFFF;
defparam \Reg_file_inst|RD1[21]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[21]~131 (
// Equation(s):
// \Reg_file_inst|RD2[21]~131_combout  = ( \Reg_file_inst|registers[11][21]~q  & ( \Reg_file_inst|registers[10][21]~q  & ( ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][21]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[9][21]~q ))) # (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[11][21]~q  & ( \Reg_file_inst|registers[10][21]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[8][21]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][21]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) ) # ( \Reg_file_inst|registers[11][21]~q  & ( 
// !\Reg_file_inst|registers[10][21]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][21]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][21]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (\RA2_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[11][21]~q  & ( !\Reg_file_inst|registers[10][21]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][21]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[9][21]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[9][21]~q ),
	.datad(!\Reg_file_inst|registers[8][21]~q ),
	.datae(!\Reg_file_inst|registers[11][21]~q ),
	.dataf(!\Reg_file_inst|registers[10][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[21]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[21]~131 .extended_lut = "off";
defparam \Reg_file_inst|RD2[21]~131 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file_inst|RD2[21]~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[21]~132 (
// Equation(s):
// \Reg_file_inst|RD2[21]~132_combout  = ( \Reg_file_inst|registers[14][21]~q  & ( \RA2_inst|C[1]~1_combout  & ( !\RA2_inst|C[0]~0_combout  ) ) ) # ( \Reg_file_inst|registers[14][21]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[12][21]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][21]~q )) ) ) ) # ( !\Reg_file_inst|registers[14][21]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[12][21]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][21]~q )) ) ) )

	.dataa(!\Reg_file_inst|registers[13][21]~q ),
	.datab(gnd),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[12][21]~q ),
	.datae(!\Reg_file_inst|registers[14][21]~q ),
	.dataf(!\RA2_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[21]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[21]~132 .extended_lut = "off";
defparam \Reg_file_inst|RD2[21]~132 .lut_mask = 64'h05F505F50000F0F0;
defparam \Reg_file_inst|RD2[21]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[21]~133 (
// Equation(s):
// \Reg_file_inst|RD2[21]~133_combout  = ( \Reg_file_inst|registers[4][21]~q  & ( \Reg_file_inst|registers[5][21]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][21]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][21]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][21]~q  & ( \Reg_file_inst|registers[5][21]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][21]~q  & (\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout 
//  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[7][21]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][21]~q  & ( !\Reg_file_inst|registers[5][21]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[6][21]~q ))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[7][21]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][21]~q  & ( !\Reg_file_inst|registers[5][21]~q  & ( (\RA2_inst|C[1]~1_combout 
//  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][21]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][21]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[6][21]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[7][21]~q ),
	.datae(!\Reg_file_inst|registers[4][21]~q ),
	.dataf(!\Reg_file_inst|registers[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[21]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[21]~133 .extended_lut = "off";
defparam \Reg_file_inst|RD2[21]~133 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Reg_file_inst|RD2[21]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[21]~134 (
// Equation(s):
// \Reg_file_inst|RD2[21]~134_combout  = ( \Reg_file_inst|registers[3][21]~q  & ( \Reg_file_inst|registers[1][21]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][21]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][21]~q 
// ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[3][21]~q  & ( \Reg_file_inst|registers[1][21]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][21]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[2][21]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[3][21]~q  & ( !\Reg_file_inst|registers[1][21]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[0][21]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][21]~q )))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[3][21]~q  & ( 
// !\Reg_file_inst|registers[1][21]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][21]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][21]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[2][21]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[0][21]~q ),
	.datae(!\Reg_file_inst|registers[3][21]~q ),
	.dataf(!\Reg_file_inst|registers[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[21]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[21]~134 .extended_lut = "off";
defparam \Reg_file_inst|RD2[21]~134 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file_inst|RD2[21]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[21]~135 (
// Equation(s):
// \Reg_file_inst|RD2[21]~135_combout  = ( \Reg_file_inst|RD2[21]~133_combout  & ( \Reg_file_inst|RD2[21]~134_combout  & ( (!\RA2_inst|C[3]~3_combout ) # ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[21]~131_combout )) # (\RA2_inst|C[2]~2_combout  & 
// ((\Reg_file_inst|RD2[21]~132_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[21]~133_combout  & ( \Reg_file_inst|RD2[21]~134_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((!\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout 
//  & (\Reg_file_inst|RD2[21]~131_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[21]~132_combout ))))) ) ) ) # ( \Reg_file_inst|RD2[21]~133_combout  & ( !\Reg_file_inst|RD2[21]~134_combout  & ( (!\RA2_inst|C[3]~3_combout  & 
// (((\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[21]~131_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[21]~132_combout ))))) ) ) ) # ( !\Reg_file_inst|RD2[21]~133_combout  
// & ( !\Reg_file_inst|RD2[21]~134_combout  & ( (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[21]~131_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[21]~132_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD2[21]~131_combout ),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\RA2_inst|C[2]~2_combout ),
	.datad(!\Reg_file_inst|RD2[21]~132_combout ),
	.datae(!\Reg_file_inst|RD2[21]~133_combout ),
	.dataf(!\Reg_file_inst|RD2[21]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[21]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[21]~135 .extended_lut = "off";
defparam \Reg_file_inst|RD2[21]~135 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Reg_file_inst|RD2[21]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N36
cyclonev_lcell_comb \ALUSrc_inst|C[21]~26 (
// Equation(s):
// \ALUSrc_inst|C[21]~26_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~69_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[19]~input_o ) ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~69_sumout  & ( (\Reg_file_inst|RD2[21]~135_combout ) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( 
// !\PCPlus8_inst|Add0~69_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[19]~input_o ) ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\PCPlus8_inst|Add0~69_sumout  & ( 
// (!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[21]~135_combout ) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Reg_file_inst|RD2[21]~135_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Instr[19]~input_o ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[21]~26 .extended_lut = "off";
defparam \ALUSrc_inst|C[21]~26 .lut_mask = 64'h2222000F7777000F;
defparam \ALUSrc_inst|C[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N42
cyclonev_lcell_comb \ALUSrc_inst|C[21]~55 (
// Equation(s):
// \ALUSrc_inst|C[21]~55_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~69_sumout  & ( \Instr[19]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( \PCPlus8_inst|Add0~69_sumout  & ( 
// (\Reg_file_inst|RD2[21]~135_combout ) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\PCPlus8_inst|Add0~69_sumout  & ( \Instr[19]~input_o  ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( !\PCPlus8_inst|Add0~69_sumout  & ( (!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[21]~135_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Instr[19]~input_o ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Reg_file_inst|RD2[21]~135_combout ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[21]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[21]~55 .extended_lut = "off";
defparam \ALUSrc_inst|C[21]~55 .lut_mask = 64'h00F033330FFF3333;
defparam \ALUSrc_inst|C[21]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N3
cyclonev_lcell_comb \ALU_inst|Add0~85 (
// Equation(s):
// \ALU_inst|Add0~85_sumout  = SUM(( \Reg_file_inst|RD1[21]~132_combout  ) + ( (\ALUSrc_inst|C[21]~55_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~82  ))
// \ALU_inst|Add0~86  = CARRY(( \Reg_file_inst|RD1[21]~132_combout  ) + ( (\ALUSrc_inst|C[21]~55_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~82  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[21]~132_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[21]~55_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~85_sumout ),
	.cout(\ALU_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~85 .extended_lut = "off";
defparam \ALU_inst|Add0~85 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \ALU_inst|Add1~85 (
// Equation(s):
// \ALU_inst|Add1~85_sumout  = SUM(( \Reg_file_inst|RD1[21]~132_combout  ) + ( (!\ALUSrc_inst|C[21]~55_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~82  ))
// \ALU_inst|Add1~86  = CARRY(( \Reg_file_inst|RD1[21]~132_combout  ) + ( (!\ALUSrc_inst|C[21]~55_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~82  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[25]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[21]~132_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[21]~55_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~85_sumout ),
	.cout(\ALU_inst|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~85 .extended_lut = "off";
defparam \ALU_inst|Add1~85 .lut_mask = 64'h0000008F000000FF;
defparam \ALU_inst|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \ALU_inst|Mux10~0 (
// Equation(s):
// \ALU_inst|Mux10~0_combout  = ( \ALU_inst|Add1~85_sumout  & ( \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ( ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\ALUSrc_inst|C[21]~26_combout )) # 
// (\Reg_file_inst|RD1[21]~132_combout ) ) ) ) # ( !\ALU_inst|Add1~85_sumout  & ( \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((\ALUSrc_inst|C[21]~26_combout ) # 
// (\Reg_file_inst|RD1[21]~132_combout ))) ) ) ) # ( \ALU_inst|Add1~85_sumout  & ( !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\ALU_inst|Add0~85_sumout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\Reg_file_inst|RD1[21]~132_combout  & (\ALUSrc_inst|C[21]~26_combout ))) ) ) ) # ( !\ALU_inst|Add1~85_sumout  & ( !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((\ALU_inst|Add0~85_sumout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\Reg_file_inst|RD1[21]~132_combout  & (\ALUSrc_inst|C[21]~26_combout ))) ) ) )

	.dataa(!\Reg_file_inst|RD1[21]~132_combout ),
	.datab(!\ALUSrc_inst|C[21]~26_combout ),
	.datac(!\ALU_inst|Add0~85_sumout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datae(!\ALU_inst|Add1~85_sumout ),
	.dataf(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux10~0 .extended_lut = "off";
defparam \ALU_inst|Mux10~0 .lut_mask = 64'h0F110F110077FF77;
defparam \ALU_inst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \MemToReg_inst|C[21]~21 (
// Equation(s):
// \MemToReg_inst|C[21]~21_combout  = ( \ALU_inst|Mux10~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[21]~input_o ) ) ) # ( !\ALU_inst|Mux10~0_combout  & ( 
// (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & \ReadData[21]~input_o ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(!\ReadData[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[21]~21 .extended_lut = "off";
defparam \MemToReg_inst|C[21]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \MemToReg_inst|C[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N59
dffeas \PC_Register|Q[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~77_sumout ),
	.asdata(\MemToReg_inst|C[21]~21_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[21] .is_wysiwyg = "true";
defparam \PC_Register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \PCPlus4_inst|Add0~81 (
// Equation(s):
// \PCPlus4_inst|Add0~81_sumout  = SUM(( \PC_Register|Q [22] ) + ( GND ) + ( \PCPlus4_inst|Add0~78  ))
// \PCPlus4_inst|Add0~82  = CARRY(( \PC_Register|Q [22] ) + ( GND ) + ( \PCPlus4_inst|Add0~78  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~81_sumout ),
	.cout(\PCPlus4_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~81 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \ReadData[22]~input (
	.i(ReadData[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[22]~input_o ));
// synopsys translate_off
defparam \ReadData[22]~input .bus_hold = "false";
defparam \ReadData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \PCPlus8_inst|Add0~73 (
// Equation(s):
// \PCPlus8_inst|Add0~73_sumout  = SUM(( \PCPlus4_inst|Add0~81_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~70  ))
// \PCPlus8_inst|Add0~74  = CARRY(( \PCPlus4_inst|Add0~81_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~73_sumout ),
	.cout(\PCPlus8_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~73 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N20
dffeas \Reg_file_inst|registers[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \Reg_file_inst|registers[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N2
dffeas \Reg_file_inst|registers[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N16
dffeas \Reg_file_inst|registers[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[22]~137 (
// Equation(s):
// \Reg_file_inst|RD2[22]~137_combout  = ( \RA2_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[8][22]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[9][22]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][22]~q )) ) ) ) 
// # ( !\RA2_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[8][22]~q  & ( (!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[10][22]~q ) ) ) ) # ( \RA2_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[8][22]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[9][22]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][22]~q )) ) ) ) # ( !\RA2_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[8][22]~q  & ( (\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[10][22]~q 
// ) ) ) )

	.dataa(!\Reg_file_inst|registers[11][22]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[9][22]~q ),
	.datad(!\Reg_file_inst|registers[10][22]~q ),
	.datae(!\RA2_inst|C[0]~0_combout ),
	.dataf(!\Reg_file_inst|registers[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[22]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[22]~137 .extended_lut = "off";
defparam \Reg_file_inst|RD2[22]~137 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \Reg_file_inst|RD2[22]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N17
dffeas \Reg_file_inst|registers[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \Reg_file_inst|registers[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \Reg_file_inst|registers[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[22]~138 (
// Equation(s):
// \Reg_file_inst|RD2[22]~138_combout  = ( \Reg_file_inst|registers[12][22]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[14][22]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[13][22]~q ))) ) ) # ( !\Reg_file_inst|registers[12][22]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][22]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[13][22]~q ))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][22]~q ),
	.datad(!\Reg_file_inst|registers[14][22]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[22]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[22]~138 .extended_lut = "off";
defparam \Reg_file_inst|RD2[22]~138 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file_inst|RD2[22]~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \Reg_file_inst|registers[0][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \Reg_file_inst|registers[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \Reg_file_inst|registers[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N59
dffeas \Reg_file_inst|registers[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg_inst|C[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[22]~140 (
// Equation(s):
// \Reg_file_inst|RD2[22]~140_combout  = ( \Reg_file_inst|registers[3][22]~q  & ( \RA2_inst|C[1]~1_combout  & ( (\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[2][22]~q ) ) ) ) # ( !\Reg_file_inst|registers[3][22]~q  & ( \RA2_inst|C[1]~1_combout  & ( 
// (\Reg_file_inst|registers[2][22]~q  & !\RA2_inst|C[0]~0_combout ) ) ) ) # ( \Reg_file_inst|registers[3][22]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][22]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[1][22]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][22]~q  & ( !\RA2_inst|C[1]~1_combout  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][22]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][22]~q 
// ))) ) ) )

	.dataa(!\Reg_file_inst|registers[0][22]~q ),
	.datab(!\Reg_file_inst|registers[1][22]~q ),
	.datac(!\Reg_file_inst|registers[2][22]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[3][22]~q ),
	.dataf(!\RA2_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[22]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[22]~140 .extended_lut = "off";
defparam \Reg_file_inst|RD2[22]~140 .lut_mask = 64'h553355330F000FFF;
defparam \Reg_file_inst|RD2[22]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|registers[4][22]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][22]~feeder_combout  = ( \MemToReg_inst|C[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][22]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \Reg_file_inst|registers[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \Reg_file_inst|registers[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N29
dffeas \Reg_file_inst|registers[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \Reg_file_inst|registers[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][22] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[22]~139 (
// Equation(s):
// \Reg_file_inst|RD2[22]~139_combout  = ( \Reg_file_inst|registers[5][22]~q  & ( \Reg_file_inst|registers[7][22]~q  & ( ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][22]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][22]~q 
// )))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[5][22]~q  & ( \Reg_file_inst|registers[7][22]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][22]~q  & ((!\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[6][22]~q )))) ) ) ) # ( \Reg_file_inst|registers[5][22]~q  & ( !\Reg_file_inst|registers[7][22]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[4][22]~q ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][22]~q  & !\RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[5][22]~q  & ( !\Reg_file_inst|registers[7][22]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][22]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][22]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[4][22]~q ),
	.datab(!\Reg_file_inst|registers[6][22]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[5][22]~q ),
	.dataf(!\Reg_file_inst|registers[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[22]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[22]~139 .extended_lut = "off";
defparam \Reg_file_inst|RD2[22]~139 .lut_mask = 64'h530053F0530F53FF;
defparam \Reg_file_inst|RD2[22]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[22]~141 (
// Equation(s):
// \Reg_file_inst|RD2[22]~141_combout  = ( \Reg_file_inst|RD2[22]~140_combout  & ( \Reg_file_inst|RD2[22]~139_combout  & ( (!\RA2_inst|C[3]~3_combout ) # ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[22]~137_combout )) # (\RA2_inst|C[2]~2_combout  & 
// ((\Reg_file_inst|RD2[22]~138_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[22]~140_combout  & ( \Reg_file_inst|RD2[22]~139_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout )) # (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & 
// (\Reg_file_inst|RD2[22]~137_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[22]~138_combout ))))) ) ) ) # ( \Reg_file_inst|RD2[22]~140_combout  & ( !\Reg_file_inst|RD2[22]~139_combout  & ( (!\RA2_inst|C[3]~3_combout  & 
// (!\RA2_inst|C[2]~2_combout )) # (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[22]~137_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[22]~138_combout ))))) ) ) ) # ( !\Reg_file_inst|RD2[22]~140_combout  & ( 
// !\Reg_file_inst|RD2[22]~139_combout  & ( (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[22]~137_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[22]~138_combout ))))) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\Reg_file_inst|RD2[22]~137_combout ),
	.datad(!\Reg_file_inst|RD2[22]~138_combout ),
	.datae(!\Reg_file_inst|RD2[22]~140_combout ),
	.dataf(!\Reg_file_inst|RD2[22]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[22]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[22]~141 .extended_lut = "off";
defparam \Reg_file_inst|RD2[22]~141 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file_inst|RD2[22]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \ALUSrc_inst|C[22]~27 (
// Equation(s):
// \ALUSrc_inst|C[22]~27_combout  = ( \Reg_file_inst|RD2[22]~141_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( (\Instr[20]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD2[22]~141_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( (\Instr[20]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ) ) ) ) # ( \Reg_file_inst|RD2[22]~141_combout  & ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( (!\Reg_file_inst|Equal2~0_combout ) # (\PCPlus8_inst|Add0~73_sumout ) ) ) ) # ( !\Reg_file_inst|RD2[22]~141_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ( 
// (\Reg_file_inst|Equal2~0_combout  & \PCPlus8_inst|Add0~73_sumout ) ) ) )

	.dataa(!\Instr[20]~input_o ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\PCPlus8_inst|Add0~73_sumout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datae(!\Reg_file_inst|RD2[22]~141_combout ),
	.dataf(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[22]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[22]~27 .extended_lut = "off";
defparam \ALUSrc_inst|C[22]~27 .lut_mask = 64'h0303CFCF00550055;
defparam \ALUSrc_inst|C[22]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[22]~133 (
// Equation(s):
// \Reg_file_inst|RD1[22]~133_combout  = ( \Reg_file_inst|registers[10][22]~q  & ( \Reg_file_inst|registers[11][22]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][22]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[8][22]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][22]~q  & ( \Reg_file_inst|registers[11][22]~q  & ( (!\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[9][22]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][22]~q ))))) ) ) ) # ( \Reg_file_inst|registers[10][22]~q  & ( !\Reg_file_inst|registers[11][22]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][22]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][22]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[10][22]~q  & ( 
// !\Reg_file_inst|registers[11][22]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][22]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][22]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[9][22]~q ),
	.datad(!\Reg_file_inst|registers[8][22]~q ),
	.datae(!\Reg_file_inst|registers[10][22]~q ),
	.dataf(!\Reg_file_inst|registers[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[22]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[22]~133 .extended_lut = "off";
defparam \Reg_file_inst|RD1[22]~133 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file_inst|RD1[22]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[22]~134 (
// Equation(s):
// \Reg_file_inst|RD1[22]~134_combout  = ( \Reg_file_inst|registers[13][22]~q  & ( \RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][22]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][22]~q ))) ) ) 
// ) # ( !\Reg_file_inst|registers[13][22]~q  & ( \RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[14][22]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[12][22]~q ))) ) ) ) # ( 
// \Reg_file_inst|registers[13][22]~q  & ( !\RA1_inst|C[0]~0_combout  & ( \RA1_inst|C[1]~1_combout  ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|registers[14][22]~q ),
	.datad(!\Reg_file_inst|registers[12][22]~q ),
	.datae(!\Reg_file_inst|registers[13][22]~q ),
	.dataf(!\RA1_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[22]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[22]~134 .extended_lut = "off";
defparam \Reg_file_inst|RD1[22]~134 .lut_mask = 64'h000055550A5F0A5F;
defparam \Reg_file_inst|RD1[22]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[22]~135 (
// Equation(s):
// \Reg_file_inst|RD1[22]~135_combout  = ( \Reg_file_inst|registers[6][22]~q  & ( \Reg_file_inst|registers[7][22]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][22]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[4][22]~q ))) ) ) ) # ( !\Reg_file_inst|registers[6][22]~q  & ( \Reg_file_inst|registers[7][22]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[5][22]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][22]~q )))) ) ) ) # ( \Reg_file_inst|registers[6][22]~q  & ( !\Reg_file_inst|registers[7][22]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][22]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][22]~q )))) ) ) ) # ( !\Reg_file_inst|registers[6][22]~q  & ( 
// !\Reg_file_inst|registers[7][22]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][22]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][22]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[4][22]~q ),
	.datac(!\Reg_file_inst|registers[5][22]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[6][22]~q ),
	.dataf(!\Reg_file_inst|registers[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[22]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[22]~135 .extended_lut = "off";
defparam \Reg_file_inst|RD1[22]~135 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Reg_file_inst|RD1[22]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[22]~136 (
// Equation(s):
// \Reg_file_inst|RD1[22]~136_combout  = ( \Reg_file_inst|registers[3][22]~q  & ( \Reg_file_inst|registers[0][22]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[1][22]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][22]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][22]~q  & ( \Reg_file_inst|registers[0][22]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][22]~q  & \RA1_inst|C[1]~1_combout 
// )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][22]~q ))) ) ) ) # ( \Reg_file_inst|registers[3][22]~q  & ( !\Reg_file_inst|registers[0][22]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout 
// ) # (\Reg_file_inst|registers[1][22]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][22]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[3][22]~q  & ( !\Reg_file_inst|registers[0][22]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][22]~q  & \RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][22]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][22]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][22]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[3][22]~q ),
	.dataf(!\Reg_file_inst|registers[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[22]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[22]~136 .extended_lut = "off";
defparam \Reg_file_inst|RD1[22]~136 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Reg_file_inst|RD1[22]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[22]~137 (
// Equation(s):
// \Reg_file_inst|RD1[22]~137_combout  = ( \Reg_file_inst|RD1[22]~136_combout  & ( (!\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[22]~134_combout ))) # (\RA1_inst|C[3]~2_combout  & (((\Reg_file_inst|RD1[22]~135_combout )) # 
// (\RA1_inst|C[2]~3_combout ))) ) ) # ( !\Reg_file_inst|RD1[22]~136_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[22]~134_combout )) # (\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[22]~135_combout ))))) ) 
// )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\Reg_file_inst|RD1[22]~134_combout ),
	.datad(!\Reg_file_inst|RD1[22]~135_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[22]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[22]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[22]~137 .extended_lut = "off";
defparam \Reg_file_inst|RD1[22]~137 .lut_mask = 64'h084C084C195D195D;
defparam \Reg_file_inst|RD1[22]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \Reg_file_inst|RD1[22]~138 (
// Equation(s):
// \Reg_file_inst|RD1[22]~138_combout  = ( \PCPlus8_inst|Add0~73_sumout  & ( (((\Reg_file_inst|RD1[22]~133_combout  & \Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|RD1[22]~137_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~73_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[22]~133_combout  & \Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|RD1[22]~137_combout ))) ) )

	.dataa(!\Reg_file_inst|RD1[22]~133_combout ),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(!\Reg_file_inst|Equal1~0_combout ),
	.datad(!\Reg_file_inst|RD1[22]~137_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[22]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[22]~138 .extended_lut = "off";
defparam \Reg_file_inst|RD1[22]~138 .lut_mask = 64'h10F010F01FFF1FFF;
defparam \Reg_file_inst|RD1[22]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \ALUSrc_inst|C[22]~56 (
// Equation(s):
// \ALUSrc_inst|C[22]~56_combout  = ( \Reg_file_inst|RD2[22]~141_combout  & ( \PCPlus8_inst|Add0~73_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[20]~input_o ) ) ) ) # ( !\Reg_file_inst|RD2[22]~141_combout  & ( 
// \PCPlus8_inst|Add0~73_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[20]~input_o )) ) ) ) # ( 
// \Reg_file_inst|RD2[22]~141_combout  & ( !\PCPlus8_inst|Add0~73_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|Equal2~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[20]~input_o 
// )) ) ) ) # ( !\Reg_file_inst|RD2[22]~141_combout  & ( !\PCPlus8_inst|Add0~73_sumout  & ( (\Instr[20]~input_o  & \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) ) ) )

	.dataa(!\Instr[20]~input_o ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[22]~141_combout ),
	.dataf(!\PCPlus8_inst|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[22]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[22]~56 .extended_lut = "off";
defparam \ALUSrc_inst|C[22]~56 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \ALUSrc_inst|C[22]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N6
cyclonev_lcell_comb \ALU_inst|Add0~89 (
// Equation(s):
// \ALU_inst|Add0~89_sumout  = SUM(( \Reg_file_inst|RD1[22]~138_combout  ) + ( (\ALUSrc_inst|C[22]~56_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~86  ))
// \ALU_inst|Add0~90  = CARRY(( \Reg_file_inst|RD1[22]~138_combout  ) + ( (\ALUSrc_inst|C[22]~56_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~86  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\Reg_file_inst|RD1[22]~138_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[22]~56_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~89_sumout ),
	.cout(\ALU_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~89 .extended_lut = "off";
defparam \ALU_inst|Add0~89 .lut_mask = 64'h0000FF4C000000FF;
defparam \ALU_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \ALU_inst|Add1~89 (
// Equation(s):
// \ALU_inst|Add1~89_sumout  = SUM(( \Reg_file_inst|RD1[22]~138_combout  ) + ( (!\ALUSrc_inst|C[22]~56_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~86  ))
// \ALU_inst|Add1~90  = CARRY(( \Reg_file_inst|RD1[22]~138_combout  ) + ( (!\ALUSrc_inst|C[22]~56_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~86  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[25]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[22]~138_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[22]~56_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~89_sumout ),
	.cout(\ALU_inst|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~89 .extended_lut = "off";
defparam \ALU_inst|Add1~89 .lut_mask = 64'h0000008F000000FF;
defparam \ALU_inst|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \ALU_inst|Mux9~0 (
// Equation(s):
// \ALU_inst|Mux9~0_combout  = ( \ALU_inst|Add0~89_sumout  & ( \ALU_inst|Add1~89_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[22]~27_combout  & (\Reg_file_inst|RD1[22]~138_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[22]~27_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[22]~138_combout )))) ) ) ) # ( !\ALU_inst|Add0~89_sumout  & ( 
// \ALU_inst|Add1~89_sumout  & ( (!\ALUSrc_inst|C[22]~27_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\Reg_file_inst|RD1[22]~138_combout )))) # 
// (\ALUSrc_inst|C[22]~27_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & \Reg_file_inst|RD1[22]~138_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( \ALU_inst|Add0~89_sumout  & ( 
// !\ALU_inst|Add1~89_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[22]~27_combout  & (\Reg_file_inst|RD1[22]~138_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[22]~27_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\Reg_file_inst|RD1[22]~138_combout ))))) ) ) ) # ( !\ALU_inst|Add0~89_sumout  & ( !\ALU_inst|Add1~89_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[22]~27_combout  & (\Reg_file_inst|RD1[22]~138_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\ALUSrc_inst|C[22]~27_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\Reg_file_inst|RD1[22]~138_combout ))))) ) ) )

	.dataa(!\ALUSrc_inst|C[22]~27_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\Reg_file_inst|RD1[22]~138_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add0~89_sumout ),
	.dataf(!\ALU_inst|Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux9~0 .extended_lut = "off";
defparam \ALU_inst|Mux9~0 .lut_mask = 64'h0113CD1301DFCDDF;
defparam \ALU_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \MemToReg_inst|C[22]~22 (
// Equation(s):
// \MemToReg_inst|C[22]~22_combout  = (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ((\ALU_inst|Mux9~0_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & (\ReadData[22]~input_o ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(!\ReadData[22]~input_o ),
	.datad(!\ALU_inst|Mux9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[22]~22 .extended_lut = "off";
defparam \MemToReg_inst|C[22]~22 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \MemToReg_inst|C[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N32
dffeas \PC_Register|Q[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~81_sumout ),
	.asdata(\MemToReg_inst|C[22]~22_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[22] .is_wysiwyg = "true";
defparam \PC_Register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \PCPlus4_inst|Add0~85 (
// Equation(s):
// \PCPlus4_inst|Add0~85_sumout  = SUM(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4_inst|Add0~82  ))
// \PCPlus4_inst|Add0~86  = CARRY(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4_inst|Add0~82  ))

	.dataa(!\PC_Register|Q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~85_sumout ),
	.cout(\PCPlus4_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~85 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \ReadData[23]~input (
	.i(ReadData[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[23]~input_o ));
// synopsys translate_off
defparam \ReadData[23]~input .bus_hold = "false";
defparam \ReadData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \Reg_file_inst|registers[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \Reg_file_inst|registers[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N47
dffeas \Reg_file_inst|registers[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg_inst|C[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N41
dffeas \Reg_file_inst|registers[0][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[23]~146 (
// Equation(s):
// \Reg_file_inst|RD2[23]~146_combout  = ( \Reg_file_inst|registers[3][23]~q  & ( \Reg_file_inst|registers[0][23]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[1][23]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][23]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][23]~q  & ( \Reg_file_inst|registers[0][23]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[1][23]~q )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][23]~q  & ((!\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[3][23]~q  & ( !\Reg_file_inst|registers[0][23]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[1][23]~q  & \RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[2][23]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][23]~q  & ( 
// !\Reg_file_inst|registers[0][23]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[1][23]~q  & \RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[2][23]~q  & ((!\RA2_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[2][23]~q ),
	.datac(!\Reg_file_inst|registers[1][23]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[3][23]~q ),
	.dataf(!\Reg_file_inst|registers[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[23]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[23]~146 .extended_lut = "off";
defparam \Reg_file_inst|RD2[23]~146 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file_inst|RD2[23]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \Reg_file_inst|registers[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \Reg_file_inst|registers[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N47
dffeas \Reg_file_inst|registers[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \Reg_file_inst|registers[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[23]~145 (
// Equation(s):
// \Reg_file_inst|RD2[23]~145_combout  = ( \Reg_file_inst|registers[5][23]~q  & ( \Reg_file_inst|registers[6][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[4][23]~q ) # (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][23]~q ))) ) ) ) # ( !\Reg_file_inst|registers[5][23]~q  & ( \Reg_file_inst|registers[6][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[4][23]~q ) # 
// (\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][23]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[5][23]~q  & ( !\Reg_file_inst|registers[6][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[4][23]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[7][23]~q ))) ) ) ) # ( !\Reg_file_inst|registers[5][23]~q  & ( 
// !\Reg_file_inst|registers[6][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[4][23]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][23]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[7][23]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[4][23]~q ),
	.datae(!\Reg_file_inst|registers[5][23]~q ),
	.dataf(!\Reg_file_inst|registers[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[23]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[23]~145 .extended_lut = "off";
defparam \Reg_file_inst|RD2[23]~145 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Reg_file_inst|RD2[23]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N26
dffeas \Reg_file_inst|registers[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N44
dffeas \Reg_file_inst|registers[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \Reg_file_inst|registers[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[23]~144 (
// Equation(s):
// \Reg_file_inst|RD2[23]~144_combout  = ( \Reg_file_inst|registers[13][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][23]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][23]~q ))))) # 
// (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) # ( !\Reg_file_inst|registers[13][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][23]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[14][23]~q ))))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][23]~q ),
	.datad(!\Reg_file_inst|registers[14][23]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[23]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[23]~144 .extended_lut = "off";
defparam \Reg_file_inst|RD2[23]~144 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file_inst|RD2[23]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N26
dffeas \Reg_file_inst|registers[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \Reg_file_inst|registers[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \Reg_file_inst|registers[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \Reg_file_inst|registers[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][23] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[23]~143 (
// Equation(s):
// \Reg_file_inst|RD2[23]~143_combout  = ( \Reg_file_inst|registers[9][23]~q  & ( \Reg_file_inst|registers[8][23]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][23]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[11][23]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][23]~q  & ( \Reg_file_inst|registers[8][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[10][23]~q ))) # 
// (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[11][23]~q )))) ) ) ) # ( \Reg_file_inst|registers[9][23]~q  & ( !\Reg_file_inst|registers[8][23]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][23]~q  
// & (\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][23]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][23]~q  & ( !\Reg_file_inst|registers[8][23]~q  & ( (\RA2_inst|C[1]~1_combout  & 
// ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][23]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][23]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[10][23]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[11][23]~q ),
	.datae(!\Reg_file_inst|registers[9][23]~q ),
	.dataf(!\Reg_file_inst|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[23]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[23]~143 .extended_lut = "off";
defparam \Reg_file_inst|RD2[23]~143 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Reg_file_inst|RD2[23]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[23]~147 (
// Equation(s):
// \Reg_file_inst|RD2[23]~147_combout  = ( \RA2_inst|C[3]~3_combout  & ( \Reg_file_inst|RD2[23]~143_combout  & ( (!\RA2_inst|C[2]~2_combout ) # (\Reg_file_inst|RD2[23]~144_combout ) ) ) ) # ( !\RA2_inst|C[3]~3_combout  & ( \Reg_file_inst|RD2[23]~143_combout  
// & ( (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[23]~146_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[23]~145_combout ))) ) ) ) # ( \RA2_inst|C[3]~3_combout  & ( !\Reg_file_inst|RD2[23]~143_combout  & ( (\RA2_inst|C[2]~2_combout  & 
// \Reg_file_inst|RD2[23]~144_combout ) ) ) ) # ( !\RA2_inst|C[3]~3_combout  & ( !\Reg_file_inst|RD2[23]~143_combout  & ( (!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[23]~146_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[23]~145_combout 
// ))) ) ) )

	.dataa(!\Reg_file_inst|RD2[23]~146_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\Reg_file_inst|RD2[23]~145_combout ),
	.datad(!\Reg_file_inst|RD2[23]~144_combout ),
	.datae(!\RA2_inst|C[3]~3_combout ),
	.dataf(!\Reg_file_inst|RD2[23]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[23]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[23]~147 .extended_lut = "off";
defparam \Reg_file_inst|RD2[23]~147 .lut_mask = 64'h474700334747CCFF;
defparam \Reg_file_inst|RD2[23]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N3
cyclonev_lcell_comb \PCPlus8_inst|Add0~77 (
// Equation(s):
// \PCPlus8_inst|Add0~77_sumout  = SUM(( \PCPlus4_inst|Add0~85_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~74  ))
// \PCPlus8_inst|Add0~78  = CARRY(( \PCPlus4_inst|Add0~85_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~77_sumout ),
	.cout(\PCPlus8_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~77 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \ALUSrc_inst|C[23]~28 (
// Equation(s):
// \ALUSrc_inst|C[23]~28_combout  = ( \Reg_file_inst|Equal2~0_combout  & ( \PCPlus8_inst|Add0~77_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # ((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[21]~input_o )) ) 
// ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( \PCPlus8_inst|Add0~77_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[23]~147_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[21]~input_o ))) ) ) ) # ( \Reg_file_inst|Equal2~0_combout  & ( !\PCPlus8_inst|Add0~77_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[21]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) ) ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( !\PCPlus8_inst|Add0~77_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[23]~147_combout )))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[21]~input_o ))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\Instr[21]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\Reg_file_inst|RD2[23]~147_combout ),
	.datae(!\Reg_file_inst|Equal2~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[23]~28 .extended_lut = "off";
defparam \ALUSrc_inst|C[23]~28 .lut_mask = 64'h01F1010101F1F1F1;
defparam \ALUSrc_inst|C[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \Reg_file_inst|RD1[23]~139 (
// Equation(s):
// \Reg_file_inst|RD1[23]~139_combout  = ( \Reg_file_inst|registers[9][23]~q  & ( \Reg_file_inst|registers[8][23]~q  & ( ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][23]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][23]~q 
// )))) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[9][23]~q  & ( \Reg_file_inst|registers[8][23]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][23]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[10][23]~q ))))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[9][23]~q  & ( !\Reg_file_inst|registers[8][23]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  
// & (\Reg_file_inst|registers[11][23]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][23]~q ))))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[9][23]~q  & ( 
// !\Reg_file_inst|registers[8][23]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][23]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][23]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][23]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[10][23]~q ),
	.datae(!\Reg_file_inst|registers[9][23]~q ),
	.dataf(!\Reg_file_inst|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[23]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[23]~139 .extended_lut = "off";
defparam \Reg_file_inst|RD1[23]~139 .lut_mask = 64'h404C707C434F737F;
defparam \Reg_file_inst|RD1[23]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[23]~141 (
// Equation(s):
// \Reg_file_inst|RD1[23]~141_combout  = ( \Reg_file_inst|registers[5][23]~q  & ( \RA1_inst|C[1]~1_combout  & ( (!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[4][23]~q ) ) ) ) # ( !\Reg_file_inst|registers[5][23]~q  & ( \RA1_inst|C[1]~1_combout  & 
// ( (\Reg_file_inst|registers[4][23]~q  & \RA1_inst|C[0]~0_combout ) ) ) ) # ( \Reg_file_inst|registers[5][23]~q  & ( !\RA1_inst|C[1]~1_combout  & ( (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][23]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[6][23]~q )) ) ) ) # ( !\Reg_file_inst|registers[5][23]~q  & ( !\RA1_inst|C[1]~1_combout  & ( (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][23]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][23]~q 
// )) ) ) )

	.dataa(!\Reg_file_inst|registers[4][23]~q ),
	.datab(!\Reg_file_inst|registers[6][23]~q ),
	.datac(!\Reg_file_inst|registers[7][23]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[5][23]~q ),
	.dataf(!\RA1_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[23]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[23]~141 .extended_lut = "off";
defparam \Reg_file_inst|RD1[23]~141 .lut_mask = 64'h0F330F330055FF55;
defparam \Reg_file_inst|RD1[23]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[23]~140 (
// Equation(s):
// \Reg_file_inst|RD1[23]~140_combout  = ( \Reg_file_inst|registers[14][23]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][23]~q ))) # 
// (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][23]~q )))) ) ) # ( !\Reg_file_inst|registers[14][23]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][23]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][23]~q )))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][23]~q ),
	.datad(!\Reg_file_inst|registers[13][23]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[23]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[23]~140 .extended_lut = "off";
defparam \Reg_file_inst|RD1[23]~140 .lut_mask = 64'h0145014523672367;
defparam \Reg_file_inst|RD1[23]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[23]~142 (
// Equation(s):
// \Reg_file_inst|RD1[23]~142_combout  = ( \Reg_file_inst|registers[1][23]~q  & ( \Reg_file_inst|registers[2][23]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[3][23]~q )) # (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & 
// ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[0][23]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][23]~q  & ( \Reg_file_inst|registers[2][23]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[3][23]~q )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[0][23]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][23]~q  & ( !\Reg_file_inst|registers[2][23]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[3][23]~q )) # (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][23]~q ))) ) ) ) # ( !\Reg_file_inst|registers[1][23]~q  & ( 
// !\Reg_file_inst|registers[2][23]~q  & ( (!\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[3][23]~q )))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[0][23]~q ))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[0][23]~q ),
	.datad(!\Reg_file_inst|registers[3][23]~q ),
	.datae(!\Reg_file_inst|registers[1][23]~q ),
	.dataf(!\Reg_file_inst|registers[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[23]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[23]~142 .extended_lut = "off";
defparam \Reg_file_inst|RD1[23]~142 .lut_mask = 64'h018923AB45CD67EF;
defparam \Reg_file_inst|RD1[23]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[23]~143 (
// Equation(s):
// \Reg_file_inst|RD1[23]~143_combout  = ( \Reg_file_inst|RD1[23]~142_combout  & ( (!\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout  & ((\Reg_file_inst|RD1[23]~140_combout )))) # (\RA1_inst|C[3]~2_combout  & (((\Reg_file_inst|RD1[23]~141_combout )) # 
// (\RA1_inst|C[2]~3_combout ))) ) ) # ( !\Reg_file_inst|RD1[23]~142_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[23]~140_combout ))) # (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[23]~141_combout )))) ) 
// )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\Reg_file_inst|RD1[23]~141_combout ),
	.datad(!\Reg_file_inst|RD1[23]~140_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[23]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[23]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[23]~143 .extended_lut = "off";
defparam \Reg_file_inst|RD1[23]~143 .lut_mask = 64'h048C048C159D159D;
defparam \Reg_file_inst|RD1[23]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[23]~144 (
// Equation(s):
// \Reg_file_inst|RD1[23]~144_combout  = ( \Reg_file_inst|RD1[23]~143_combout  & ( \PCPlus8_inst|Add0~77_sumout  ) ) # ( !\Reg_file_inst|RD1[23]~143_combout  & ( \PCPlus8_inst|Add0~77_sumout  & ( ((\Reg_file_inst|RD1[23]~139_combout  & 
// \Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) ) # ( \Reg_file_inst|RD1[23]~143_combout  & ( !\PCPlus8_inst|Add0~77_sumout  & ( !\Reg_file_inst|Equal1~0_combout  ) ) ) # ( !\Reg_file_inst|RD1[23]~143_combout  & ( 
// !\PCPlus8_inst|Add0~77_sumout  & ( (\Reg_file_inst|RD1[23]~139_combout  & (\Reg_file_inst|RD1[29]~1_combout  & !\Reg_file_inst|Equal1~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD1[23]~139_combout ),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|Equal1~0_combout ),
	.datae(!\Reg_file_inst|RD1[23]~143_combout ),
	.dataf(!\PCPlus8_inst|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[23]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[23]~144 .extended_lut = "off";
defparam \Reg_file_inst|RD1[23]~144 .lut_mask = 64'h1100FF0011FFFFFF;
defparam \Reg_file_inst|RD1[23]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \ALUSrc_inst|C[23]~57 (
// Equation(s):
// \ALUSrc_inst|C[23]~57_combout  = ( \Reg_file_inst|RD2[23]~147_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Reg_file_inst|Equal2~0_combout ) # ((\PCPlus8_inst|Add0~77_sumout )))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[21]~input_o )))) ) ) # ( !\Reg_file_inst|RD2[23]~147_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Reg_file_inst|Equal2~0_combout  & 
// ((\PCPlus8_inst|Add0~77_sumout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[21]~input_o )))) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Instr[21]~input_o ),
	.datad(!\PCPlus8_inst|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[23]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[23]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[23]~57 .extended_lut = "off";
defparam \ALUSrc_inst|C[23]~57 .lut_mask = 64'h052705278DAF8DAF;
defparam \ALUSrc_inst|C[23]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N9
cyclonev_lcell_comb \ALU_inst|Add0~93 (
// Equation(s):
// \ALU_inst|Add0~93_sumout  = SUM(( (\ALUSrc_inst|C[23]~57_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[23]~144_combout  ) + ( \ALU_inst|Add0~90  ))
// \ALU_inst|Add0~94  = CARRY(( (\ALUSrc_inst|C[23]~57_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \Reg_file_inst|RD1[23]~144_combout  ) + ( \ALU_inst|Add0~90  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[27]~input_o ),
	.datac(!\Instr[26]~input_o ),
	.datad(!\ALUSrc_inst|C[23]~57_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[23]~144_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~93_sumout ),
	.cout(\ALU_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~93 .extended_lut = "off";
defparam \ALU_inst|Add0~93 .lut_mask = 64'h0000FF00000000B3;
defparam \ALU_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \ALU_inst|Add1~93 (
// Equation(s):
// \ALU_inst|Add1~93_sumout  = SUM(( (!\ALUSrc_inst|C[23]~57_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \Reg_file_inst|RD1[23]~144_combout  ) + ( \ALU_inst|Add1~90  ))
// \ALU_inst|Add1~94  = CARRY(( (!\ALUSrc_inst|C[23]~57_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \Reg_file_inst|RD1[23]~144_combout  ) + ( \ALU_inst|Add1~90  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[25]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\ALUSrc_inst|C[23]~57_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[23]~144_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~93_sumout ),
	.cout(\ALU_inst|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~93 .extended_lut = "off";
defparam \ALU_inst|Add1~93 .lut_mask = 64'h0000FF000000FF70;
defparam \ALU_inst|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \ALU_inst|Mux8~0 (
// Equation(s):
// \ALU_inst|Mux8~0_combout  = ( \ALU_inst|Add0~93_sumout  & ( \ALU_inst|Add1~93_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[23]~28_combout  & 
// \Reg_file_inst|RD1[23]~144_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[23]~144_combout ) # (\ALUSrc_inst|C[23]~28_combout )))) ) ) ) # ( !\ALU_inst|Add0~93_sumout  & ( \ALU_inst|Add1~93_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\ALUSrc_inst|C[23]~28_combout  & \Reg_file_inst|RD1[23]~144_combout ))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\Reg_file_inst|RD1[23]~144_combout ) # (\ALUSrc_inst|C[23]~28_combout )))) ) ) ) # ( \ALU_inst|Add0~93_sumout  & ( 
// !\ALU_inst|Add1~93_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\ALUSrc_inst|C[23]~28_combout  & \Reg_file_inst|RD1[23]~144_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((\Reg_file_inst|RD1[23]~144_combout ) # (\ALUSrc_inst|C[23]~28_combout )))) ) ) ) # ( !\ALU_inst|Add0~93_sumout  & ( 
// !\ALU_inst|Add1~93_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[23]~28_combout  & \Reg_file_inst|RD1[23]~144_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[23]~144_combout ) # (\ALUSrc_inst|C[23]~28_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\ALUSrc_inst|C[23]~28_combout ),
	.datad(!\Reg_file_inst|RD1[23]~144_combout ),
	.datae(!\ALU_inst|Add0~93_sumout ),
	.dataf(!\ALU_inst|Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux8~0 .extended_lut = "off";
defparam \ALU_inst|Mux8~0 .lut_mask = 64'h0113899B4557CDDF;
defparam \ALU_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \MemToReg_inst|C[23]~23 (
// Equation(s):
// \MemToReg_inst|C[23]~23_combout  = ( \ALU_inst|Mux8~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[23]~input_o ) ) ) # ( !\ALU_inst|Mux8~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout 
//  & \ReadData[23]~input_o ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(!\ReadData[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[23]~23 .extended_lut = "off";
defparam \MemToReg_inst|C[23]~23 .lut_mask = 64'h05050505AFAFAFAF;
defparam \MemToReg_inst|C[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \PC_Register|Q[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~85_sumout ),
	.asdata(\MemToReg_inst|C[23]~23_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[23] .is_wysiwyg = "true";
defparam \PC_Register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \PCPlus4_inst|Add0~89 (
// Equation(s):
// \PCPlus4_inst|Add0~89_sumout  = SUM(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4_inst|Add0~86  ))
// \PCPlus4_inst|Add0~90  = CARRY(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4_inst|Add0~86  ))

	.dataa(!\PC_Register|Q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~89_sumout ),
	.cout(\PCPlus4_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~89 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \ReadData[24]~input (
	.i(ReadData[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[24]~input_o ));
// synopsys translate_off
defparam \ReadData[24]~input .bus_hold = "false";
defparam \ReadData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \Reg_file_inst|registers[5][24]~feeder (
// Equation(s):
// \Reg_file_inst|registers[5][24]~feeder_combout  = ( \MemToReg_inst|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][24]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N13
dffeas \Reg_file_inst|registers[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N9
cyclonev_lcell_comb \Reg_file_inst|registers[6][24]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][24]~feeder_combout  = ( \MemToReg_inst|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][24]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N11
dffeas \Reg_file_inst|registers[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N2
dffeas \Reg_file_inst|registers[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N51
cyclonev_lcell_comb \Reg_file_inst|registers[7][24]~feeder (
// Equation(s):
// \Reg_file_inst|registers[7][24]~feeder_combout  = ( \MemToReg_inst|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[7][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[7][24]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[7][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[7][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N53
dffeas \Reg_file_inst|registers[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[24]~147 (
// Equation(s):
// \Reg_file_inst|RD1[24]~147_combout  = ( \Reg_file_inst|registers[4][24]~q  & ( \Reg_file_inst|registers[7][24]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[6][24]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][24]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][24]~q  & ( \Reg_file_inst|registers[7][24]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[6][24]~q )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][24]~q  & ((!\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][24]~q  & ( !\Reg_file_inst|registers[7][24]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][24]~q  & \RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][24]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][24]~q  & ( 
// !\Reg_file_inst|registers[7][24]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][24]~q  & \RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][24]~q  & ((!\RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[5][24]~q ),
	.datac(!\Reg_file_inst|registers[6][24]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[4][24]~q ),
	.dataf(!\Reg_file_inst|registers[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[24]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[24]~147 .extended_lut = "off";
defparam \Reg_file_inst|RD1[24]~147 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file_inst|RD1[24]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N11
dffeas \Reg_file_inst|registers[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N53
dffeas \Reg_file_inst|registers[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \Reg_file_inst|registers[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[24]~146 (
// Equation(s):
// \Reg_file_inst|RD1[24]~146_combout  = ( \Reg_file_inst|registers[14][24]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][24]~q ))) # 
// (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][24]~q )))) ) ) # ( !\Reg_file_inst|registers[14][24]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][24]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][24]~q )))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][24]~q ),
	.datad(!\Reg_file_inst|registers[13][24]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[24]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[24]~146 .extended_lut = "off";
defparam \Reg_file_inst|RD1[24]~146 .lut_mask = 64'h0145014523672367;
defparam \Reg_file_inst|RD1[24]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N59
dffeas \Reg_file_inst|registers[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \Reg_file_inst|registers[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N56
dffeas \Reg_file_inst|registers[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg_inst|C[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N35
dffeas \Reg_file_inst|registers[0][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[24]~148 (
// Equation(s):
// \Reg_file_inst|RD1[24]~148_combout  = ( \Reg_file_inst|registers[3][24]~q  & ( \Reg_file_inst|registers[0][24]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[1][24]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[2][24]~q ) # (\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[3][24]~q  & ( \Reg_file_inst|registers[0][24]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][24]~q  & (\RA1_inst|C[1]~1_combout 
// ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[2][24]~q ) # (\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[3][24]~q  & ( !\Reg_file_inst|registers[0][24]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout 
// )) # (\Reg_file_inst|registers[1][24]~q ))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[2][24]~q )))) ) ) ) # ( !\Reg_file_inst|registers[3][24]~q  & ( !\Reg_file_inst|registers[0][24]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][24]~q  & (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[2][24]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[1][24]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[2][24]~q ),
	.datae(!\Reg_file_inst|registers[3][24]~q ),
	.dataf(!\Reg_file_inst|registers[0][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[24]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[24]~148 .extended_lut = "off";
defparam \Reg_file_inst|RD1[24]~148 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Reg_file_inst|RD1[24]~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[24]~149 (
// Equation(s):
// \Reg_file_inst|RD1[24]~149_combout  = ( \Reg_file_inst|RD1[24]~148_combout  & ( (!\RA1_inst|C[3]~2_combout  & (((!\RA1_inst|C[2]~3_combout  & \Reg_file_inst|RD1[24]~146_combout )))) # (\RA1_inst|C[3]~2_combout  & (((\RA1_inst|C[2]~3_combout )) # 
// (\Reg_file_inst|RD1[24]~147_combout ))) ) ) # ( !\Reg_file_inst|RD1[24]~148_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[24]~146_combout ))) # (\RA1_inst|C[3]~2_combout  & 
// (\Reg_file_inst|RD1[24]~147_combout )))) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\Reg_file_inst|RD1[24]~147_combout ),
	.datac(!\RA1_inst|C[2]~3_combout ),
	.datad(!\Reg_file_inst|RD1[24]~146_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[24]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[24]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[24]~149 .extended_lut = "off";
defparam \Reg_file_inst|RD1[24]~149 .lut_mask = 64'h10B010B015B515B5;
defparam \Reg_file_inst|RD1[24]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \PCPlus8_inst|Add0~81 (
// Equation(s):
// \PCPlus8_inst|Add0~81_sumout  = SUM(( \PCPlus4_inst|Add0~89_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~78  ))
// \PCPlus8_inst|Add0~82  = CARRY(( \PCPlus4_inst|Add0~89_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~81_sumout ),
	.cout(\PCPlus8_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~81 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \Reg_file_inst|registers[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N58
dffeas \Reg_file_inst|registers[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \Reg_file_inst|registers[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \Reg_file_inst|registers[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][24] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[24]~145 (
// Equation(s):
// \Reg_file_inst|RD1[24]~145_combout  = ( \Reg_file_inst|registers[10][24]~q  & ( \Reg_file_inst|registers[11][24]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][24]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[8][24]~q ))) ) ) ) # ( !\Reg_file_inst|registers[10][24]~q  & ( \Reg_file_inst|registers[11][24]~q  & ( (!\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[9][24]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][24]~q )))) ) ) ) # ( \Reg_file_inst|registers[10][24]~q  & ( !\Reg_file_inst|registers[11][24]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][24]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][24]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][24]~q  & ( 
// !\Reg_file_inst|registers[11][24]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][24]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][24]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[8][24]~q ),
	.datad(!\Reg_file_inst|registers[9][24]~q ),
	.datae(!\Reg_file_inst|registers[10][24]~q ),
	.dataf(!\Reg_file_inst|registers[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[24]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[24]~145 .extended_lut = "off";
defparam \Reg_file_inst|RD1[24]~145 .lut_mask = 64'h0145236789CDABEF;
defparam \Reg_file_inst|RD1[24]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[24]~150 (
// Equation(s):
// \Reg_file_inst|RD1[24]~150_combout  = ( \Reg_file_inst|RD1[24]~145_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[29]~1_combout )) # (\Reg_file_inst|RD1[24]~149_combout ))) # (\Reg_file_inst|Equal1~0_combout  & 
// (((\PCPlus8_inst|Add0~81_sumout )))) ) ) # ( !\Reg_file_inst|RD1[24]~145_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & (\Reg_file_inst|RD1[24]~149_combout )) # (\Reg_file_inst|Equal1~0_combout  & ((\PCPlus8_inst|Add0~81_sumout ))) ) )

	.dataa(!\Reg_file_inst|Equal1~0_combout ),
	.datab(!\Reg_file_inst|RD1[24]~149_combout ),
	.datac(!\Reg_file_inst|RD1[29]~1_combout ),
	.datad(!\PCPlus8_inst|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[24]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[24]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[24]~150 .extended_lut = "off";
defparam \Reg_file_inst|RD1[24]~150 .lut_mask = 64'h227722772A7F2A7F;
defparam \Reg_file_inst|RD1[24]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[24]~149 (
// Equation(s):
// \Reg_file_inst|RD2[24]~149_combout  = ( \Reg_file_inst|registers[10][24]~q  & ( \Reg_file_inst|registers[9][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[8][24]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][24]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][24]~q  & ( \Reg_file_inst|registers[9][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][24]~q  & 
// ((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][24]~q )))) ) ) ) # ( \Reg_file_inst|registers[10][24]~q  & ( !\Reg_file_inst|registers[9][24]~q  & ( (!\RA2_inst|C[0]~0_combout  
// & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[8][24]~q ))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][24]~q  & \RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[10][24]~q  & ( 
// !\Reg_file_inst|registers[9][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][24]~q  & ((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][24]~q  & \RA2_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[8][24]~q ),
	.datac(!\Reg_file_inst|registers[11][24]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[10][24]~q ),
	.dataf(!\Reg_file_inst|registers[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[24]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[24]~149 .extended_lut = "off";
defparam \Reg_file_inst|RD2[24]~149 .lut_mask = 64'h220522AF770577AF;
defparam \Reg_file_inst|RD2[24]~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[24]~150 (
// Equation(s):
// \Reg_file_inst|RD2[24]~150_combout  = ( \Reg_file_inst|registers[13][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][24]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][24]~q ))))) # 
// (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) ) ) # ( !\Reg_file_inst|registers[13][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][24]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[14][24]~q ))))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][24]~q ),
	.datad(!\Reg_file_inst|registers[14][24]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[24]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[24]~150 .extended_lut = "off";
defparam \Reg_file_inst|RD2[24]~150 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file_inst|RD2[24]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[24]~152 (
// Equation(s):
// \Reg_file_inst|RD2[24]~152_combout  = ( \Reg_file_inst|registers[3][24]~q  & ( \Reg_file_inst|registers[0][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[2][24]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[1][24]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][24]~q  & ( \Reg_file_inst|registers[0][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[2][24]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][24]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[3][24]~q  & ( !\Reg_file_inst|registers[0][24]~q  & ( (!\RA2_inst|C[0]~0_combout 
//  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[2][24]~q )))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[1][24]~q ))) ) ) ) # ( !\Reg_file_inst|registers[3][24]~q  & ( 
// !\Reg_file_inst|registers[0][24]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[2][24]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][24]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[1][24]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[2][24]~q ),
	.datae(!\Reg_file_inst|registers[3][24]~q ),
	.dataf(!\Reg_file_inst|registers[0][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[24]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[24]~152 .extended_lut = "off";
defparam \Reg_file_inst|RD2[24]~152 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file_inst|RD2[24]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[24]~151 (
// Equation(s):
// \Reg_file_inst|RD2[24]~151_combout  = ( \Reg_file_inst|registers[4][24]~q  & ( \Reg_file_inst|registers[7][24]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][24]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[6][24]~q ) # (\RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[4][24]~q  & ( \Reg_file_inst|registers[7][24]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][24]~q  & (\RA2_inst|C[0]~0_combout 
// ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][24]~q ) # (\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][24]~q  & ( !\Reg_file_inst|registers[7][24]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout 
// )) # (\Reg_file_inst|registers[5][24]~q ))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[6][24]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][24]~q  & ( !\Reg_file_inst|registers[7][24]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][24]~q  & (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout  & \Reg_file_inst|registers[6][24]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[5][24]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[6][24]~q ),
	.datae(!\Reg_file_inst|registers[4][24]~q ),
	.dataf(!\Reg_file_inst|registers[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[24]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[24]~151 .extended_lut = "off";
defparam \Reg_file_inst|RD2[24]~151 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Reg_file_inst|RD2[24]~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[24]~153 (
// Equation(s):
// \Reg_file_inst|RD2[24]~153_combout  = ( \Reg_file_inst|RD2[24]~152_combout  & ( \Reg_file_inst|RD2[24]~151_combout  & ( (!\RA2_inst|C[3]~3_combout ) # ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[24]~149_combout )) # (\RA2_inst|C[2]~2_combout  & 
// ((\Reg_file_inst|RD2[24]~150_combout )))) ) ) ) # ( !\Reg_file_inst|RD2[24]~152_combout  & ( \Reg_file_inst|RD2[24]~151_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\RA2_inst|C[2]~2_combout )) # (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & 
// (\Reg_file_inst|RD2[24]~149_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[24]~150_combout ))))) ) ) ) # ( \Reg_file_inst|RD2[24]~152_combout  & ( !\Reg_file_inst|RD2[24]~151_combout  & ( (!\RA2_inst|C[3]~3_combout  & 
// (!\RA2_inst|C[2]~2_combout )) # (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[24]~149_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[24]~150_combout ))))) ) ) ) # ( !\Reg_file_inst|RD2[24]~152_combout  & ( 
// !\Reg_file_inst|RD2[24]~151_combout  & ( (\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[24]~149_combout )) # (\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[24]~150_combout ))))) ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\Reg_file_inst|RD2[24]~149_combout ),
	.datad(!\Reg_file_inst|RD2[24]~150_combout ),
	.datae(!\Reg_file_inst|RD2[24]~152_combout ),
	.dataf(!\Reg_file_inst|RD2[24]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[24]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[24]~153 .extended_lut = "off";
defparam \Reg_file_inst|RD2[24]~153 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file_inst|RD2[24]~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \ALUSrc_inst|C[24]~29 (
// Equation(s):
// \ALUSrc_inst|C[24]~29_combout  = ( \Reg_file_inst|Equal2~0_combout  & ( \PCPlus8_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # ((\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & \Instr[22]~input_o )) ) 
// ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( \PCPlus8_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[24]~153_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[22]~input_o ))) ) ) ) # ( \Reg_file_inst|Equal2~0_combout  & ( !\PCPlus8_inst|Add0~81_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[22]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) ) ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( !\PCPlus8_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[24]~153_combout )))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[22]~input_o ))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datab(!\Instr[22]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\Reg_file_inst|RD2[24]~153_combout ),
	.datae(!\Reg_file_inst|Equal2~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[24]~29 .extended_lut = "off";
defparam \ALUSrc_inst|C[24]~29 .lut_mask = 64'h01F1010101F1F1F1;
defparam \ALUSrc_inst|C[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N57
cyclonev_lcell_comb \ALUSrc_inst|C[24]~58 (
// Equation(s):
// \ALUSrc_inst|C[24]~58_combout  = ( \PCPlus8_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[24]~153_combout )) # (\Reg_file_inst|Equal2~0_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[22]~input_o )))) ) ) # ( !\PCPlus8_inst|Add0~81_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (!\Reg_file_inst|Equal2~0_combout  & 
// (\Reg_file_inst|RD2[24]~153_combout ))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Instr[22]~input_o )))) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[24]~153_combout ),
	.datad(!\Instr[22]~input_o ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[24]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[24]~58 .extended_lut = "off";
defparam \ALUSrc_inst|C[24]~58 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \ALUSrc_inst|C[24]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N15
cyclonev_lcell_comb \ALU_inst|Add1~97 (
// Equation(s):
// \ALU_inst|Add1~97_sumout  = SUM(( \Reg_file_inst|RD1[24]~150_combout  ) + ( (!\ALUSrc_inst|C[24]~58_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~94  ))
// \ALU_inst|Add1~98  = CARRY(( \Reg_file_inst|RD1[24]~150_combout  ) + ( (!\ALUSrc_inst|C[24]~58_combout ) # ((!\Instr[27]~input_o  & ((\Instr[25]~input_o ) # (\Instr[26]~input_o )))) ) + ( \ALU_inst|Add1~94  ))

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[25]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[24]~150_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[24]~58_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~97_sumout ),
	.cout(\ALU_inst|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~97 .extended_lut = "off";
defparam \ALU_inst|Add1~97 .lut_mask = 64'h0000008F000000FF;
defparam \ALU_inst|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N12
cyclonev_lcell_comb \ALU_inst|Add0~97 (
// Equation(s):
// \ALU_inst|Add0~97_sumout  = SUM(( \Reg_file_inst|RD1[24]~150_combout  ) + ( (\ALUSrc_inst|C[24]~58_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~94  ))
// \ALU_inst|Add0~98  = CARRY(( \Reg_file_inst|RD1[24]~150_combout  ) + ( (\ALUSrc_inst|C[24]~58_combout  & (((!\Instr[25]~input_o  & !\Instr[26]~input_o )) # (\Instr[27]~input_o ))) ) + ( \ALU_inst|Add0~94  ))

	.dataa(!\Instr[25]~input_o ),
	.datab(!\Instr[26]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\Reg_file_inst|RD1[24]~150_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_inst|C[24]~58_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~97_sumout ),
	.cout(\ALU_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~97 .extended_lut = "off";
defparam \ALU_inst|Add0~97 .lut_mask = 64'h0000FF70000000FF;
defparam \ALU_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \ALU_inst|Mux7~0 (
// Equation(s):
// \ALU_inst|Mux7~0_combout  = ( \ALU_inst|Add1~97_sumout  & ( \ALU_inst|Add0~97_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[24]~150_combout  & (\ALUSrc_inst|C[24]~29_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[24]~150_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\ALUSrc_inst|C[24]~29_combout )))) ) ) ) # ( !\ALU_inst|Add1~97_sumout  & ( 
// \ALU_inst|Add0~97_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\Reg_file_inst|RD1[24]~150_combout  & (\ALUSrc_inst|C[24]~29_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[24]~150_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # 
// (\ALUSrc_inst|C[24]~29_combout ))))) ) ) ) # ( \ALU_inst|Add1~97_sumout  & ( !\ALU_inst|Add0~97_sumout  & ( (!\Reg_file_inst|RD1[24]~150_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\ALUSrc_inst|C[24]~29_combout )))) # (\Reg_file_inst|RD1[24]~150_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & \ALUSrc_inst|C[24]~29_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\ALU_inst|Add1~97_sumout  & ( !\ALU_inst|Add0~97_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[24]~150_combout  & 
// (\ALUSrc_inst|C[24]~29_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[24]~150_combout  & ((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ) # (\ALUSrc_inst|C[24]~29_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD1[24]~150_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\ALUSrc_inst|C[24]~29_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add1~97_sumout ),
	.dataf(!\ALU_inst|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux7~0 .extended_lut = "off";
defparam \ALU_inst|Mux7~0 .lut_mask = 64'h011301DFCD13CDDF;
defparam \ALU_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \MemToReg_inst|C[24]~24 (
// Equation(s):
// \MemToReg_inst|C[24]~24_combout  = ( \ALU_inst|Mux7~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[24]~input_o ) ) ) # ( !\ALU_inst|Mux7~0_combout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout 
//  & \ReadData[24]~input_o ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(!\ReadData[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[24]~24 .extended_lut = "off";
defparam \MemToReg_inst|C[24]~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \MemToReg_inst|C[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N38
dffeas \PC_Register|Q[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~89_sumout ),
	.asdata(\MemToReg_inst|C[24]~24_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[24] .is_wysiwyg = "true";
defparam \PC_Register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \PCPlus4_inst|Add0~93 (
// Equation(s):
// \PCPlus4_inst|Add0~93_sumout  = SUM(( \PC_Register|Q [25] ) + ( GND ) + ( \PCPlus4_inst|Add0~90  ))
// \PCPlus4_inst|Add0~94  = CARRY(( \PC_Register|Q [25] ) + ( GND ) + ( \PCPlus4_inst|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~93_sumout ),
	.cout(\PCPlus4_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~93 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \ReadData[25]~input (
	.i(ReadData[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[25]~input_o ));
// synopsys translate_off
defparam \ReadData[25]~input .bus_hold = "false";
defparam \ReadData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \Reg_file_inst|registers[4][25]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][25]~feeder_combout  = ( \MemToReg_inst|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][25]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N49
dffeas \Reg_file_inst|registers[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N58
dffeas \Reg_file_inst|registers[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \Reg_file_inst|registers[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \Reg_file_inst|registers[6][25]~feeder (
// Equation(s):
// \Reg_file_inst|registers[6][25]~feeder_combout  = ( \MemToReg_inst|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[6][25]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N50
dffeas \Reg_file_inst|registers[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[25]~153 (
// Equation(s):
// \Reg_file_inst|RD1[25]~153_combout  = ( \Reg_file_inst|registers[7][25]~q  & ( \Reg_file_inst|registers[6][25]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][25]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[4][25]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][25]~q  & ( \Reg_file_inst|registers[6][25]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[5][25]~q )))) # (\RA1_inst|C[0]~0_combout 
//  & (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[4][25]~q ))) ) ) ) # ( \Reg_file_inst|registers[7][25]~q  & ( !\Reg_file_inst|registers[6][25]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[5][25]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][25]~q  & (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[7][25]~q  & ( !\Reg_file_inst|registers[6][25]~q  & ( (\RA1_inst|C[1]~1_combout  
// & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][25]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][25]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[4][25]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[5][25]~q ),
	.datae(!\Reg_file_inst|registers[7][25]~q ),
	.dataf(!\Reg_file_inst|registers[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[25]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[25]~153 .extended_lut = "off";
defparam \Reg_file_inst|RD1[25]~153 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Reg_file_inst|RD1[25]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N35
dffeas \Reg_file_inst|registers[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N59
dffeas \Reg_file_inst|registers[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N53
dffeas \Reg_file_inst|registers[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[25]~152 (
// Equation(s):
// \Reg_file_inst|RD1[25]~152_combout  = ( \Reg_file_inst|registers[13][25]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[14][25]~q )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # 
// ((\Reg_file_inst|registers[12][25]~q )))) ) ) # ( !\Reg_file_inst|registers[13][25]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][25]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[12][25]~q )))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][25]~q ),
	.datad(!\Reg_file_inst|registers[14][25]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[25]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[25]~152 .extended_lut = "off";
defparam \Reg_file_inst|RD1[25]~152 .lut_mask = 64'h0123012345674567;
defparam \Reg_file_inst|RD1[25]~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \Reg_file_inst|registers[0][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N20
dffeas \Reg_file_inst|registers[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \Reg_file_inst|registers[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N38
dffeas \Reg_file_inst|registers[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[25]~154 (
// Equation(s):
// \Reg_file_inst|RD1[25]~154_combout  = ( \RA1_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[2][25]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[1][25]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][25]~q )) ) ) ) # 
// ( !\RA1_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[2][25]~q  & ( (\Reg_file_inst|registers[3][25]~q ) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( \RA1_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[2][25]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[1][25]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[0][25]~q )) ) ) ) # ( !\RA1_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[2][25]~q  & ( (!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[3][25]~q ) 
// ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[0][25]~q ),
	.datac(!\Reg_file_inst|registers[1][25]~q ),
	.datad(!\Reg_file_inst|registers[3][25]~q ),
	.datae(!\RA1_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[25]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[25]~154 .extended_lut = "off";
defparam \Reg_file_inst|RD1[25]~154 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \Reg_file_inst|RD1[25]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \Reg_file_inst|RD1[25]~155 (
// Equation(s):
// \Reg_file_inst|RD1[25]~155_combout  = ( \Reg_file_inst|RD1[25]~154_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[25]~152_combout ))) # (\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[25]~153_combout )))) # 
// (\RA1_inst|C[2]~3_combout  & (((\RA1_inst|C[3]~2_combout )))) ) ) # ( !\Reg_file_inst|RD1[25]~154_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout  & ((\Reg_file_inst|RD1[25]~152_combout ))) # (\RA1_inst|C[3]~2_combout  & 
// (\Reg_file_inst|RD1[25]~153_combout )))) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\Reg_file_inst|RD1[25]~153_combout ),
	.datac(!\RA1_inst|C[3]~2_combout ),
	.datad(!\Reg_file_inst|RD1[25]~152_combout ),
	.datae(!\Reg_file_inst|RD1[25]~154_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[25]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[25]~155 .extended_lut = "off";
defparam \Reg_file_inst|RD1[25]~155 .lut_mask = 64'h02A207A702A207A7;
defparam \Reg_file_inst|RD1[25]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N41
dffeas \Reg_file_inst|registers[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \Reg_file_inst|registers[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N59
dffeas \Reg_file_inst|registers[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \Reg_file_inst|registers[8][25]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][25]~feeder_combout  = ( \MemToReg_inst|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][25]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \Reg_file_inst|registers[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][25] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[25]~151 (
// Equation(s):
// \Reg_file_inst|RD1[25]~151_combout  = ( \Reg_file_inst|registers[11][25]~q  & ( \Reg_file_inst|registers[8][25]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][25]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[9][25]~q )))) ) ) ) # ( !\Reg_file_inst|registers[11][25]~q  & ( \Reg_file_inst|registers[8][25]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][25]~q  & 
// ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[9][25]~q )))) ) ) ) # ( \Reg_file_inst|registers[11][25]~q  & ( !\Reg_file_inst|registers[8][25]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[10][25]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[9][25]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[11][25]~q  & ( 
// !\Reg_file_inst|registers[8][25]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[10][25]~q  & ((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[9][25]~q  & !\RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[10][25]~q ),
	.datac(!\Reg_file_inst|registers[9][25]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[11][25]~q ),
	.dataf(!\Reg_file_inst|registers[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[25]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[25]~151 .extended_lut = "off";
defparam \Reg_file_inst|RD1[25]~151 .lut_mask = 64'h0522AF220577AF77;
defparam \Reg_file_inst|RD1[25]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N9
cyclonev_lcell_comb \PCPlus8_inst|Add0~85 (
// Equation(s):
// \PCPlus8_inst|Add0~85_sumout  = SUM(( \PCPlus4_inst|Add0~93_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~82  ))
// \PCPlus8_inst|Add0~86  = CARRY(( \PCPlus4_inst|Add0~93_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~85_sumout ),
	.cout(\PCPlus8_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~85 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[25]~156 (
// Equation(s):
// \Reg_file_inst|RD1[25]~156_combout  = ( \Reg_file_inst|RD1[25]~151_combout  & ( \PCPlus8_inst|Add0~85_sumout  & ( ((\Reg_file_inst|Equal1~0_combout ) # (\Reg_file_inst|RD1[25]~155_combout )) # (\Reg_file_inst|RD1[29]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[25]~151_combout  & ( \PCPlus8_inst|Add0~85_sumout  & ( (\Reg_file_inst|Equal1~0_combout ) # (\Reg_file_inst|RD1[25]~155_combout ) ) ) ) # ( \Reg_file_inst|RD1[25]~151_combout  & ( !\PCPlus8_inst|Add0~85_sumout  & ( 
// (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[25]~155_combout ) # (\Reg_file_inst|RD1[29]~1_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[25]~151_combout  & ( !\PCPlus8_inst|Add0~85_sumout  & ( (\Reg_file_inst|RD1[25]~155_combout  & 
// !\Reg_file_inst|Equal1~0_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|RD1[25]~155_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|Equal1~0_combout ),
	.datae(!\Reg_file_inst|RD1[25]~151_combout ),
	.dataf(!\PCPlus8_inst|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[25]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[25]~156 .extended_lut = "off";
defparam \Reg_file_inst|RD1[25]~156 .lut_mask = 64'h3300770033FF77FF;
defparam \Reg_file_inst|RD1[25]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[25]~157 (
// Equation(s):
// \Reg_file_inst|RD2[25]~157_combout  = ( \Reg_file_inst|registers[7][25]~q  & ( \Reg_file_inst|registers[6][25]~q  & ( ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][25]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][25]~q 
// )))) # (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[7][25]~q  & ( \Reg_file_inst|registers[6][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][25]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[5][25]~q ))))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[7][25]~q  & ( !\Reg_file_inst|registers[6][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  
// & (\Reg_file_inst|registers[4][25]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][25]~q ))))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[7][25]~q  & ( 
// !\Reg_file_inst|registers[6][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[4][25]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[5][25]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[4][25]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[5][25]~q ),
	.datae(!\Reg_file_inst|registers[7][25]~q ),
	.dataf(!\Reg_file_inst|registers[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[25]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[25]~157 .extended_lut = "off";
defparam \Reg_file_inst|RD2[25]~157 .lut_mask = 64'h404C434F707C737F;
defparam \Reg_file_inst|RD2[25]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[25]~158 (
// Equation(s):
// \Reg_file_inst|RD2[25]~158_combout  = ( \Reg_file_inst|registers[2][25]~q  & ( \Reg_file_inst|registers[0][25]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][25]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[3][25]~q ))) ) ) ) # ( !\Reg_file_inst|registers[2][25]~q  & ( \Reg_file_inst|registers[0][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[1][25]~q )))) # 
// (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][25]~q  & (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[2][25]~q  & ( !\Reg_file_inst|registers[0][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout  & 
// \Reg_file_inst|registers[1][25]~q )))) # (\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[3][25]~q ))) ) ) ) # ( !\Reg_file_inst|registers[2][25]~q  & ( !\Reg_file_inst|registers[0][25]~q  & ( 
// (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][25]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][25]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[3][25]~q ),
	.datac(!\RA2_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[1][25]~q ),
	.datae(!\Reg_file_inst|registers[2][25]~q ),
	.dataf(!\Reg_file_inst|registers[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[25]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[25]~158 .extended_lut = "off";
defparam \Reg_file_inst|RD2[25]~158 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Reg_file_inst|RD2[25]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[25]~156 (
// Equation(s):
// \Reg_file_inst|RD2[25]~156_combout  = ( \Reg_file_inst|registers[14][25]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[12][25]~q )) # (\RA2_inst|C[1]~1_combout ))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[13][25]~q )))) ) ) # ( !\Reg_file_inst|registers[14][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][25]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[13][25]~q ))))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][25]~q ),
	.datad(!\Reg_file_inst|registers[13][25]~q ),
	.datae(!\Reg_file_inst|registers[14][25]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[25]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[25]~156 .extended_lut = "off";
defparam \Reg_file_inst|RD2[25]~156 .lut_mask = 64'h084C2A6E084C2A6E;
defparam \Reg_file_inst|RD2[25]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[25]~155 (
// Equation(s):
// \Reg_file_inst|RD2[25]~155_combout  = ( \RA2_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[9][25]~q  & ( (!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][25]~q ) ) ) ) # ( !\RA2_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[9][25]~q  & 
// ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][25]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[10][25]~q ))) ) ) ) # ( \RA2_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[9][25]~q  & ( 
// (\Reg_file_inst|registers[11][25]~q  & \RA2_inst|C[1]~1_combout ) ) ) ) # ( !\RA2_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[9][25]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][25]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[10][25]~q ))) ) ) )

	.dataa(!\Reg_file_inst|registers[8][25]~q ),
	.datab(!\Reg_file_inst|registers[10][25]~q ),
	.datac(!\Reg_file_inst|registers[11][25]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\RA2_inst|C[0]~0_combout ),
	.dataf(!\Reg_file_inst|registers[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[25]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[25]~155 .extended_lut = "off";
defparam \Reg_file_inst|RD2[25]~155 .lut_mask = 64'h5533000F5533FF0F;
defparam \Reg_file_inst|RD2[25]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[25]~159 (
// Equation(s):
// \Reg_file_inst|RD2[25]~159_combout  = ( \Reg_file_inst|RD2[25]~156_combout  & ( \Reg_file_inst|RD2[25]~155_combout  & ( ((!\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[25]~158_combout ))) # (\RA2_inst|C[2]~2_combout  & 
// (\Reg_file_inst|RD2[25]~157_combout ))) # (\RA2_inst|C[3]~3_combout ) ) ) ) # ( !\Reg_file_inst|RD2[25]~156_combout  & ( \Reg_file_inst|RD2[25]~155_combout  & ( (!\RA2_inst|C[2]~2_combout  & (((\Reg_file_inst|RD2[25]~158_combout ) # 
// (\RA2_inst|C[3]~3_combout )))) # (\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[25]~157_combout  & (!\RA2_inst|C[3]~3_combout ))) ) ) ) # ( \Reg_file_inst|RD2[25]~156_combout  & ( !\Reg_file_inst|RD2[25]~155_combout  & ( (!\RA2_inst|C[2]~2_combout  & 
// (((!\RA2_inst|C[3]~3_combout  & \Reg_file_inst|RD2[25]~158_combout )))) # (\RA2_inst|C[2]~2_combout  & (((\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|RD2[25]~157_combout ))) ) ) ) # ( !\Reg_file_inst|RD2[25]~156_combout  & ( 
// !\Reg_file_inst|RD2[25]~155_combout  & ( (!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[25]~158_combout ))) # (\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[25]~157_combout )))) ) ) )

	.dataa(!\Reg_file_inst|RD2[25]~157_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[25]~158_combout ),
	.datae(!\Reg_file_inst|RD2[25]~156_combout ),
	.dataf(!\Reg_file_inst|RD2[25]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[25]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[25]~159 .extended_lut = "off";
defparam \Reg_file_inst|RD2[25]~159 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Reg_file_inst|RD2[25]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \ALUSrc_inst|C[25]~31 (
// Equation(s):
// \ALUSrc_inst|C[25]~31_combout  = ( \Reg_file_inst|RD2[25]~159_combout  & ( \PCPlus8_inst|Add0~85_sumout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\ALUSrc_inst|C[25]~30_combout ) ) ) ) # ( !\Reg_file_inst|RD2[25]~159_combout  & ( 
// \PCPlus8_inst|Add0~85_sumout  & ( ((\Reg_file_inst|Equal2~0_combout  & !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) # (\ALUSrc_inst|C[25]~30_combout ) ) ) ) # ( \Reg_file_inst|RD2[25]~159_combout  & ( !\PCPlus8_inst|Add0~85_sumout  & ( 
// ((!\Reg_file_inst|Equal2~0_combout  & !\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) # (\ALUSrc_inst|C[25]~30_combout ) ) ) ) # ( !\Reg_file_inst|RD2[25]~159_combout  & ( !\PCPlus8_inst|Add0~85_sumout  & ( \ALUSrc_inst|C[25]~30_combout  ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\ALUSrc_inst|C[25]~30_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[25]~159_combout ),
	.dataf(!\PCPlus8_inst|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[25]~31 .extended_lut = "off";
defparam \ALUSrc_inst|C[25]~31 .lut_mask = 64'h0F0F8F8F4F4FCFCF;
defparam \ALUSrc_inst|C[25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[25]~160 (
// Equation(s):
// \Reg_file_inst|RD2[25]~160_combout  = ( \Reg_file_inst|RD2[25]~159_combout  & ( \PCPlus8_inst|Add0~85_sumout  ) ) # ( !\Reg_file_inst|RD2[25]~159_combout  & ( \PCPlus8_inst|Add0~85_sumout  & ( \Reg_file_inst|Equal2~0_combout  ) ) ) # ( 
// \Reg_file_inst|RD2[25]~159_combout  & ( !\PCPlus8_inst|Add0~85_sumout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[25]~159_combout ),
	.dataf(!\PCPlus8_inst|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[25]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[25]~160 .extended_lut = "off";
defparam \Reg_file_inst|RD2[25]~160 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Reg_file_inst|RD2[25]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \ALU_inst|Add1~101 (
// Equation(s):
// \ALU_inst|Add1~101_sumout  = SUM(( \Reg_file_inst|RD1[25]~156_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[25]~160_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~98  ))
// \ALU_inst|Add1~102  = CARRY(( \Reg_file_inst|RD1[25]~156_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[25]~160_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~98  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD1[25]~156_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[25]~160_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~101_sumout ),
	.cout(\ALU_inst|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~101 .extended_lut = "off";
defparam \ALU_inst|Add1~101 .lut_mask = 64'h000001AB000000FF;
defparam \ALU_inst|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N15
cyclonev_lcell_comb \ALU_inst|Add0~101 (
// Equation(s):
// \ALU_inst|Add0~101_sumout  = SUM(( \ALUSrc_inst|C[25]~31_combout  ) + ( \Reg_file_inst|RD1[25]~156_combout  ) + ( \ALU_inst|Add0~98  ))
// \ALU_inst|Add0~102  = CARRY(( \ALUSrc_inst|C[25]~31_combout  ) + ( \Reg_file_inst|RD1[25]~156_combout  ) + ( \ALU_inst|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD1[25]~156_combout ),
	.datad(!\ALUSrc_inst|C[25]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~101_sumout ),
	.cout(\ALU_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~101 .extended_lut = "off";
defparam \ALU_inst|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \ALU_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N18
cyclonev_lcell_comb \ALU_inst|Mux6~0 (
// Equation(s):
// \ALU_inst|Mux6~0_combout  = ( \ALU_inst|Add1~101_sumout  & ( \ALU_inst|Add0~101_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[25]~156_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \ALUSrc_inst|C[25]~31_combout )) # (\Reg_file_inst|RD1[25]~156_combout  & ((\ALUSrc_inst|C[25]~31_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( 
// !\ALU_inst|Add1~101_sumout  & ( \ALU_inst|Add0~101_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[25]~156_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \ALUSrc_inst|C[25]~31_combout )) # (\Reg_file_inst|RD1[25]~156_combout  & 
// ((\ALUSrc_inst|C[25]~31_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( \ALU_inst|Add1~101_sumout  & ( !\ALU_inst|Add0~101_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[25]~156_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// \ALUSrc_inst|C[25]~31_combout )) # (\Reg_file_inst|RD1[25]~156_combout  & ((\ALUSrc_inst|C[25]~31_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( !\ALU_inst|Add1~101_sumout  & ( !\ALU_inst|Add0~101_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[25]~156_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \ALUSrc_inst|C[25]~31_combout )) # (\Reg_file_inst|RD1[25]~156_combout  & 
// ((\ALUSrc_inst|C[25]~31_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\Reg_file_inst|RD1[25]~156_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datad(!\ALUSrc_inst|C[25]~31_combout ),
	.datae(!\ALU_inst|Add1~101_sumout ),
	.dataf(!\ALU_inst|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux6~0 .extended_lut = "off";
defparam \ALU_inst|Mux6~0 .lut_mask = 64'h01150B1FA1B5ABBF;
defparam \ALU_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N45
cyclonev_lcell_comb \MemToReg_inst|C[25]~25 (
// Equation(s):
// \MemToReg_inst|C[25]~25_combout  = ( \ALU_inst|Mux6~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[25]~input_o ) ) ) # ( !\ALU_inst|Mux6~0_combout  & ( (\ReadData[25]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(!\ReadData[25]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[25]~25 .extended_lut = "off";
defparam \MemToReg_inst|C[25]~25 .lut_mask = 64'h00550055FF55FF55;
defparam \MemToReg_inst|C[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \PC_Register|Q[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~93_sumout ),
	.asdata(\MemToReg_inst|C[25]~25_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[25] .is_wysiwyg = "true";
defparam \PC_Register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \PCPlus4_inst|Add0~97 (
// Equation(s):
// \PCPlus4_inst|Add0~97_sumout  = SUM(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4_inst|Add0~94  ))
// \PCPlus4_inst|Add0~98  = CARRY(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4_inst|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~97_sumout ),
	.cout(\PCPlus4_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~97 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \Reg_file_inst|registers[12][26]~feeder (
// Equation(s):
// \Reg_file_inst|registers[12][26]~feeder_combout  = ( \MemToReg_inst|C[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[12][26]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \Reg_file_inst|registers[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \Reg_file_inst|registers[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \Reg_file_inst|registers[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[26]~158 (
// Equation(s):
// \Reg_file_inst|RD1[26]~158_combout  = ( \Reg_file_inst|registers[14][26]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][26]~q ))) # 
// (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][26]~q )))) ) ) # ( !\Reg_file_inst|registers[14][26]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][26]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][26]~q )))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][26]~q ),
	.datad(!\Reg_file_inst|registers[13][26]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[26]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[26]~158 .extended_lut = "off";
defparam \Reg_file_inst|RD1[26]~158 .lut_mask = 64'h0145014523672367;
defparam \Reg_file_inst|RD1[26]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N50
dffeas \Reg_file_inst|registers[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \Reg_file_inst|registers[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg_inst|C[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N59
dffeas \Reg_file_inst|registers[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \Reg_file_inst|registers[0][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[26]~160 (
// Equation(s):
// \Reg_file_inst|RD1[26]~160_combout  = ( \Reg_file_inst|registers[1][26]~q  & ( \Reg_file_inst|registers[0][26]~q  & ( ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][26]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][26]~q 
// ))) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[1][26]~q  & ( \Reg_file_inst|registers[0][26]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][26]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[2][26]~q )))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[1][26]~q  & ( !\Reg_file_inst|registers[0][26]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[3][26]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][26]~q )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[1][26]~q  & ( 
// !\Reg_file_inst|registers[0][26]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][26]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][26]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][26]~q ),
	.datab(!\Reg_file_inst|registers[3][26]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[1][26]~q ),
	.dataf(!\Reg_file_inst|registers[0][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[26]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[26]~160 .extended_lut = "off";
defparam \Reg_file_inst|RD1[26]~160 .lut_mask = 64'h30503F50305F3F5F;
defparam \Reg_file_inst|RD1[26]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N49
dffeas \Reg_file_inst|registers[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \Reg_file_inst|registers[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|registers[4][26]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][26]~feeder_combout  = ( \MemToReg_inst|C[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][26]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N22
dffeas \Reg_file_inst|registers[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \Reg_file_inst|registers[7][26]~feeder (
// Equation(s):
// \Reg_file_inst|registers[7][26]~feeder_combout  = ( \MemToReg_inst|C[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[7][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[7][26]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[7][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N32
dffeas \Reg_file_inst|registers[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[26]~159 (
// Equation(s):
// \Reg_file_inst|RD1[26]~159_combout  = ( \Reg_file_inst|registers[4][26]~q  & ( \Reg_file_inst|registers[7][26]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[5][26]~q )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[6][26]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][26]~q  & ( \Reg_file_inst|registers[7][26]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[5][26]~q )))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][26]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][26]~q  & ( !\Reg_file_inst|registers[7][26]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][26]~q ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[6][26]~q )) # (\RA1_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][26]~q  & ( 
// !\Reg_file_inst|registers[7][26]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][26]~q ))) # (\RA1_inst|C[0]~0_combout  & (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][26]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[5][26]~q ),
	.datad(!\Reg_file_inst|registers[6][26]~q ),
	.datae(!\Reg_file_inst|registers[4][26]~q ),
	.dataf(!\Reg_file_inst|registers[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[26]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[26]~159 .extended_lut = "off";
defparam \Reg_file_inst|RD1[26]~159 .lut_mask = 64'h024613578ACE9BDF;
defparam \Reg_file_inst|RD1[26]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \Reg_file_inst|RD1[26]~161 (
// Equation(s):
// \Reg_file_inst|RD1[26]~161_combout  = ( \Reg_file_inst|RD1[26]~160_combout  & ( \Reg_file_inst|RD1[26]~159_combout  & ( ((!\RA1_inst|C[2]~3_combout  & \Reg_file_inst|RD1[26]~158_combout )) # (\RA1_inst|C[3]~2_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[26]~160_combout  & ( \Reg_file_inst|RD1[26]~159_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((\RA1_inst|C[3]~2_combout ) # (\Reg_file_inst|RD1[26]~158_combout ))) ) ) ) # ( \Reg_file_inst|RD1[26]~160_combout  & ( 
// !\Reg_file_inst|RD1[26]~159_combout  & ( (!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[26]~158_combout  & !\RA1_inst|C[3]~2_combout )) # (\RA1_inst|C[2]~3_combout  & ((\RA1_inst|C[3]~2_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[26]~160_combout  & ( 
// !\Reg_file_inst|RD1[26]~159_combout  & ( (!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[26]~158_combout  & !\RA1_inst|C[3]~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\Reg_file_inst|RD1[26]~158_combout ),
	.datad(!\RA1_inst|C[3]~2_combout ),
	.datae(!\Reg_file_inst|RD1[26]~160_combout ),
	.dataf(!\Reg_file_inst|RD1[26]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[26]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[26]~161 .extended_lut = "off";
defparam \Reg_file_inst|RD1[26]~161 .lut_mask = 64'h0C000C330CCC0CFF;
defparam \Reg_file_inst|RD1[26]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \Reg_file_inst|registers[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \Reg_file_inst|registers[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \Reg_file_inst|registers[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N50
dffeas \Reg_file_inst|registers[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][26] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[26]~157 (
// Equation(s):
// \Reg_file_inst|RD1[26]~157_combout  = ( \Reg_file_inst|registers[10][26]~q  & ( \Reg_file_inst|registers[11][26]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][26]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[8][26]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][26]~q  & ( \Reg_file_inst|registers[11][26]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[9][26]~q ))) # 
// (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout  & \Reg_file_inst|registers[8][26]~q )))) ) ) ) # ( \Reg_file_inst|registers[10][26]~q  & ( !\Reg_file_inst|registers[11][26]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][26]~q  
// & (\RA1_inst|C[1]~1_combout ))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[8][26]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][26]~q  & ( !\Reg_file_inst|registers[11][26]~q  & ( (\RA1_inst|C[1]~1_combout  
// & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][26]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][26]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[9][26]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[8][26]~q ),
	.datae(!\Reg_file_inst|registers[10][26]~q ),
	.dataf(!\Reg_file_inst|registers[11][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[26]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[26]~157 .extended_lut = "off";
defparam \Reg_file_inst|RD1[26]~157 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Reg_file_inst|RD1[26]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \PCPlus8_inst|Add0~89 (
// Equation(s):
// \PCPlus8_inst|Add0~89_sumout  = SUM(( \PCPlus4_inst|Add0~97_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~86  ))
// \PCPlus8_inst|Add0~90  = CARRY(( \PCPlus4_inst|Add0~97_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~89_sumout ),
	.cout(\PCPlus8_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~89 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \Reg_file_inst|RD1[26]~162 (
// Equation(s):
// \Reg_file_inst|RD1[26]~162_combout  = ( \PCPlus8_inst|Add0~89_sumout  & ( (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[26]~157_combout )) # (\Reg_file_inst|RD1[26]~161_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~89_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[26]~157_combout )) # (\Reg_file_inst|RD1[26]~161_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal1~0_combout ),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(!\Reg_file_inst|RD1[26]~161_combout ),
	.datad(!\Reg_file_inst|RD1[26]~157_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[26]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[26]~162 .extended_lut = "off";
defparam \Reg_file_inst|RD1[26]~162 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \Reg_file_inst|RD1[26]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~163 (
// Equation(s):
// \Reg_file_inst|RD2[26]~163_combout  = ( \Reg_file_inst|registers[4][26]~q  & ( \Reg_file_inst|registers[5][26]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][26]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[7][26]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][26]~q  & ( \Reg_file_inst|registers[5][26]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][26]~q  & ((\RA2_inst|C[1]~1_combout )))) # 
// (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[7][26]~q )))) ) ) ) # ( \Reg_file_inst|registers[4][26]~q  & ( !\Reg_file_inst|registers[5][26]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[6][26]~q ))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[7][26]~q  & \RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[4][26]~q  & ( !\Reg_file_inst|registers[5][26]~q  & ( (\RA2_inst|C[1]~1_combout 
//  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[6][26]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[7][26]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[6][26]~q ),
	.datac(!\Reg_file_inst|registers[7][26]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[4][26]~q ),
	.dataf(!\Reg_file_inst|registers[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~163 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~163 .lut_mask = 64'h0027AA275527FF27;
defparam \Reg_file_inst|RD2[26]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~164 (
// Equation(s):
// \Reg_file_inst|RD2[26]~164_combout  = ( \Reg_file_inst|registers[1][26]~q  & ( \Reg_file_inst|registers[0][26]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][26]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][26]~q ))) ) ) ) # ( !\Reg_file_inst|registers[1][26]~q  & ( \Reg_file_inst|registers[0][26]~q  & ( (!\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[2][26]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][26]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][26]~q  & ( !\Reg_file_inst|registers[0][26]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout 
// )) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][26]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][26]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][26]~q  & ( 
// !\Reg_file_inst|registers[0][26]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][26]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][26]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[3][26]~q ),
	.datad(!\Reg_file_inst|registers[2][26]~q ),
	.datae(!\Reg_file_inst|registers[1][26]~q ),
	.dataf(!\Reg_file_inst|registers[0][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~164 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~164 .lut_mask = 64'h0145236789CDABEF;
defparam \Reg_file_inst|RD2[26]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~162 (
// Equation(s):
// \Reg_file_inst|RD2[26]~162_combout  = ( \Reg_file_inst|registers[14][26]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][26]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[13][26]~q )))) # 
// (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) # ( !\Reg_file_inst|registers[14][26]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[12][26]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[13][26]~q )))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[13][26]~q ),
	.datad(!\Reg_file_inst|registers[12][26]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~162 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~162 .lut_mask = 64'h028A028A46CE46CE;
defparam \Reg_file_inst|RD2[26]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~165 (
// Equation(s):
// \Reg_file_inst|RD2[26]~165_combout  = ( \Reg_file_inst|RD2[26]~162_combout  & ( (!\RA2_inst|C[2]~2_combout  & (!\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[26]~164_combout )))) # (\RA2_inst|C[2]~2_combout  & (((\Reg_file_inst|RD2[26]~163_combout )) # 
// (\RA2_inst|C[3]~3_combout ))) ) ) # ( !\Reg_file_inst|RD2[26]~162_combout  & ( (!\RA2_inst|C[3]~3_combout  & ((!\RA2_inst|C[2]~2_combout  & ((\Reg_file_inst|RD2[26]~164_combout ))) # (\RA2_inst|C[2]~2_combout  & (\Reg_file_inst|RD2[26]~163_combout )))) ) 
// )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\Reg_file_inst|RD2[26]~163_combout ),
	.datad(!\Reg_file_inst|RD2[26]~164_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[26]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~165 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~165 .lut_mask = 64'h048C048C159D159D;
defparam \Reg_file_inst|RD2[26]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~161 (
// Equation(s):
// \Reg_file_inst|RD2[26]~161_combout  = ( \Reg_file_inst|registers[10][26]~q  & ( \Reg_file_inst|registers[8][26]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][26]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[11][26]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][26]~q  & ( \Reg_file_inst|registers[8][26]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[9][26]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][26]~q ))))) ) ) ) # ( \Reg_file_inst|registers[10][26]~q  & ( !\Reg_file_inst|registers[8][26]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (\RA2_inst|C[1]~1_combout )) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][26]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][26]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[10][26]~q  & ( 
// !\Reg_file_inst|registers[8][26]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][26]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][26]~q ))))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[9][26]~q ),
	.datad(!\Reg_file_inst|registers[11][26]~q ),
	.datae(!\Reg_file_inst|registers[10][26]~q ),
	.dataf(!\Reg_file_inst|registers[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~161 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~161 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file_inst|RD2[26]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~206 (
// Equation(s):
// \Reg_file_inst|RD2[26]~206_combout  = ( \Reg_file_inst|RD2[26]~161_combout  & ( (!\Reg_file_inst|RD2[26]~165_combout  & !\Reg_file_inst|RD2[6]~1_combout ) ) ) # ( !\Reg_file_inst|RD2[26]~161_combout  & ( !\Reg_file_inst|RD2[26]~165_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[26]~165_combout ),
	.datad(!\Reg_file_inst|RD2[6]~1_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[26]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~206 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~206 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \Reg_file_inst|RD2[26]~206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \ALUSrc_inst|C[26]~32 (
// Equation(s):
// \ALUSrc_inst|C[26]~32_combout  = ( \PCPlus8_inst|Add0~89_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[26]~206_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) ) # ( 
// !\PCPlus8_inst|Add0~89_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((\Reg_file_inst|RD2[26]~206_combout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )) # (\Reg_file_inst|Equal2~0_combout ))) ) )

	.dataa(!\ALUSrc_inst|C[25]~30_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\Reg_file_inst|RD2[26]~206_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[26]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[26]~32 .extended_lut = "off";
defparam \ALUSrc_inst|C[26]~32 .lut_mask = 64'h2AAA2AAA0A8A0A8A;
defparam \ALUSrc_inst|C[26]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[26]~166 (
// Equation(s):
// \Reg_file_inst|RD2[26]~166_combout  = ( \Reg_file_inst|RD2[26]~165_combout  & ( \PCPlus8_inst|Add0~89_sumout  ) ) # ( !\Reg_file_inst|RD2[26]~165_combout  & ( \PCPlus8_inst|Add0~89_sumout  & ( ((\Reg_file_inst|RD2[26]~161_combout  & 
// \Reg_file_inst|RD2[6]~1_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( \Reg_file_inst|RD2[26]~165_combout  & ( !\PCPlus8_inst|Add0~89_sumout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) ) # ( !\Reg_file_inst|RD2[26]~165_combout  & ( 
// !\PCPlus8_inst|Add0~89_sumout  & ( (\Reg_file_inst|RD2[26]~161_combout  & (\Reg_file_inst|RD2[6]~1_combout  & !\Reg_file_inst|Equal2~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD2[26]~161_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[6]~1_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\Reg_file_inst|RD2[26]~165_combout ),
	.dataf(!\PCPlus8_inst|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[26]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[26]~166 .extended_lut = "off";
defparam \Reg_file_inst|RD2[26]~166 .lut_mask = 64'h0500FF0005FFFFFF;
defparam \Reg_file_inst|RD2[26]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \ALU_inst|Add1~105 (
// Equation(s):
// \ALU_inst|Add1~105_sumout  = SUM(( \Reg_file_inst|RD1[26]~162_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[26]~166_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~102  ))
// \ALU_inst|Add1~106  = CARRY(( \Reg_file_inst|RD1[26]~162_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[26]~166_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~102  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD1[26]~162_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[26]~166_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~105_sumout ),
	.cout(\ALU_inst|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~105 .extended_lut = "off";
defparam \ALU_inst|Add1~105 .lut_mask = 64'h000001AB000000FF;
defparam \ALU_inst|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N18
cyclonev_lcell_comb \ALU_inst|Add0~105 (
// Equation(s):
// \ALU_inst|Add0~105_sumout  = SUM(( \Reg_file_inst|RD1[26]~162_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[26]~166_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\Instr[23]~input_o  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) ) + ( \ALU_inst|Add0~102  ))
// \ALU_inst|Add0~106  = CARRY(( \Reg_file_inst|RD1[26]~162_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[26]~166_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[23]~input_o 
//  & (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) ) + ( \ALU_inst|Add0~102  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD1[26]~162_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[26]~166_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~105_sumout ),
	.cout(\ALU_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~105 .extended_lut = "off";
defparam \ALU_inst|Add0~105 .lut_mask = 64'h0000FE54000000FF;
defparam \ALU_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \ALU_inst|Mux5~0 (
// Equation(s):
// \ALU_inst|Mux5~0_combout  = ( \ALU_inst|Add1~105_sumout  & ( \ALU_inst|Add0~105_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[26]~162_combout  & (!\ALUSrc_inst|C[26]~32_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[26]~162_combout  & ((!\ALUSrc_inst|C[26]~32_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( !\ALU_inst|Add1~105_sumout  & ( 
// \ALU_inst|Add0~105_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\Reg_file_inst|RD1[26]~162_combout  & !\ALUSrc_inst|C[26]~32_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[26]~32_combout ) # (\Reg_file_inst|RD1[26]~162_combout )))) ) ) ) # ( \ALU_inst|Add1~105_sumout  & ( 
// !\ALU_inst|Add0~105_sumout  & ( (!\Reg_file_inst|RD1[26]~162_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[26]~32_combout ) # (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout )))) # 
// (\Reg_file_inst|RD1[26]~162_combout  & (((!\ALUSrc_inst|C[26]~32_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\ALU_inst|Add1~105_sumout  & ( 
// !\ALU_inst|Add0~105_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[26]~162_combout  & (!\ALUSrc_inst|C[26]~32_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\Reg_file_inst|RD1[26]~162_combout  & ((!\ALUSrc_inst|C[26]~32_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD1[26]~162_combout ),
	.datab(!\ALUSrc_inst|C[26]~32_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datae(!\ALU_inst|Add1~105_sumout ),
	.dataf(!\ALU_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux5~0 .extended_lut = "off";
defparam \ALU_inst|Mux5~0 .lut_mask = 64'h004D0F4DF04DFF4D;
defparam \ALU_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \ReadData[26]~input (
	.i(ReadData[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[26]~input_o ));
// synopsys translate_off
defparam \ReadData[26]~input .bus_hold = "false";
defparam \ReadData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \MemToReg_inst|C[26]~26 (
// Equation(s):
// \MemToReg_inst|C[26]~26_combout  = ( \ReadData[26]~input_o  & ( (\ALU_inst|Mux5~0_combout ) # (\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) ) # ( !\ReadData[26]~input_o  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & 
// \ALU_inst|Mux5~0_combout ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_inst|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\ReadData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[26]~26 .extended_lut = "off";
defparam \MemToReg_inst|C[26]~26 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \MemToReg_inst|C[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \PC_Register|Q[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~97_sumout ),
	.asdata(\MemToReg_inst|C[26]~26_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[26] .is_wysiwyg = "true";
defparam \PC_Register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \PCPlus4_inst|Add0~101 (
// Equation(s):
// \PCPlus4_inst|Add0~101_sumout  = SUM(( \PC_Register|Q [27] ) + ( GND ) + ( \PCPlus4_inst|Add0~98  ))
// \PCPlus4_inst|Add0~102  = CARRY(( \PC_Register|Q [27] ) + ( GND ) + ( \PCPlus4_inst|Add0~98  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~101_sumout ),
	.cout(\PCPlus4_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~101 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \ReadData[27]~input (
	.i(ReadData[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[27]~input_o ));
// synopsys translate_off
defparam \ReadData[27]~input .bus_hold = "false";
defparam \ReadData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y6_N26
dffeas \Reg_file_inst|registers[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \Reg_file_inst|registers[8][27]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][27]~feeder_combout  = ( \MemToReg_inst|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][27]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \Reg_file_inst|registers[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \Reg_file_inst|registers[10][27]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][27]~feeder_combout  = ( \MemToReg_inst|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][27]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N2
dffeas \Reg_file_inst|registers[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \Reg_file_inst|registers[11][27]~feeder (
// Equation(s):
// \Reg_file_inst|registers[11][27]~feeder_combout  = ( \MemToReg_inst|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[11][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[11][27]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[11][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[11][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \Reg_file_inst|registers[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[27]~163 (
// Equation(s):
// \Reg_file_inst|RD1[27]~163_combout  = ( \Reg_file_inst|registers[10][27]~q  & ( \Reg_file_inst|registers[11][27]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][27]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[8][27]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][27]~q  & ( \Reg_file_inst|registers[11][27]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  
// & (\Reg_file_inst|registers[9][27]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][27]~q ))))) ) ) ) # ( \Reg_file_inst|registers[10][27]~q  & ( !\Reg_file_inst|registers[11][27]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][27]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][27]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[10][27]~q  & 
// ( !\Reg_file_inst|registers[11][27]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][27]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[8][27]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[9][27]~q ),
	.datac(!\Reg_file_inst|registers[8][27]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[10][27]~q ),
	.dataf(!\Reg_file_inst|registers[11][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[27]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[27]~163 .extended_lut = "off";
defparam \Reg_file_inst|RD1[27]~163 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file_inst|RD1[27]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \Reg_file_inst|registers[5][27]~feeder (
// Equation(s):
// \Reg_file_inst|registers[5][27]~feeder_combout  = ( \MemToReg_inst|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][27]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \Reg_file_inst|registers[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \Reg_file_inst|registers[4][27]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][27]~feeder_combout  = ( \MemToReg_inst|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][27]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \Reg_file_inst|registers[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N20
dffeas \Reg_file_inst|registers[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \Reg_file_inst|registers[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \Reg_file_inst|RD1[27]~165 (
// Equation(s):
// \Reg_file_inst|RD1[27]~165_combout  = ( \RA1_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[7][27]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][27]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[4][27]~q ))) ) ) ) # 
// ( !\RA1_inst|C[1]~1_combout  & ( \Reg_file_inst|registers[7][27]~q  & ( (!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[6][27]~q ) ) ) ) # ( \RA1_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[7][27]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[5][27]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[4][27]~q ))) ) ) ) # ( !\RA1_inst|C[1]~1_combout  & ( !\Reg_file_inst|registers[7][27]~q  & ( (\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[6][27]~q ) 
// ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[5][27]~q ),
	.datac(!\Reg_file_inst|registers[4][27]~q ),
	.datad(!\Reg_file_inst|registers[6][27]~q ),
	.datae(!\RA1_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[27]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[27]~165 .extended_lut = "off";
defparam \Reg_file_inst|RD1[27]~165 .lut_mask = 64'h00552727AAFF2727;
defparam \Reg_file_inst|RD1[27]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \Reg_file_inst|registers[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \Reg_file_inst|registers[0][27]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][27]~feeder_combout  = ( \MemToReg_inst|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][27]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N4
dffeas \Reg_file_inst|registers[0][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \Reg_file_inst|registers[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \Reg_file_inst|registers[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[27]~166 (
// Equation(s):
// \Reg_file_inst|RD1[27]~166_combout  = ( \Reg_file_inst|registers[3][27]~q  & ( \Reg_file_inst|registers[2][27]~q  & ( (!\RA1_inst|C[1]~1_combout ) # ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][27]~q )) # (\RA1_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][27]~q )))) ) ) ) # ( !\Reg_file_inst|registers[3][27]~q  & ( \Reg_file_inst|registers[2][27]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][27]~q ))) # (\RA1_inst|C[0]~0_combout 
//  & ((!\RA1_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[0][27]~q )))) ) ) ) # ( \Reg_file_inst|registers[3][27]~q  & ( !\Reg_file_inst|registers[2][27]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[1][27]~q )))) # (\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][27]~q )))) ) ) ) # ( !\Reg_file_inst|registers[3][27]~q  & ( !\Reg_file_inst|registers[2][27]~q  & ( 
// (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][27]~q )) # (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][27]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][27]~q ),
	.datad(!\Reg_file_inst|registers[0][27]~q ),
	.datae(!\Reg_file_inst|registers[3][27]~q ),
	.dataf(!\Reg_file_inst|registers[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[27]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[27]~166 .extended_lut = "off";
defparam \Reg_file_inst|RD1[27]~166 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Reg_file_inst|RD1[27]~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N32
dffeas \Reg_file_inst|registers[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N4
dffeas \Reg_file_inst|registers[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \Reg_file_inst|registers[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][27] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[27]~164 (
// Equation(s):
// \Reg_file_inst|RD1[27]~164_combout  = ( \Reg_file_inst|registers[14][27]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][27]~q )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[12][27]~q )))) ) ) # ( !\Reg_file_inst|registers[14][27]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][27]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][27]~q )))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][27]~q ),
	.datad(!\Reg_file_inst|registers[13][27]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[27]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[27]~164 .extended_lut = "off";
defparam \Reg_file_inst|RD1[27]~164 .lut_mask = 64'h0123012345674567;
defparam \Reg_file_inst|RD1[27]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[27]~167 (
// Equation(s):
// \Reg_file_inst|RD1[27]~167_combout  = ( \Reg_file_inst|RD1[27]~164_combout  & ( (!\RA1_inst|C[2]~3_combout  & ((!\RA1_inst|C[3]~2_combout ) # ((\Reg_file_inst|RD1[27]~165_combout )))) # (\RA1_inst|C[2]~3_combout  & (\RA1_inst|C[3]~2_combout  & 
// ((\Reg_file_inst|RD1[27]~166_combout )))) ) ) # ( !\Reg_file_inst|RD1[27]~164_combout  & ( (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[27]~165_combout )) # (\RA1_inst|C[2]~3_combout  & 
// ((\Reg_file_inst|RD1[27]~166_combout ))))) ) )

	.dataa(!\RA1_inst|C[2]~3_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\Reg_file_inst|RD1[27]~165_combout ),
	.datad(!\Reg_file_inst|RD1[27]~166_combout ),
	.datae(!\Reg_file_inst|RD1[27]~164_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[27]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[27]~167 .extended_lut = "off";
defparam \Reg_file_inst|RD1[27]~167 .lut_mask = 64'h02138A9B02138A9B;
defparam \Reg_file_inst|RD1[27]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \PCPlus8_inst|Add0~93 (
// Equation(s):
// \PCPlus8_inst|Add0~93_sumout  = SUM(( \PCPlus4_inst|Add0~101_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~90  ))
// \PCPlus8_inst|Add0~94  = CARRY(( \PCPlus4_inst|Add0~101_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~90  ))

	.dataa(!\PCPlus4_inst|Add0~101_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~93_sumout ),
	.cout(\PCPlus8_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~93 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus8_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \Reg_file_inst|RD1[27]~168 (
// Equation(s):
// \Reg_file_inst|RD1[27]~168_combout  = ( \PCPlus8_inst|Add0~93_sumout  & ( (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[27]~163_combout )) # (\Reg_file_inst|RD1[27]~167_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~93_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[27]~163_combout )) # (\Reg_file_inst|RD1[27]~167_combout ))) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[27]~163_combout ),
	.datad(!\Reg_file_inst|RD1[27]~167_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[27]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[27]~168 .extended_lut = "off";
defparam \Reg_file_inst|RD1[27]~168 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \Reg_file_inst|RD1[27]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[27]~211 (
// Equation(s):
// \Reg_file_inst|RD2[27]~211_combout  = ( !\RA2_inst|C[1]~1_combout  & ( (\Reg_file_inst|RD2[6]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[8][27]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[9][27]~q )))) ) ) 
// # ( \RA2_inst|C[1]~1_combout  & ( ((\Reg_file_inst|RD2[6]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][27]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[11][27]~q )))))) ) )

	.dataa(!\Reg_file_inst|registers[9][27]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][27]~q ),
	.datad(!\Reg_file_inst|RD2[6]~1_combout ),
	.datae(!\RA2_inst|C[1]~1_combout ),
	.dataf(!\Reg_file_inst|registers[11][27]~q ),
	.datag(!\Reg_file_inst|registers[8][27]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[27]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[27]~211 .extended_lut = "on";
defparam \Reg_file_inst|RD2[27]~211 .lut_mask = 64'h001D000C001D003F;
defparam \Reg_file_inst|RD2[27]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[27]~167 (
// Equation(s):
// \Reg_file_inst|RD2[27]~167_combout  = ( \Reg_file_inst|registers[14][27]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][27]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][27]~q ))))) # 
// (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) # ( !\Reg_file_inst|registers[14][27]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][27]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[13][27]~q ))))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][27]~q ),
	.datad(!\Reg_file_inst|registers[13][27]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[27]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[27]~167 .extended_lut = "off";
defparam \Reg_file_inst|RD2[27]~167 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file_inst|RD2[27]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[27]~169 (
// Equation(s):
// \Reg_file_inst|RD2[27]~169_combout  = ( \Reg_file_inst|registers[1][27]~q  & ( \Reg_file_inst|registers[0][27]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][27]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][27]~q ))) ) ) ) # ( !\Reg_file_inst|registers[1][27]~q  & ( \Reg_file_inst|registers[0][27]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[2][27]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][27]~q )))) ) ) ) # ( \Reg_file_inst|registers[1][27]~q  & ( !\Reg_file_inst|registers[0][27]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][27]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][27]~q )))) ) ) ) # ( !\Reg_file_inst|registers[1][27]~q  & ( 
// !\Reg_file_inst|registers[0][27]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[2][27]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][27]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[3][27]~q ),
	.datac(!\Reg_file_inst|registers[2][27]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[1][27]~q ),
	.dataf(!\Reg_file_inst|registers[0][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[27]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[27]~169 .extended_lut = "off";
defparam \Reg_file_inst|RD2[27]~169 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Reg_file_inst|RD2[27]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[27]~168 (
// Equation(s):
// \Reg_file_inst|RD2[27]~168_combout  = ( \Reg_file_inst|registers[5][27]~q  & ( \Reg_file_inst|registers[7][27]~q  & ( ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][27]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][27]~q 
// ))) # (\RA2_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[5][27]~q  & ( \Reg_file_inst|registers[7][27]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][27]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[6][27]~q )))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[5][27]~q  & ( !\Reg_file_inst|registers[7][27]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][27]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][27]~q )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[5][27]~q  & ( 
// !\Reg_file_inst|registers[7][27]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][27]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][27]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[6][27]~q ),
	.datac(!\Reg_file_inst|registers[4][27]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[5][27]~q ),
	.dataf(!\Reg_file_inst|registers[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[27]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[27]~168 .extended_lut = "off";
defparam \Reg_file_inst|RD2[27]~168 .lut_mask = 64'h0A225F220A775F77;
defparam \Reg_file_inst|RD2[27]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[27]~170 (
// Equation(s):
// \Reg_file_inst|RD2[27]~170_combout  = ( \Reg_file_inst|RD2[27]~168_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\Reg_file_inst|RD2[27]~169_combout ) # (\RA2_inst|C[2]~2_combout )))) # (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[27]~167_combout  & 
// (\RA2_inst|C[2]~2_combout ))) ) ) # ( !\Reg_file_inst|RD2[27]~168_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((!\RA2_inst|C[2]~2_combout  & \Reg_file_inst|RD2[27]~169_combout )))) # (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[27]~167_combout  & 
// (\RA2_inst|C[2]~2_combout ))) ) )

	.dataa(!\Reg_file_inst|RD2[27]~167_combout ),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\RA2_inst|C[2]~2_combout ),
	.datad(!\Reg_file_inst|RD2[27]~169_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[27]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[27]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[27]~170 .extended_lut = "off";
defparam \Reg_file_inst|RD2[27]~170 .lut_mask = 64'h01C101C10DCD0DCD;
defparam \Reg_file_inst|RD2[27]~170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \ALUSrc_inst|C[27]~33 (
// Equation(s):
// \ALUSrc_inst|C[27]~33_combout  = ( \Reg_file_inst|RD2[27]~170_combout  & ( \PCPlus8_inst|Add0~93_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & !\ALUSrc_inst|C[25]~30_combout ) ) ) ) # ( !\Reg_file_inst|RD2[27]~170_combout  & ( 
// \PCPlus8_inst|Add0~93_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((!\Reg_file_inst|Equal2~0_combout  & !\Reg_file_inst|RD2[27]~211_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) ) ) # ( \Reg_file_inst|RD2[27]~170_combout  
// & ( !\PCPlus8_inst|Add0~93_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & ((\Reg_file_inst|Equal2~0_combout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) ) ) # ( !\Reg_file_inst|RD2[27]~170_combout  & ( !\PCPlus8_inst|Add0~93_sumout  & 
// ( (!\ALUSrc_inst|C[25]~30_combout  & (((!\Reg_file_inst|RD2[27]~211_combout ) # (\Reg_file_inst|Equal2~0_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\ALUSrc_inst|C[25]~30_combout ),
	.datad(!\Reg_file_inst|RD2[27]~211_combout ),
	.datae(!\Reg_file_inst|RD2[27]~170_combout ),
	.dataf(!\PCPlus8_inst|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[27]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[27]~33 .extended_lut = "off";
defparam \ALUSrc_inst|C[27]~33 .lut_mask = 64'hF0707070D0505050;
defparam \ALUSrc_inst|C[27]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[27]~171 (
// Equation(s):
// \Reg_file_inst|RD2[27]~171_combout  = ( \PCPlus8_inst|Add0~93_sumout  & ( ((\Reg_file_inst|RD2[27]~170_combout ) # (\Reg_file_inst|RD2[27]~211_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( !\PCPlus8_inst|Add0~93_sumout  & ( 
// (!\Reg_file_inst|Equal2~0_combout  & ((\Reg_file_inst|RD2[27]~170_combout ) # (\Reg_file_inst|RD2[27]~211_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[27]~211_combout ),
	.datad(!\Reg_file_inst|RD2[27]~170_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[27]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[27]~171 .extended_lut = "off";
defparam \Reg_file_inst|RD2[27]~171 .lut_mask = 64'h0AAA0AAA5FFF5FFF;
defparam \Reg_file_inst|RD2[27]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N21
cyclonev_lcell_comb \ALU_inst|Add0~109 (
// Equation(s):
// \ALU_inst|Add0~109_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[27]~171_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[23]~input_o  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) ) + ( \Reg_file_inst|RD1[27]~168_combout  ) + ( \ALU_inst|Add0~106  ))
// \ALU_inst|Add0~110  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[27]~171_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[23]~input_o  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ))) ) + ( \Reg_file_inst|RD1[27]~168_combout  ) + ( \ALU_inst|Add0~106  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD2[27]~171_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[27]~168_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~109_sumout ),
	.cout(\ALU_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~109 .extended_lut = "off";
defparam \ALU_inst|Add0~109 .lut_mask = 64'h0000FF00000001AB;
defparam \ALU_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \ALU_inst|Add1~109 (
// Equation(s):
// \ALU_inst|Add1~109_sumout  = SUM(( \Reg_file_inst|RD1[27]~168_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[27]~171_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~106  ))
// \ALU_inst|Add1~110  = CARRY(( \Reg_file_inst|RD1[27]~168_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[27]~171_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~106  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD1[27]~168_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[27]~171_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~109_sumout ),
	.cout(\ALU_inst|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~109 .extended_lut = "off";
defparam \ALU_inst|Add1~109 .lut_mask = 64'h000001AB000000FF;
defparam \ALU_inst|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N0
cyclonev_lcell_comb \ALU_inst|Mux4~0 (
// Equation(s):
// \ALU_inst|Mux4~0_combout  = ( \ALU_inst|Add0~109_sumout  & ( \ALU_inst|Add1~109_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// (\Reg_file_inst|RD1[27]~168_combout  & !\ALUSrc_inst|C[27]~33_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[27]~33_combout ) # (\Reg_file_inst|RD1[27]~168_combout )))) ) ) ) # ( !\ALU_inst|Add0~109_sumout  
// & ( \ALU_inst|Add1~109_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[27]~168_combout  & !\ALUSrc_inst|C[27]~33_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[27]~33_combout ) # 
// (\Reg_file_inst|RD1[27]~168_combout ))))) ) ) ) # ( \ALU_inst|Add0~109_sumout  & ( !\ALU_inst|Add1~109_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[27]~168_combout  & !\ALUSrc_inst|C[27]~33_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[27]~33_combout ) # (\Reg_file_inst|RD1[27]~168_combout ))))) ) ) ) # ( !\ALU_inst|Add0~109_sumout  & ( !\ALU_inst|Add1~109_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\Reg_file_inst|RD1[27]~168_combout  & !\ALUSrc_inst|C[27]~33_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[27]~33_combout ) # (\Reg_file_inst|RD1[27]~168_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\Reg_file_inst|RD1[27]~168_combout ),
	.datad(!\ALUSrc_inst|C[27]~33_combout ),
	.datae(!\ALU_inst|Add0~109_sumout ),
	.dataf(!\ALU_inst|Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux4~0 .extended_lut = "off";
defparam \ALU_inst|Mux4~0 .lut_mask = 64'h15019D893723BFAB;
defparam \ALU_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N9
cyclonev_lcell_comb \MemToReg_inst|C[27]~27 (
// Equation(s):
// \MemToReg_inst|C[27]~27_combout  = ( \ReadData[27]~input_o  & ( \ALU_inst|Mux4~0_combout  ) ) # ( !\ReadData[27]~input_o  & ( \ALU_inst|Mux4~0_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) ) # ( \ReadData[27]~input_o  & ( 
// !\ALU_inst|Mux4~0_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(!\ReadData[27]~input_o ),
	.dataf(!\ALU_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[27]~27 .extended_lut = "off";
defparam \MemToReg_inst|C[27]~27 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \MemToReg_inst|C[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \PC_Register|Q[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~101_sumout ),
	.asdata(\MemToReg_inst|C[27]~27_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[27] .is_wysiwyg = "true";
defparam \PC_Register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \PCPlus4_inst|Add0~105 (
// Equation(s):
// \PCPlus4_inst|Add0~105_sumout  = SUM(( \PC_Register|Q [28] ) + ( GND ) + ( \PCPlus4_inst|Add0~102  ))
// \PCPlus4_inst|Add0~106  = CARRY(( \PC_Register|Q [28] ) + ( GND ) + ( \PCPlus4_inst|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~105_sumout ),
	.cout(\PCPlus4_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~105 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \ReadData[28]~input (
	.i(ReadData[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[28]~input_o ));
// synopsys translate_off
defparam \ReadData[28]~input .bus_hold = "false";
defparam \ReadData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y5_N41
dffeas \Reg_file_inst|registers[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N32
dffeas \Reg_file_inst|registers[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \Reg_file_inst|registers[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[28]~170 (
// Equation(s):
// \Reg_file_inst|RD1[28]~170_combout  = ( \RA1_inst|C[1]~1_combout  & ( (!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][28]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][28]~q )) ) ) # ( !\RA1_inst|C[1]~1_combout  & ( 
// (\Reg_file_inst|registers[14][28]~q  & \RA1_inst|C[0]~0_combout ) ) )

	.dataa(!\Reg_file_inst|registers[12][28]~q ),
	.datab(!\Reg_file_inst|registers[13][28]~q ),
	.datac(!\Reg_file_inst|registers[14][28]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(gnd),
	.dataf(!\RA1_inst|C[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[28]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[28]~170 .extended_lut = "off";
defparam \Reg_file_inst|RD1[28]~170 .lut_mask = 64'h000F000F33553355;
defparam \Reg_file_inst|RD1[28]~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N2
dffeas \Reg_file_inst|registers[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N14
dffeas \Reg_file_inst|registers[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \Reg_file_inst|registers[0][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N8
dffeas \Reg_file_inst|registers[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[28]~172 (
// Equation(s):
// \Reg_file_inst|RD1[28]~172_combout  = ( \Reg_file_inst|registers[0][28]~q  & ( \Reg_file_inst|registers[3][28]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[1][28]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[2][28]~q )))) ) ) ) # ( !\Reg_file_inst|registers[0][28]~q  & ( \Reg_file_inst|registers[3][28]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[1][28]~q ))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[2][28]~q  & !\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[0][28]~q  & ( !\Reg_file_inst|registers[3][28]~q  & ( 
// (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][28]~q  & ((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[2][28]~q )))) ) ) ) # ( !\Reg_file_inst|registers[0][28]~q  & ( 
// !\Reg_file_inst|registers[3][28]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][28]~q  & ((\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[2][28]~q  & !\RA1_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\Reg_file_inst|registers[1][28]~q ),
	.datab(!\Reg_file_inst|registers[2][28]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[0][28]~q ),
	.dataf(!\Reg_file_inst|registers[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[28]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[28]~172 .extended_lut = "off";
defparam \Reg_file_inst|RD1[28]~172 .lut_mask = 64'h0350035FF350F35F;
defparam \Reg_file_inst|RD1[28]~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N55
dffeas \Reg_file_inst|registers[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \Reg_file_inst|registers[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \Reg_file_inst|registers[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \Reg_file_inst|registers[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \Reg_file_inst|RD1[28]~171 (
// Equation(s):
// \Reg_file_inst|RD1[28]~171_combout  = ( \Reg_file_inst|registers[6][28]~q  & ( \RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[4][28]~q ) ) ) ) # ( !\Reg_file_inst|registers[6][28]~q  & ( \RA1_inst|C[0]~0_combout  & 
// ( (\Reg_file_inst|registers[4][28]~q  & \RA1_inst|C[1]~1_combout ) ) ) ) # ( \Reg_file_inst|registers[6][28]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][28]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][28]~q )) ) ) ) # ( !\Reg_file_inst|registers[6][28]~q  & ( !\RA1_inst|C[0]~0_combout  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][28]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][28]~q 
// )) ) ) )

	.dataa(!\Reg_file_inst|registers[5][28]~q ),
	.datab(!\Reg_file_inst|registers[4][28]~q ),
	.datac(!\RA1_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[7][28]~q ),
	.datae(!\Reg_file_inst|registers[6][28]~q ),
	.dataf(!\RA1_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[28]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[28]~171 .extended_lut = "off";
defparam \Reg_file_inst|RD1[28]~171 .lut_mask = 64'h05F505F50303F3F3;
defparam \Reg_file_inst|RD1[28]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[28]~173 (
// Equation(s):
// \Reg_file_inst|RD1[28]~173_combout  = ( \Reg_file_inst|RD1[28]~171_combout  & ( (!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[28]~170_combout  & (!\RA1_inst|C[2]~3_combout ))) # (\RA1_inst|C[3]~2_combout  & (((!\RA1_inst|C[2]~3_combout ) # 
// (\Reg_file_inst|RD1[28]~172_combout )))) ) ) # ( !\Reg_file_inst|RD1[28]~171_combout  & ( (!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[28]~170_combout  & (!\RA1_inst|C[2]~3_combout ))) # (\RA1_inst|C[3]~2_combout  & (((\RA1_inst|C[2]~3_combout  & 
// \Reg_file_inst|RD1[28]~172_combout )))) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\Reg_file_inst|RD1[28]~170_combout ),
	.datac(!\RA1_inst|C[2]~3_combout ),
	.datad(!\Reg_file_inst|RD1[28]~172_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[28]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[28]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[28]~173 .extended_lut = "off";
defparam \Reg_file_inst|RD1[28]~173 .lut_mask = 64'h2025202570757075;
defparam \Reg_file_inst|RD1[28]~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N8
dffeas \Reg_file_inst|registers[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \Reg_file_inst|registers[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \Reg_file_inst|registers[10][28]~feeder (
// Equation(s):
// \Reg_file_inst|registers[10][28]~feeder_combout  = ( \MemToReg_inst|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[10][28]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N29
dffeas \Reg_file_inst|registers[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \Reg_file_inst|registers[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][28] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[28]~169 (
// Equation(s):
// \Reg_file_inst|RD1[28]~169_combout  = ( \Reg_file_inst|registers[10][28]~q  & ( \Reg_file_inst|registers[9][28]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[11][28]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[8][28]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][28]~q  & ( \Reg_file_inst|registers[9][28]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][28]~q  & 
// ((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[8][28]~q )))) ) ) ) # ( \Reg_file_inst|registers[10][28]~q  & ( !\Reg_file_inst|registers[9][28]~q  & ( (!\RA1_inst|C[1]~1_combout  
// & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[11][28]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[8][28]~q  & \RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[10][28]~q  & ( 
// !\Reg_file_inst|registers[9][28]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][28]~q  & ((!\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[8][28]~q  & \RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[11][28]~q ),
	.datac(!\Reg_file_inst|registers[8][28]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[10][28]~q ),
	.dataf(!\Reg_file_inst|registers[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[28]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[28]~169 .extended_lut = "off";
defparam \Reg_file_inst|RD1[28]~169 .lut_mask = 64'h220522AF770577AF;
defparam \Reg_file_inst|RD1[28]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \PCPlus8_inst|Add0~97 (
// Equation(s):
// \PCPlus8_inst|Add0~97_sumout  = SUM(( \PCPlus4_inst|Add0~105_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~94  ))
// \PCPlus8_inst|Add0~98  = CARRY(( \PCPlus4_inst|Add0~105_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~97_sumout ),
	.cout(\PCPlus8_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~97 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[28]~174 (
// Equation(s):
// \Reg_file_inst|RD1[28]~174_combout  = ( \Reg_file_inst|RD1[28]~169_combout  & ( \PCPlus8_inst|Add0~97_sumout  & ( ((\Reg_file_inst|Equal1~0_combout ) # (\Reg_file_inst|RD1[28]~173_combout )) # (\Reg_file_inst|RD1[29]~1_combout ) ) ) ) # ( 
// !\Reg_file_inst|RD1[28]~169_combout  & ( \PCPlus8_inst|Add0~97_sumout  & ( (\Reg_file_inst|Equal1~0_combout ) # (\Reg_file_inst|RD1[28]~173_combout ) ) ) ) # ( \Reg_file_inst|RD1[28]~169_combout  & ( !\PCPlus8_inst|Add0~97_sumout  & ( 
// (!\Reg_file_inst|Equal1~0_combout  & ((\Reg_file_inst|RD1[28]~173_combout ) # (\Reg_file_inst|RD1[29]~1_combout ))) ) ) ) # ( !\Reg_file_inst|RD1[28]~169_combout  & ( !\PCPlus8_inst|Add0~97_sumout  & ( (\Reg_file_inst|RD1[28]~173_combout  & 
// !\Reg_file_inst|Equal1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(!\Reg_file_inst|RD1[28]~173_combout ),
	.datad(!\Reg_file_inst|Equal1~0_combout ),
	.datae(!\Reg_file_inst|RD1[28]~169_combout ),
	.dataf(!\PCPlus8_inst|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[28]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[28]~174 .extended_lut = "off";
defparam \Reg_file_inst|RD1[28]~174 .lut_mask = 64'h0F003F000FFF3FFF;
defparam \Reg_file_inst|RD1[28]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~174 (
// Equation(s):
// \Reg_file_inst|RD2[28]~174_combout  = ( \Reg_file_inst|registers[4][28]~q  & ( \Reg_file_inst|registers[6][28]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][28]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][28]~q )))) ) ) ) # ( !\Reg_file_inst|registers[4][28]~q  & ( \Reg_file_inst|registers[6][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][28]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][28]~q ))))) ) ) ) # ( \Reg_file_inst|registers[4][28]~q  & ( !\Reg_file_inst|registers[6][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][28]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][28]~q ))))) ) ) ) # ( !\Reg_file_inst|registers[4][28]~q  & 
// ( !\Reg_file_inst|registers[6][28]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][28]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][28]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[5][28]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[7][28]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[4][28]~q ),
	.dataf(!\Reg_file_inst|registers[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~174 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~174 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Reg_file_inst|RD2[28]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~173 (
// Equation(s):
// \Reg_file_inst|RD2[28]~173_combout  = ( \Reg_file_inst|registers[13][28]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[12][28]~q )) # (\RA2_inst|C[0]~0_combout ))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[14][28]~q )))) ) ) # ( !\Reg_file_inst|registers[13][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][28]~q )) # (\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[14][28]~q ))))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][28]~q ),
	.datad(!\Reg_file_inst|registers[14][28]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~173 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~173 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Reg_file_inst|RD2[28]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~175 (
// Equation(s):
// \Reg_file_inst|RD2[28]~175_combout  = ( \Reg_file_inst|registers[0][28]~q  & ( \Reg_file_inst|registers[3][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[2][28]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[1][28]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[0][28]~q  & ( \Reg_file_inst|registers[3][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][28]~q 
// )))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[1][28]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[0][28]~q  & ( !\Reg_file_inst|registers[3][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout 
// ) # ((\Reg_file_inst|registers[2][28]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][28]~q ))) ) ) ) # ( !\Reg_file_inst|registers[0][28]~q  & ( !\Reg_file_inst|registers[3][28]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[2][28]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][28]~q ))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][28]~q ),
	.datad(!\Reg_file_inst|registers[2][28]~q ),
	.datae(!\Reg_file_inst|registers[0][28]~q ),
	.dataf(!\Reg_file_inst|registers[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~175 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~175 .lut_mask = 64'h04268CAE15379DBF;
defparam \Reg_file_inst|RD2[28]~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~176 (
// Equation(s):
// \Reg_file_inst|RD2[28]~176_combout  = ( \Reg_file_inst|RD2[28]~175_combout  & ( (!\RA2_inst|C[2]~2_combout  & (!\RA2_inst|C[3]~3_combout )) # (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[28]~174_combout )) # 
// (\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[28]~173_combout ))))) ) ) # ( !\Reg_file_inst|RD2[28]~175_combout  & ( (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[28]~174_combout )) # (\RA2_inst|C[3]~3_combout  & 
// ((\Reg_file_inst|RD2[28]~173_combout ))))) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(!\RA2_inst|C[3]~3_combout ),
	.datac(!\Reg_file_inst|RD2[28]~174_combout ),
	.datad(!\Reg_file_inst|RD2[28]~173_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[28]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~176 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~176 .lut_mask = 64'h041504158C9D8C9D;
defparam \Reg_file_inst|RD2[28]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~172 (
// Equation(s):
// \Reg_file_inst|RD2[28]~172_combout  = ( \Reg_file_inst|registers[8][28]~q  & ( \Reg_file_inst|registers[9][28]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][28]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[11][28]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][28]~q  & ( \Reg_file_inst|registers[9][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[10][28]~q )))) # 
// (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[11][28]~q ))) ) ) ) # ( \Reg_file_inst|registers[8][28]~q  & ( !\Reg_file_inst|registers[9][28]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[10][28]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][28]~q  & (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[8][28]~q  & ( !\Reg_file_inst|registers[9][28]~q  & ( 
// (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[10][28]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[11][28]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[11][28]~q ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[10][28]~q ),
	.datae(!\Reg_file_inst|registers[8][28]~q ),
	.dataf(!\Reg_file_inst|registers[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~172 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~172 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Reg_file_inst|RD2[28]~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~207 (
// Equation(s):
// \Reg_file_inst|RD2[28]~207_combout  = ( \Reg_file_inst|RD2[28]~172_combout  & ( (!\Reg_file_inst|RD2[28]~176_combout  & !\Reg_file_inst|RD2[6]~1_combout ) ) ) # ( !\Reg_file_inst|RD2[28]~172_combout  & ( !\Reg_file_inst|RD2[28]~176_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[28]~176_combout ),
	.datad(!\Reg_file_inst|RD2[6]~1_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[28]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~207 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~207 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \Reg_file_inst|RD2[28]~207 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \ALUSrc_inst|C[28]~34 (
// Equation(s):
// \ALUSrc_inst|C[28]~34_combout  = ( \Reg_file_inst|RD2[28]~207_combout  & ( (!\ALUSrc_inst|C[25]~30_combout  & ((!\Reg_file_inst|Equal2~0_combout ) # ((!\PCPlus8_inst|Add0~97_sumout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )))) ) ) # ( 
// !\Reg_file_inst|RD2[28]~207_combout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((\Reg_file_inst|Equal2~0_combout  & !\PCPlus8_inst|Add0~97_sumout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\ALUSrc_inst|C[25]~30_combout ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datad(!\PCPlus8_inst|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[28]~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[28]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[28]~34 .extended_lut = "off";
defparam \ALUSrc_inst|C[28]~34 .lut_mask = 64'h4C0C4C0CCC8CCC8C;
defparam \ALUSrc_inst|C[28]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[28]~177 (
// Equation(s):
// \Reg_file_inst|RD2[28]~177_combout  = ( \PCPlus8_inst|Add0~97_sumout  & ( (((\Reg_file_inst|RD2[6]~1_combout  & \Reg_file_inst|RD2[28]~172_combout )) # (\Reg_file_inst|RD2[28]~176_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~97_sumout  & ( (!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[6]~1_combout  & \Reg_file_inst|RD2[28]~172_combout )) # (\Reg_file_inst|RD2[28]~176_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Reg_file_inst|RD2[6]~1_combout ),
	.datac(!\Reg_file_inst|RD2[28]~176_combout ),
	.datad(!\Reg_file_inst|RD2[28]~172_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[28]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[28]~177 .extended_lut = "off";
defparam \Reg_file_inst|RD2[28]~177 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \Reg_file_inst|RD2[28]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \ALU_inst|Add1~113 (
// Equation(s):
// \ALU_inst|Add1~113_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[28]~177_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Instr[23]~input_o ) # 
// ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \Reg_file_inst|RD1[28]~174_combout  ) + ( \ALU_inst|Add1~110  ))
// \ALU_inst|Add1~114  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[28]~177_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Instr[23]~input_o ) # 
// ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \Reg_file_inst|RD1[28]~174_combout  ) + ( \ALU_inst|Add1~110  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD2[28]~177_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[28]~174_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~113_sumout ),
	.cout(\ALU_inst|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~113 .extended_lut = "off";
defparam \ALU_inst|Add1~113 .lut_mask = 64'h0000FF000000FE54;
defparam \ALU_inst|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N24
cyclonev_lcell_comb \ALU_inst|Add0~113 (
// Equation(s):
// \ALU_inst|Add0~113_sumout  = SUM(( \Reg_file_inst|RD1[28]~174_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[28]~177_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~110  ))
// \ALU_inst|Add0~114  = CARRY(( \Reg_file_inst|RD1[28]~174_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[28]~177_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~110  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[23]~input_o ),
	.datad(!\Reg_file_inst|RD1[28]~174_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[28]~177_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~113_sumout ),
	.cout(\ALU_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~113 .extended_lut = "off";
defparam \ALU_inst|Add0~113 .lut_mask = 64'h0000FE54000000FF;
defparam \ALU_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \ALU_inst|Mux3~0 (
// Equation(s):
// \ALU_inst|Mux3~0_combout  = ( \ALU_inst|Add1~113_sumout  & ( \ALU_inst|Add0~113_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[28]~174_combout  & (!\ALUSrc_inst|C[28]~34_combout  & 
// \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[28]~174_combout  & ((!\ALUSrc_inst|C[28]~34_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( !\ALU_inst|Add1~113_sumout  & ( 
// \ALU_inst|Add0~113_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\Reg_file_inst|RD1[28]~174_combout  & (!\ALUSrc_inst|C[28]~34_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[28]~174_combout  & ((!\ALUSrc_inst|C[28]~34_combout ) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( \ALU_inst|Add1~113_sumout  & ( !\ALU_inst|Add0~113_sumout  & ( (!\Reg_file_inst|RD1[28]~174_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (!\ALUSrc_inst|C[28]~34_combout )))) # (\Reg_file_inst|RD1[28]~174_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & !\ALUSrc_inst|C[28]~34_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\ALU_inst|Add1~113_sumout  & ( !\ALU_inst|Add0~113_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[28]~174_combout  & 
// (!\ALUSrc_inst|C[28]~34_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\Reg_file_inst|RD1[28]~174_combout  & ((!\ALUSrc_inst|C[28]~34_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD1[28]~174_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\ALUSrc_inst|C[28]~34_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datae(!\ALU_inst|Add1~113_sumout ),
	.dataf(!\ALU_inst|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux3~0 .extended_lut = "off";
defparam \ALU_inst|Mux3~0 .lut_mask = 64'h103110FDDC31DCFD;
defparam \ALU_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \MemToReg_inst|C[28]~28 (
// Equation(s):
// \MemToReg_inst|C[28]~28_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux3~0_combout  & ( \ReadData[28]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux3~0_combout  
// ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( !\ALU_inst|Mux3~0_combout  & ( \ReadData[28]~input_o  ) ) )

	.dataa(!\ReadData[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.dataf(!\ALU_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[28]~28 .extended_lut = "off";
defparam \MemToReg_inst|C[28]~28 .lut_mask = 64'h00005555FFFF5555;
defparam \MemToReg_inst|C[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \PC_Register|Q[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~105_sumout ),
	.asdata(\MemToReg_inst|C[28]~28_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[28] .is_wysiwyg = "true";
defparam \PC_Register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \PCPlus4_inst|Add0~109 (
// Equation(s):
// \PCPlus4_inst|Add0~109_sumout  = SUM(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4_inst|Add0~106  ))
// \PCPlus4_inst|Add0~110  = CARRY(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4_inst|Add0~106  ))

	.dataa(!\PC_Register|Q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~109_sumout ),
	.cout(\PCPlus4_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~109 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \ReadData[29]~input (
	.i(ReadData[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[29]~input_o ));
// synopsys translate_off
defparam \ReadData[29]~input .bus_hold = "false";
defparam \ReadData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \Reg_file_inst|registers[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \Reg_file_inst|registers[8][29]~feeder (
// Equation(s):
// \Reg_file_inst|registers[8][29]~feeder_combout  = ( \MemToReg_inst|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[8][29]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \Reg_file_inst|registers[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \Reg_file_inst|registers[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \Reg_file_inst|registers[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~175 (
// Equation(s):
// \Reg_file_inst|RD1[29]~175_combout  = ( \RA1_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[10][29]~q  & ( (!\RA1_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[8][29]~q ) ) ) ) # ( !\RA1_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[10][29]~q  
// & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][29]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][29]~q )) ) ) ) # ( \RA1_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[10][29]~q  & ( 
// (\Reg_file_inst|registers[8][29]~q  & \RA1_inst|C[1]~1_combout ) ) ) ) # ( !\RA1_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[10][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][29]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[9][29]~q )) ) ) )

	.dataa(!\Reg_file_inst|registers[9][29]~q ),
	.datab(!\Reg_file_inst|registers[8][29]~q ),
	.datac(!\Reg_file_inst|registers[11][29]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\RA1_inst|C[0]~0_combout ),
	.dataf(!\Reg_file_inst|registers[10][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~175 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~175 .lut_mask = 64'h0F5500330F55FF33;
defparam \Reg_file_inst|RD1[29]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \PCPlus8_inst|Add0~101 (
// Equation(s):
// \PCPlus8_inst|Add0~101_sumout  = SUM(( \PCPlus4_inst|Add0~109_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~98  ))
// \PCPlus8_inst|Add0~102  = CARRY(( \PCPlus4_inst|Add0~109_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~101_sumout ),
	.cout(\PCPlus8_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~101 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \Reg_file_inst|registers[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \Reg_file_inst|registers[4][29]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][29]~feeder_combout  = ( \MemToReg_inst|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][29]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N19
dffeas \Reg_file_inst|registers[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \Reg_file_inst|registers[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \Reg_file_inst|registers[5][29]~feeder (
// Equation(s):
// \Reg_file_inst|registers[5][29]~feeder_combout  = ( \MemToReg_inst|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[5][29]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \Reg_file_inst|registers[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~177 (
// Equation(s):
// \Reg_file_inst|RD1[29]~177_combout  = ( \Reg_file_inst|registers[7][29]~q  & ( \Reg_file_inst|registers[5][29]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][29]~q )) # (\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[4][29]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][29]~q  & ( \Reg_file_inst|registers[5][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][29]~q  & (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout 
//  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[4][29]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][29]~q  & ( !\Reg_file_inst|registers[5][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # 
// (\Reg_file_inst|registers[6][29]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[4][29]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][29]~q  & ( !\Reg_file_inst|registers[5][29]~q  & ( (\RA1_inst|C[0]~0_combout 
//  & ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[6][29]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[4][29]~q ))))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[6][29]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[4][29]~q ),
	.datae(!\Reg_file_inst|registers[7][29]~q ),
	.dataf(!\Reg_file_inst|registers[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~177 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~177 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Reg_file_inst|RD1[29]~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N59
dffeas \Reg_file_inst|registers[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \Reg_file_inst|registers[0][29]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][29]~feeder_combout  = ( \MemToReg_inst|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][29]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \Reg_file_inst|registers[0][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N23
dffeas \Reg_file_inst|registers[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \Reg_file_inst|registers[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~178 (
// Equation(s):
// \Reg_file_inst|RD1[29]~178_combout  = ( \Reg_file_inst|registers[2][29]~q  & ( \Reg_file_inst|registers[1][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[3][29]~q )) # (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & 
// ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[0][29]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][29]~q  & ( \Reg_file_inst|registers[1][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[3][29]~q ))) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[0][29]~q )))) ) ) ) # ( \Reg_file_inst|registers[2][29]~q  & ( !\Reg_file_inst|registers[1][29]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[3][29]~q )) # (\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][29]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][29]~q  & ( 
// !\Reg_file_inst|registers[1][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & (!\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[3][29]~q ))) # (\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][29]~q )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[3][29]~q ),
	.datad(!\Reg_file_inst|registers[0][29]~q ),
	.datae(!\Reg_file_inst|registers[2][29]~q ),
	.dataf(!\Reg_file_inst|registers[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~178 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~178 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file_inst|RD1[29]~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N41
dffeas \Reg_file_inst|registers[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \Reg_file_inst|registers[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \Reg_file_inst|registers[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][29] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~176 (
// Equation(s):
// \Reg_file_inst|RD1[29]~176_combout  = ( \Reg_file_inst|registers[14][29]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][29]~q ))) # 
// (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][29]~q )))) ) ) # ( !\Reg_file_inst|registers[14][29]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][29]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][29]~q )))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][29]~q ),
	.datad(!\Reg_file_inst|registers[13][29]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~176 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~176 .lut_mask = 64'h0145014523672367;
defparam \Reg_file_inst|RD1[29]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~179 (
// Equation(s):
// \Reg_file_inst|RD1[29]~179_combout  = ( \Reg_file_inst|RD1[29]~176_combout  & ( (!\RA1_inst|C[3]~2_combout  & (!\RA1_inst|C[2]~3_combout )) # (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[29]~177_combout )) # 
// (\RA1_inst|C[2]~3_combout  & ((\Reg_file_inst|RD1[29]~178_combout ))))) ) ) # ( !\Reg_file_inst|RD1[29]~176_combout  & ( (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[29]~177_combout )) # (\RA1_inst|C[2]~3_combout  & 
// ((\Reg_file_inst|RD1[29]~178_combout ))))) ) )

	.dataa(!\RA1_inst|C[3]~2_combout ),
	.datab(!\RA1_inst|C[2]~3_combout ),
	.datac(!\Reg_file_inst|RD1[29]~177_combout ),
	.datad(!\Reg_file_inst|RD1[29]~178_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[29]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~179 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~179 .lut_mask = 64'h041504158C9D8C9D;
defparam \Reg_file_inst|RD1[29]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[29]~180 (
// Equation(s):
// \Reg_file_inst|RD1[29]~180_combout  = ( \Reg_file_inst|RD1[29]~179_combout  & ( (!\Reg_file_inst|Equal1~0_combout ) # (\PCPlus8_inst|Add0~101_sumout ) ) ) # ( !\Reg_file_inst|RD1[29]~179_combout  & ( (!\Reg_file_inst|Equal1~0_combout  & 
// (\Reg_file_inst|RD1[29]~1_combout  & (\Reg_file_inst|RD1[29]~175_combout ))) # (\Reg_file_inst|Equal1~0_combout  & (((\PCPlus8_inst|Add0~101_sumout )))) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|Equal1~0_combout ),
	.datac(!\Reg_file_inst|RD1[29]~175_combout ),
	.datad(!\PCPlus8_inst|Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[29]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[29]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[29]~180 .extended_lut = "off";
defparam \Reg_file_inst|RD1[29]~180 .lut_mask = 64'h04370437CCFFCCFF;
defparam \Reg_file_inst|RD1[29]~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~178 (
// Equation(s):
// \Reg_file_inst|RD2[29]~178_combout  = ( \RA2_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[10][29]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[9][29]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][29]~q ))) ) ) ) 
// # ( !\RA2_inst|C[0]~0_combout  & ( \Reg_file_inst|registers[10][29]~q  & ( (\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[8][29]~q ) ) ) ) # ( \RA2_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[10][29]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[9][29]~q )) # (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[11][29]~q ))) ) ) ) # ( !\RA2_inst|C[0]~0_combout  & ( !\Reg_file_inst|registers[10][29]~q  & ( (\Reg_file_inst|registers[8][29]~q  & !\RA2_inst|C[1]~1_combout 
// ) ) ) )

	.dataa(!\Reg_file_inst|registers[9][29]~q ),
	.datab(!\Reg_file_inst|registers[8][29]~q ),
	.datac(!\Reg_file_inst|registers[11][29]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\RA2_inst|C[0]~0_combout ),
	.dataf(!\Reg_file_inst|registers[10][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~178 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~178 .lut_mask = 64'h3300550F33FF550F;
defparam \Reg_file_inst|RD2[29]~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~181 (
// Equation(s):
// \Reg_file_inst|RD2[29]~181_combout  = ( \Reg_file_inst|registers[2][29]~q  & ( \Reg_file_inst|registers[3][29]~q  & ( ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][29]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][29]~q 
// ))) # (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[2][29]~q  & ( \Reg_file_inst|registers[3][29]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][29]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[1][29]~q )))) # (\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout )) ) ) ) # ( \Reg_file_inst|registers[2][29]~q  & ( !\Reg_file_inst|registers[3][29]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][29]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][29]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) ) # ( !\Reg_file_inst|registers[2][29]~q  & ( 
// !\Reg_file_inst|registers[3][29]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][29]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][29]~q )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[1][29]~q ),
	.datad(!\Reg_file_inst|registers[0][29]~q ),
	.datae(!\Reg_file_inst|registers[2][29]~q ),
	.dataf(!\Reg_file_inst|registers[3][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~181 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~181 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file_inst|RD2[29]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~179 (
// Equation(s):
// \Reg_file_inst|RD2[29]~179_combout  = ( \RA2_inst|C[0]~0_combout  & ( (!\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[13][29]~q ) ) ) # ( !\RA2_inst|C[0]~0_combout  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[12][29]~q )) # 
// (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][29]~q ))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[12][29]~q ),
	.datac(!\Reg_file_inst|registers[14][29]~q ),
	.datad(!\Reg_file_inst|registers[13][29]~q ),
	.datae(gnd),
	.dataf(!\RA2_inst|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~179 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~179 .lut_mask = 64'h2727272700AA00AA;
defparam \Reg_file_inst|RD2[29]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~180 (
// Equation(s):
// \Reg_file_inst|RD2[29]~180_combout  = ( \Reg_file_inst|registers[4][29]~q  & ( \Reg_file_inst|registers[7][29]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[6][29]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[5][29]~q ))) ) ) ) # ( !\Reg_file_inst|registers[4][29]~q  & ( \Reg_file_inst|registers[7][29]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[6][29]~q 
// )))) # (\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[5][29]~q ))) ) ) ) # ( \Reg_file_inst|registers[4][29]~q  & ( !\Reg_file_inst|registers[7][29]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout 
// ) # (\Reg_file_inst|registers[6][29]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][29]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) ) # ( !\Reg_file_inst|registers[4][29]~q  & ( !\Reg_file_inst|registers[7][29]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout  & \Reg_file_inst|registers[6][29]~q )))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[5][29]~q  & (!\RA2_inst|C[1]~1_combout ))) ) ) )

	.dataa(!\Reg_file_inst|registers[5][29]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[6][29]~q ),
	.datae(!\Reg_file_inst|registers[4][29]~q ),
	.dataf(!\Reg_file_inst|registers[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~180 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~180 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Reg_file_inst|RD2[29]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~182 (
// Equation(s):
// \Reg_file_inst|RD2[29]~182_combout  = ( \Reg_file_inst|RD2[29]~180_combout  & ( (!\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout )) # (\Reg_file_inst|RD2[29]~181_combout ))) # (\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout  & 
// \Reg_file_inst|RD2[29]~179_combout )))) ) ) # ( !\Reg_file_inst|RD2[29]~180_combout  & ( (!\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[29]~181_combout  & (!\RA2_inst|C[2]~2_combout ))) # (\RA2_inst|C[3]~3_combout  & (((\RA2_inst|C[2]~2_combout  & 
// \Reg_file_inst|RD2[29]~179_combout )))) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|RD2[29]~181_combout ),
	.datac(!\RA2_inst|C[2]~2_combout ),
	.datad(!\Reg_file_inst|RD2[29]~179_combout ),
	.datae(!\Reg_file_inst|RD2[29]~180_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~182 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~182 .lut_mask = 64'h20252A2F20252A2F;
defparam \Reg_file_inst|RD2[29]~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~208 (
// Equation(s):
// \Reg_file_inst|RD2[29]~208_combout  = ( !\Reg_file_inst|RD2[29]~182_combout  & ( (!\Reg_file_inst|RD2[6]~1_combout ) # (!\Reg_file_inst|RD2[29]~178_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[6]~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[29]~178_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[29]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~208 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~208 .lut_mask = 64'hFAFAFAFA00000000;
defparam \Reg_file_inst|RD2[29]~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_lcell_comb \ALUSrc_inst|C[29]~35 (
// Equation(s):
// \ALUSrc_inst|C[29]~35_combout  = ( \Reg_file_inst|RD2[29]~208_combout  & ( (!\ALUSrc_inst|C[25]~30_combout  & ((!\Reg_file_inst|Equal2~0_combout ) # ((!\PCPlus8_inst|Add0~101_sumout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout )))) ) ) # ( 
// !\Reg_file_inst|RD2[29]~208_combout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((\Reg_file_inst|Equal2~0_combout  & !\PCPlus8_inst|Add0~101_sumout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) )

	.dataa(!\ALUSrc_inst|C[25]~30_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\PCPlus8_inst|Add0~101_sumout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[29]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[29]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[29]~35 .extended_lut = "off";
defparam \ALUSrc_inst|C[29]~35 .lut_mask = 64'h20AA20AAA8AAA8AA;
defparam \ALUSrc_inst|C[29]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[29]~183 (
// Equation(s):
// \Reg_file_inst|RD2[29]~183_combout  = ( \PCPlus8_inst|Add0~101_sumout  & ( (((\Reg_file_inst|RD2[6]~1_combout  & \Reg_file_inst|RD2[29]~178_combout )) # (\Reg_file_inst|RD2[29]~182_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~101_sumout  & ( (!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[6]~1_combout  & \Reg_file_inst|RD2[29]~178_combout )) # (\Reg_file_inst|RD2[29]~182_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Reg_file_inst|RD2[6]~1_combout ),
	.datac(!\Reg_file_inst|RD2[29]~182_combout ),
	.datad(!\Reg_file_inst|RD2[29]~178_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[29]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[29]~183 .extended_lut = "off";
defparam \Reg_file_inst|RD2[29]~183 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \Reg_file_inst|RD2[29]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \ALU_inst|Add1~117 (
// Equation(s):
// \ALU_inst|Add1~117_sumout  = SUM(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[29]~183_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Instr[23]~input_o ) # 
// ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \Reg_file_inst|RD1[29]~180_combout  ) + ( \ALU_inst|Add1~114  ))
// \ALU_inst|Add1~118  = CARRY(( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[29]~183_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((!\Instr[23]~input_o ) # 
// ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \Reg_file_inst|RD1[29]~180_combout  ) + ( \ALU_inst|Add1~114  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD2[29]~183_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[29]~180_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~117_sumout ),
	.cout(\ALU_inst|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~117 .extended_lut = "off";
defparam \ALU_inst|Add1~117 .lut_mask = 64'h0000FF000000FE54;
defparam \ALU_inst|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N27
cyclonev_lcell_comb \ALU_inst|Add0~117 (
// Equation(s):
// \ALU_inst|Add0~117_sumout  = SUM(( \Reg_file_inst|RD1[29]~180_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[29]~183_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~114  ))
// \ALU_inst|Add0~118  = CARRY(( \Reg_file_inst|RD1[29]~180_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[29]~183_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~114  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[23]~input_o ),
	.datad(!\Reg_file_inst|RD1[29]~180_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[29]~183_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~117_sumout ),
	.cout(\ALU_inst|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~117 .extended_lut = "off";
defparam \ALU_inst|Add0~117 .lut_mask = 64'h0000FE54000000FF;
defparam \ALU_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N24
cyclonev_lcell_comb \ALU_inst|Mux2~0 (
// Equation(s):
// \ALU_inst|Mux2~0_combout  = ( \ALU_inst|Add1~117_sumout  & ( \ALU_inst|Add0~117_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\Reg_file_inst|RD1[29]~180_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\ALUSrc_inst|C[29]~35_combout )) # (\Reg_file_inst|RD1[29]~180_combout  & ((!\ALUSrc_inst|C[29]~35_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( 
// !\ALU_inst|Add1~117_sumout  & ( \ALU_inst|Add0~117_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[29]~180_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\ALUSrc_inst|C[29]~35_combout )) # (\Reg_file_inst|RD1[29]~180_combout  & 
// ((!\ALUSrc_inst|C[29]~35_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) ) # ( \ALU_inst|Add1~117_sumout  & ( !\ALU_inst|Add0~117_sumout  & ( (!\Reg_file_inst|RD1[29]~180_combout  & 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (!\ALUSrc_inst|C[29]~35_combout )))) # (\Reg_file_inst|RD1[29]~180_combout  & 
// (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & !\ALUSrc_inst|C[29]~35_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) ) ) ) # ( !\ALU_inst|Add1~117_sumout  & ( !\ALU_inst|Add0~117_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\Reg_file_inst|RD1[29]~180_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\ALUSrc_inst|C[29]~35_combout )) # (\Reg_file_inst|RD1[29]~180_combout  & 
// ((!\ALUSrc_inst|C[29]~35_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))))) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~180_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datad(!\ALUSrc_inst|C[29]~35_combout ),
	.datae(!\ALU_inst|Add1~117_sumout ),
	.dataf(!\ALU_inst|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux2~0 .extended_lut = "off";
defparam \ALU_inst|Mux2~0 .lut_mask = 64'h13011F0DD3C1DFCD;
defparam \ALU_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N51
cyclonev_lcell_comb \MemToReg_inst|C[29]~29 (
// Equation(s):
// \MemToReg_inst|C[29]~29_combout  = ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux2~0_combout  & ( \ReadData[29]~input_o  ) ) ) # ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( \ALU_inst|Mux2~0_combout  
// ) ) # ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  & ( !\ALU_inst|Mux2~0_combout  & ( \ReadData[29]~input_o  ) ) )

	.dataa(!\ReadData[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.dataf(!\ALU_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[29]~29 .extended_lut = "off";
defparam \MemToReg_inst|C[29]~29 .lut_mask = 64'h00005555FFFF5555;
defparam \MemToReg_inst|C[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N53
dffeas \PC_Register|Q[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~109_sumout ),
	.asdata(\MemToReg_inst|C[29]~29_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[29] .is_wysiwyg = "true";
defparam \PC_Register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \PCPlus4_inst|Add0~113 (
// Equation(s):
// \PCPlus4_inst|Add0~113_sumout  = SUM(( \PC_Register|Q [30] ) + ( GND ) + ( \PCPlus4_inst|Add0~110  ))
// \PCPlus4_inst|Add0~114  = CARRY(( \PC_Register|Q [30] ) + ( GND ) + ( \PCPlus4_inst|Add0~110  ))

	.dataa(!\PC_Register|Q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~113_sumout ),
	.cout(\PCPlus4_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~113 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \ReadData[30]~input (
	.i(ReadData[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ReadData[30]~input_o ));
// synopsys translate_off
defparam \ReadData[30]~input .bus_hold = "false";
defparam \ReadData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \Reg_file_inst|registers[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[8][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[8][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N8
dffeas \Reg_file_inst|registers[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[11][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[11][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \Reg_file_inst|registers[9][30]~feeder (
// Equation(s):
// \Reg_file_inst|registers[9][30]~feeder_combout  = ( \MemToReg_inst|C[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[9][30]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N4
dffeas \Reg_file_inst|registers[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[9][19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[9][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \Reg_file_inst|registers[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[10][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[10][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~184 (
// Equation(s):
// \Reg_file_inst|RD2[30]~184_combout  = ( \Reg_file_inst|registers[9][30]~q  & ( \Reg_file_inst|registers[10][30]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[8][30]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][30]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][30]~q  & ( \Reg_file_inst|registers[10][30]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\RA2_inst|C[1]~1_combout )) # 
// (\Reg_file_inst|registers[8][30]~q ))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][30]~q  & \RA2_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[9][30]~q  & ( !\Reg_file_inst|registers[10][30]~q  & ( 
// (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][30]~q  & ((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout ) # (\Reg_file_inst|registers[11][30]~q )))) ) ) ) # ( !\Reg_file_inst|registers[9][30]~q  & ( 
// !\Reg_file_inst|registers[10][30]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[8][30]~q  & ((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[11][30]~q  & \RA2_inst|C[1]~1_combout )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\Reg_file_inst|registers[8][30]~q ),
	.datac(!\Reg_file_inst|registers[11][30]~q ),
	.datad(!\RA2_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[9][30]~q ),
	.dataf(!\Reg_file_inst|registers[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~184 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~184 .lut_mask = 64'h2205770522AF77AF;
defparam \Reg_file_inst|RD2[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N35
dffeas \Reg_file_inst|registers[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[12][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[12][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \Reg_file_inst|registers[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[13][19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[13][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \Reg_file_inst|registers[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[14][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[14][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~185 (
// Equation(s):
// \Reg_file_inst|RD2[30]~185_combout  = ( \Reg_file_inst|registers[14][30]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][30]~q )) # (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][30]~q ))))) # 
// (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout )) ) ) # ( !\Reg_file_inst|registers[14][30]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][30]~q )) # (\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[13][30]~q ))))) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][30]~q ),
	.datad(!\Reg_file_inst|registers[13][30]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~185 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~185 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file_inst|RD2[30]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N50
dffeas \Reg_file_inst|registers[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[7][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[7][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \Reg_file_inst|registers[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[6][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[6][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N38
dffeas \Reg_file_inst|registers[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \Reg_file_inst|registers[4][30]~feeder (
// Equation(s):
// \Reg_file_inst|registers[4][30]~feeder_combout  = ( \MemToReg_inst|C[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg_inst|C[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[4][30]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file_inst|registers[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N32
dffeas \Reg_file_inst|registers[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[4][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~186 (
// Equation(s):
// \Reg_file_inst|RD2[30]~186_combout  = ( \Reg_file_inst|registers[5][30]~q  & ( \Reg_file_inst|registers[4][30]~q  & ( (!\RA2_inst|C[1]~1_combout ) # ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][30]~q ))) # (\RA2_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[7][30]~q ))) ) ) ) # ( !\Reg_file_inst|registers[5][30]~q  & ( \Reg_file_inst|registers[4][30]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[6][30]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][30]~q )))) ) ) ) # ( \Reg_file_inst|registers[5][30]~q  & ( !\Reg_file_inst|registers[4][30]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][30]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][30]~q )))) ) ) ) # ( !\Reg_file_inst|registers[5][30]~q  & ( 
// !\Reg_file_inst|registers[4][30]~q  & ( (\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[6][30]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[7][30]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[7][30]~q ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[6][30]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[5][30]~q ),
	.dataf(!\Reg_file_inst|registers[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~186 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~186 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Reg_file_inst|RD2[30]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N5
dffeas \Reg_file_inst|registers[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[3][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[3][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \Reg_file_inst|registers[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[1][5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[1][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \Reg_file_inst|registers[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[2][17]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[2][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \Reg_file_inst|registers[0][30]~feeder (
// Equation(s):
// \Reg_file_inst|registers[0][30]~feeder_combout  = \MemToReg_inst|C[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MemToReg_inst|C[30]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|registers[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|registers[0][30]~feeder .extended_lut = "off";
defparam \Reg_file_inst|registers[0][30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Reg_file_inst|registers[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \Reg_file_inst|registers[0][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file_inst|registers[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file_inst|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[0][30] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~187 (
// Equation(s):
// \Reg_file_inst|RD2[30]~187_combout  = ( \Reg_file_inst|registers[2][30]~q  & ( \Reg_file_inst|registers[0][30]~q  & ( (!\RA2_inst|C[0]~0_combout ) # ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][30]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[3][30]~q ))) ) ) ) # ( !\Reg_file_inst|registers[2][30]~q  & ( \Reg_file_inst|registers[0][30]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((!\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[1][30]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][30]~q )))) ) ) ) # ( \Reg_file_inst|registers[2][30]~q  & ( !\Reg_file_inst|registers[0][30]~q  & ( (!\RA2_inst|C[0]~0_combout  & 
// (((\RA2_inst|C[1]~1_combout )))) # (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][30]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][30]~q )))) ) ) ) # ( !\Reg_file_inst|registers[2][30]~q  & ( 
// !\Reg_file_inst|registers[0][30]~q  & ( (\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][30]~q ))) # (\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][30]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[3][30]~q ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\RA2_inst|C[1]~1_combout ),
	.datad(!\Reg_file_inst|registers[1][30]~q ),
	.datae(!\Reg_file_inst|registers[2][30]~q ),
	.dataf(!\Reg_file_inst|registers[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~187 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~187 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Reg_file_inst|RD2[30]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~188 (
// Equation(s):
// \Reg_file_inst|RD2[30]~188_combout  = ( \Reg_file_inst|RD2[30]~187_combout  & ( (!\RA2_inst|C[2]~2_combout  & (((!\RA2_inst|C[3]~3_combout )))) # (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[30]~186_combout ))) # 
// (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[30]~185_combout )))) ) ) # ( !\Reg_file_inst|RD2[30]~187_combout  & ( (\RA2_inst|C[2]~2_combout  & ((!\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[30]~186_combout ))) # (\RA2_inst|C[3]~3_combout  & 
// (\Reg_file_inst|RD2[30]~185_combout )))) ) )

	.dataa(!\Reg_file_inst|RD2[30]~185_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\Reg_file_inst|RD2[30]~186_combout ),
	.datae(!\Reg_file_inst|RD2[30]~187_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~188 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~188 .lut_mask = 64'h0131C1F10131C1F1;
defparam \Reg_file_inst|RD2[30]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~209 (
// Equation(s):
// \Reg_file_inst|RD2[30]~209_combout  = ( \Reg_file_inst|RD2[6]~1_combout  & ( (!\Reg_file_inst|RD2[30]~184_combout  & !\Reg_file_inst|RD2[30]~188_combout ) ) ) # ( !\Reg_file_inst|RD2[6]~1_combout  & ( !\Reg_file_inst|RD2[30]~188_combout  ) )

	.dataa(!\Reg_file_inst|RD2[30]~184_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[30]~188_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[6]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~209 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~209 .lut_mask = 64'hF0F0A0A0F0F0A0A0;
defparam \Reg_file_inst|RD2[30]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \PCPlus8_inst|Add0~105 (
// Equation(s):
// \PCPlus8_inst|Add0~105_sumout  = SUM(( \PCPlus4_inst|Add0~113_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~102  ))
// \PCPlus8_inst|Add0~106  = CARRY(( \PCPlus4_inst|Add0~113_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4_inst|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~105_sumout ),
	.cout(\PCPlus8_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~105 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \ALUSrc_inst|C[30]~36 (
// Equation(s):
// \ALUSrc_inst|C[30]~36_combout  = ( \PCPlus8_inst|Add0~105_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((!\Reg_file_inst|Equal2~0_combout  & \Reg_file_inst|RD2[30]~209_combout )) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) ) # ( 
// !\PCPlus8_inst|Add0~105_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & (((\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Reg_file_inst|RD2[30]~209_combout )) # (\Reg_file_inst|Equal2~0_combout ))) ) )

	.dataa(!\ALUSrc_inst|C[25]~30_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[30]~209_combout ),
	.datad(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[30]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[30]~36 .extended_lut = "off";
defparam \ALUSrc_inst|C[30]~36 .lut_mask = 64'h2AAA2AAA08AA08AA;
defparam \ALUSrc_inst|C[30]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \Reg_file_inst|RD1[30]~181 (
// Equation(s):
// \Reg_file_inst|RD1[30]~181_combout  = ( \Reg_file_inst|registers[9][30]~q  & ( \Reg_file_inst|registers[10][30]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[11][30]~q )))) # (\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[8][30]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][30]~q  & ( \Reg_file_inst|registers[10][30]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout ) # 
// (\Reg_file_inst|registers[11][30]~q )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][30]~q  & ((\RA1_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[9][30]~q  & ( !\Reg_file_inst|registers[10][30]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[11][30]~q  & !\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[8][30]~q ))) ) ) ) # ( !\Reg_file_inst|registers[9][30]~q  & ( 
// !\Reg_file_inst|registers[10][30]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[11][30]~q  & !\RA1_inst|C[0]~0_combout )))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[8][30]~q  & ((\RA1_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[8][30]~q ),
	.datac(!\Reg_file_inst|registers[11][30]~q ),
	.datad(!\RA1_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[9][30]~q ),
	.dataf(!\Reg_file_inst|registers[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[30]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[30]~181 .extended_lut = "off";
defparam \Reg_file_inst|RD1[30]~181 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Reg_file_inst|RD1[30]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[30]~183 (
// Equation(s):
// \Reg_file_inst|RD1[30]~183_combout  = ( \Reg_file_inst|registers[7][30]~q  & ( \Reg_file_inst|registers[5][30]~q  & ( (!\RA1_inst|C[0]~0_combout ) # ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][30]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[4][30]~q ))) ) ) ) # ( !\Reg_file_inst|registers[7][30]~q  & ( \Reg_file_inst|registers[5][30]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout )) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[6][30]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][30]~q )))) ) ) ) # ( \Reg_file_inst|registers[7][30]~q  & ( !\Reg_file_inst|registers[5][30]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// (!\RA1_inst|C[1]~1_combout )) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][30]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][30]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][30]~q  & ( 
// !\Reg_file_inst|registers[5][30]~q  & ( (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[6][30]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[4][30]~q )))) ) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[4][30]~q ),
	.datad(!\Reg_file_inst|registers[6][30]~q ),
	.datae(!\Reg_file_inst|registers[7][30]~q ),
	.dataf(!\Reg_file_inst|registers[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[30]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[30]~183 .extended_lut = "off";
defparam \Reg_file_inst|RD1[30]~183 .lut_mask = 64'h014589CD2367ABEF;
defparam \Reg_file_inst|RD1[30]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N54
cyclonev_lcell_comb \Reg_file_inst|RD1[30]~184 (
// Equation(s):
// \Reg_file_inst|RD1[30]~184_combout  = ( \Reg_file_inst|registers[0][30]~q  & ( \Reg_file_inst|registers[2][30]~q  & ( ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][30]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][30]~q 
// )))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[0][30]~q  & ( \Reg_file_inst|registers[2][30]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[3][30]~q ))) # (\RA1_inst|C[1]~1_combout  
// & (((!\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[1][30]~q )))) ) ) ) # ( \Reg_file_inst|registers[0][30]~q  & ( !\Reg_file_inst|registers[2][30]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][30]~q  & 
// (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[1][30]~q ) # (\RA1_inst|C[0]~0_combout )))) ) ) ) # ( !\Reg_file_inst|registers[0][30]~q  & ( !\Reg_file_inst|registers[2][30]~q  & ( (!\RA1_inst|C[0]~0_combout  & 
// ((!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[3][30]~q )) # (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[1][30]~q ))))) ) ) )

	.dataa(!\Reg_file_inst|registers[3][30]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[1][30]~q ),
	.datae(!\Reg_file_inst|registers[0][30]~q ),
	.dataf(!\Reg_file_inst|registers[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[30]~184 .extended_lut = "off";
defparam \Reg_file_inst|RD1[30]~184 .lut_mask = 64'h407043734C7C4F7F;
defparam \Reg_file_inst|RD1[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_lcell_comb \Reg_file_inst|RD1[30]~182 (
// Equation(s):
// \Reg_file_inst|RD1[30]~182_combout  = ( \Reg_file_inst|registers[14][30]~q  & ( (!\RA1_inst|C[0]~0_combout  & (\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[13][30]~q )))) # (\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout ) # 
// ((\Reg_file_inst|registers[12][30]~q )))) ) ) # ( !\Reg_file_inst|registers[14][30]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][30]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][30]~q )))) ) )

	.dataa(!\RA1_inst|C[0]~0_combout ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[12][30]~q ),
	.datad(!\Reg_file_inst|registers[13][30]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[30]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[30]~182 .extended_lut = "off";
defparam \Reg_file_inst|RD1[30]~182 .lut_mask = 64'h0123012345674567;
defparam \Reg_file_inst|RD1[30]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \Reg_file_inst|RD1[30]~185 (
// Equation(s):
// \Reg_file_inst|RD1[30]~185_combout  = ( \Reg_file_inst|RD1[30]~182_combout  & ( (!\RA1_inst|C[3]~2_combout  & (((!\RA1_inst|C[2]~3_combout )))) # (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[30]~183_combout )) # 
// (\RA1_inst|C[2]~3_combout  & ((\Reg_file_inst|RD1[30]~184_combout ))))) ) ) # ( !\Reg_file_inst|RD1[30]~182_combout  & ( (\RA1_inst|C[3]~2_combout  & ((!\RA1_inst|C[2]~3_combout  & (\Reg_file_inst|RD1[30]~183_combout )) # (\RA1_inst|C[2]~3_combout  & 
// ((\Reg_file_inst|RD1[30]~184_combout ))))) ) )

	.dataa(!\Reg_file_inst|RD1[30]~183_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\RA1_inst|C[2]~3_combout ),
	.datad(!\Reg_file_inst|RD1[30]~184_combout ),
	.datae(!\Reg_file_inst|RD1[30]~182_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[30]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[30]~185 .extended_lut = "off";
defparam \Reg_file_inst|RD1[30]~185 .lut_mask = 64'h1013D0D31013D0D3;
defparam \Reg_file_inst|RD1[30]~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N9
cyclonev_lcell_comb \Reg_file_inst|RD1[30]~186 (
// Equation(s):
// \Reg_file_inst|RD1[30]~186_combout  = ( \Reg_file_inst|Equal1~0_combout  & ( \PCPlus8_inst|Add0~105_sumout  ) ) # ( !\Reg_file_inst|Equal1~0_combout  & ( \PCPlus8_inst|Add0~105_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & 
// \Reg_file_inst|RD1[30]~181_combout )) # (\Reg_file_inst|RD1[30]~185_combout ) ) ) ) # ( !\Reg_file_inst|Equal1~0_combout  & ( !\PCPlus8_inst|Add0~105_sumout  & ( ((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[30]~181_combout )) # 
// (\Reg_file_inst|RD1[30]~185_combout ) ) ) )

	.dataa(!\Reg_file_inst|RD1[29]~1_combout ),
	.datab(!\Reg_file_inst|RD1[30]~181_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|RD1[30]~185_combout ),
	.datae(!\Reg_file_inst|Equal1~0_combout ),
	.dataf(!\PCPlus8_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[30]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[30]~186 .extended_lut = "off";
defparam \Reg_file_inst|RD1[30]~186 .lut_mask = 64'h11FF000011FFFFFF;
defparam \Reg_file_inst|RD1[30]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[30]~189 (
// Equation(s):
// \Reg_file_inst|RD2[30]~189_combout  = ( \PCPlus8_inst|Add0~105_sumout  & ( (((\Reg_file_inst|RD2[6]~1_combout  & \Reg_file_inst|RD2[30]~184_combout )) # (\Reg_file_inst|RD2[30]~188_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~105_sumout  & ( (!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[6]~1_combout  & \Reg_file_inst|RD2[30]~184_combout )) # (\Reg_file_inst|RD2[30]~188_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Reg_file_inst|RD2[6]~1_combout ),
	.datac(!\Reg_file_inst|RD2[30]~188_combout ),
	.datad(!\Reg_file_inst|RD2[30]~184_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[30]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[30]~189 .extended_lut = "off";
defparam \Reg_file_inst|RD2[30]~189 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \Reg_file_inst|RD2[30]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \ALU_inst|Add1~121 (
// Equation(s):
// \ALU_inst|Add1~121_sumout  = SUM(( \Reg_file_inst|RD1[30]~186_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[30]~189_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~118  ))
// \ALU_inst|Add1~122  = CARRY(( \Reg_file_inst|RD1[30]~186_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[30]~189_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~118  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD1[30]~186_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[30]~189_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~121_sumout ),
	.cout(\ALU_inst|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~121 .extended_lut = "off";
defparam \ALU_inst|Add1~121 .lut_mask = 64'h000001AB000000FF;
defparam \ALU_inst|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N30
cyclonev_lcell_comb \ALU_inst|Add0~121 (
// Equation(s):
// \ALU_inst|Add0~121_sumout  = SUM(( \Reg_file_inst|RD1[30]~186_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[30]~189_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~118  ))
// \ALU_inst|Add0~122  = CARRY(( \Reg_file_inst|RD1[30]~186_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[30]~189_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~118  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[23]~input_o ),
	.datad(!\Reg_file_inst|RD1[30]~186_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[30]~189_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~121_sumout ),
	.cout(\ALU_inst|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~121 .extended_lut = "off";
defparam \ALU_inst|Add0~121 .lut_mask = 64'h0000FE54000000FF;
defparam \ALU_inst|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N12
cyclonev_lcell_comb \ALU_inst|Mux1~0 (
// Equation(s):
// \ALU_inst|Mux1~0_combout  = ( \ALU_inst|Add1~121_sumout  & ( \ALU_inst|Add0~121_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\ALUSrc_inst|C[30]~36_combout  & ((\Reg_file_inst|RD1[30]~186_combout ) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) # (\ALUSrc_inst|C[30]~36_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \Reg_file_inst|RD1[30]~186_combout ))) ) ) ) # ( !\ALU_inst|Add1~121_sumout  & ( 
// \ALU_inst|Add0~121_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\ALUSrc_inst|C[30]~36_combout  & ((\Reg_file_inst|RD1[30]~186_combout ) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) # (\ALUSrc_inst|C[30]~36_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & 
// \Reg_file_inst|RD1[30]~186_combout )))) ) ) ) # ( \ALU_inst|Add1~121_sumout  & ( !\ALU_inst|Add0~121_sumout  & ( (!\ALUSrc_inst|C[30]~36_combout  & (((\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & \Reg_file_inst|RD1[30]~186_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) # (\ALUSrc_inst|C[30]~36_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # 
// (\Reg_file_inst|RD1[30]~186_combout )))) ) ) ) # ( !\ALU_inst|Add1~121_sumout  & ( !\ALU_inst|Add0~121_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\ALUSrc_inst|C[30]~36_combout  & ((\Reg_file_inst|RD1[30]~186_combout ) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ))) # (\ALUSrc_inst|C[30]~36_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & \Reg_file_inst|RD1[30]~186_combout )))) ) ) )

	.dataa(!\ALUSrc_inst|C[30]~36_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datad(!\Reg_file_inst|RD1[30]~186_combout ),
	.datae(!\ALU_inst|Add1~121_sumout ),
	.dataf(!\ALU_inst|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux1~0 .extended_lut = "off";
defparam \ALU_inst|Mux1~0 .lut_mask = 64'h02230E2FC2E3CEEF;
defparam \ALU_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N0
cyclonev_lcell_comb \MemToReg_inst|C[30]~30 (
// Equation(s):
// \MemToReg_inst|C[30]~30_combout  = ( \ReadData[30]~input_o  & ( \ALU_inst|Mux1~0_combout  ) ) # ( !\ReadData[30]~input_o  & ( \ALU_inst|Mux1~0_combout  & ( !\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) ) # ( \ReadData[30]~input_o  & ( 
// !\ALU_inst|Mux1~0_combout  & ( \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ReadData[30]~input_o ),
	.dataf(!\ALU_inst|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[30]~30 .extended_lut = "off";
defparam \MemToReg_inst|C[30]~30 .lut_mask = 64'h00003333CCCCFFFF;
defparam \MemToReg_inst|C[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \PC_Register|Q[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4_inst|Add0~113_sumout ),
	.asdata(\MemToReg_inst|C[30]~30_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[30] .is_wysiwyg = "true";
defparam \PC_Register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \PCPlus4_inst|Add0~117 (
// Equation(s):
// \PCPlus4_inst|Add0~117_sumout  = SUM(( \PC_Register|Q [31] ) + ( GND ) + ( \PCPlus4_inst|Add0~114  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4_inst|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCPlus4_inst|Add0~117 .extended_lut = "off";
defparam \PCPlus4_inst|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N27
cyclonev_lcell_comb \PCPlus8_inst|Add0~109 (
// Equation(s):
// \PCPlus8_inst|Add0~109_sumout  = SUM(( \PCPlus4_inst|Add0~117_sumout  ) + ( GND ) + ( \PCPlus8_inst|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4_inst|Add0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8_inst|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCPlus8_inst|Add0~109 .extended_lut = "off";
defparam \PCPlus8_inst|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N6
cyclonev_lcell_comb \ALUSrc_inst|C[31]~37 (
// Equation(s):
// \ALUSrc_inst|C[31]~37_combout  = ( \Reg_file_inst|RD2[31]~210_combout  & ( \PCPlus8_inst|Add0~109_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & ((!\Reg_file_inst|Equal2~0_combout ) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ))) ) ) ) # ( 
// !\Reg_file_inst|RD2[31]~210_combout  & ( \PCPlus8_inst|Add0~109_sumout  & ( (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & !\ALUSrc_inst|C[25]~30_combout ) ) ) ) # ( \Reg_file_inst|RD2[31]~210_combout  & ( !\PCPlus8_inst|Add0~109_sumout  & ( 
// !\ALUSrc_inst|C[25]~30_combout  ) ) ) # ( !\Reg_file_inst|RD2[31]~210_combout  & ( !\PCPlus8_inst|Add0~109_sumout  & ( (!\ALUSrc_inst|C[25]~30_combout  & ((\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Reg_file_inst|Equal2~0_combout ))) ) ) 
// )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\ALUSrc_inst|C[25]~30_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[31]~210_combout ),
	.dataf(!\PCPlus8_inst|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[31]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[31]~37 .extended_lut = "off";
defparam \ALUSrc_inst|C[31]~37 .lut_mask = 64'h7070F0F03030B0B0;
defparam \ALUSrc_inst|C[31]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \Reg_file_inst|RD1[31]~187 (
// Equation(s):
// \Reg_file_inst|RD1[31]~187_combout  = ( \Reg_file_inst|registers[10][31]~q  & ( \Reg_file_inst|registers[9][31]~q  & ( (!\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[11][31]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[8][31]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][31]~q  & ( \Reg_file_inst|registers[9][31]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][31]~q  & 
// (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((!\RA1_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[8][31]~q )))) ) ) ) # ( \Reg_file_inst|registers[10][31]~q  & ( !\Reg_file_inst|registers[9][31]~q  & ( (!\RA1_inst|C[1]~1_combout  & 
// (((\RA1_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[11][31]~q ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[8][31]~q )))) ) ) ) # ( !\Reg_file_inst|registers[10][31]~q  & ( 
// !\Reg_file_inst|registers[9][31]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[11][31]~q  & (!\RA1_inst|C[0]~0_combout ))) # (\RA1_inst|C[1]~1_combout  & (((\RA1_inst|C[0]~0_combout  & \Reg_file_inst|registers[8][31]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[11][31]~q ),
	.datab(!\RA1_inst|C[1]~1_combout ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\Reg_file_inst|registers[8][31]~q ),
	.datae(!\Reg_file_inst|registers[10][31]~q ),
	.dataf(!\Reg_file_inst|registers[9][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[31]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[31]~187 .extended_lut = "off";
defparam \Reg_file_inst|RD1[31]~187 .lut_mask = 64'h40434C4F70737C7F;
defparam \Reg_file_inst|RD1[31]~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \Reg_file_inst|RD1[31]~188 (
// Equation(s):
// \Reg_file_inst|RD1[31]~188_combout  = ( \Reg_file_inst|registers[14][31]~q  & ( (!\RA1_inst|C[1]~1_combout  & (\RA1_inst|C[0]~0_combout )) # (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][31]~q ))) # 
// (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[12][31]~q )))) ) ) # ( !\Reg_file_inst|registers[14][31]~q  & ( (\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[13][31]~q ))) # (\RA1_inst|C[0]~0_combout  & 
// (\Reg_file_inst|registers[12][31]~q )))) ) )

	.dataa(!\RA1_inst|C[1]~1_combout ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[12][31]~q ),
	.datad(!\Reg_file_inst|registers[13][31]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[31]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[31]~188 .extended_lut = "off";
defparam \Reg_file_inst|RD1[31]~188 .lut_mask = 64'h0145014523672367;
defparam \Reg_file_inst|RD1[31]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \Reg_file_inst|RD1[31]~190 (
// Equation(s):
// \Reg_file_inst|RD1[31]~190_combout  = ( \Reg_file_inst|registers[1][31]~q  & ( \Reg_file_inst|registers[0][31]~q  & ( ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][31]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][31]~q 
// ))) # (\RA1_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[1][31]~q  & ( \Reg_file_inst|registers[0][31]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[3][31]~q  & !\RA1_inst|C[1]~1_combout )))) # (\RA1_inst|C[0]~0_combout  & 
// (((\RA1_inst|C[1]~1_combout )) # (\Reg_file_inst|registers[2][31]~q ))) ) ) ) # ( \Reg_file_inst|registers[1][31]~q  & ( !\Reg_file_inst|registers[0][31]~q  & ( (!\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout ) # 
// (\Reg_file_inst|registers[3][31]~q )))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][31]~q  & ((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[1][31]~q  & ( !\Reg_file_inst|registers[0][31]~q  & ( 
// (!\RA1_inst|C[1]~1_combout  & ((!\RA1_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[3][31]~q ))) # (\RA1_inst|C[0]~0_combout  & (\Reg_file_inst|registers[2][31]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[2][31]~q ),
	.datab(!\RA1_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[3][31]~q ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[1][31]~q ),
	.dataf(!\Reg_file_inst|registers[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[31]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[31]~190 .extended_lut = "off";
defparam \Reg_file_inst|RD1[31]~190 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Reg_file_inst|RD1[31]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \Reg_file_inst|RD1[31]~189 (
// Equation(s):
// \Reg_file_inst|RD1[31]~189_combout  = ( \Reg_file_inst|registers[4][31]~q  & ( \Reg_file_inst|registers[6][31]~q  & ( ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][31]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][31]~q 
// ))) # (\RA1_inst|C[0]~0_combout ) ) ) ) # ( !\Reg_file_inst|registers[4][31]~q  & ( \Reg_file_inst|registers[6][31]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][31]~q ))) # (\RA1_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][31]~q )))) # (\RA1_inst|C[0]~0_combout  & (((!\RA1_inst|C[1]~1_combout )))) ) ) ) # ( \Reg_file_inst|registers[4][31]~q  & ( !\Reg_file_inst|registers[6][31]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & 
// ((\Reg_file_inst|registers[7][31]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][31]~q )))) # (\RA1_inst|C[0]~0_combout  & (((\RA1_inst|C[1]~1_combout )))) ) ) ) # ( !\Reg_file_inst|registers[4][31]~q  & ( 
// !\Reg_file_inst|registers[6][31]~q  & ( (!\RA1_inst|C[0]~0_combout  & ((!\RA1_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[7][31]~q ))) # (\RA1_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][31]~q )))) ) ) )

	.dataa(!\Reg_file_inst|registers[5][31]~q ),
	.datab(!\Reg_file_inst|registers[7][31]~q ),
	.datac(!\RA1_inst|C[0]~0_combout ),
	.datad(!\RA1_inst|C[1]~1_combout ),
	.datae(!\Reg_file_inst|registers[4][31]~q ),
	.dataf(!\Reg_file_inst|registers[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[31]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[31]~189 .extended_lut = "off";
defparam \Reg_file_inst|RD1[31]~189 .lut_mask = 64'h3050305F3F503F5F;
defparam \Reg_file_inst|RD1[31]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \Reg_file_inst|RD1[31]~191 (
// Equation(s):
// \Reg_file_inst|RD1[31]~191_combout  = ( \Reg_file_inst|RD1[31]~189_combout  & ( (!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[31]~188_combout  & (!\RA1_inst|C[2]~3_combout ))) # (\RA1_inst|C[3]~2_combout  & (((!\RA1_inst|C[2]~3_combout ) # 
// (\Reg_file_inst|RD1[31]~190_combout )))) ) ) # ( !\Reg_file_inst|RD1[31]~189_combout  & ( (!\RA1_inst|C[3]~2_combout  & (\Reg_file_inst|RD1[31]~188_combout  & (!\RA1_inst|C[2]~3_combout ))) # (\RA1_inst|C[3]~2_combout  & (((\RA1_inst|C[2]~3_combout  & 
// \Reg_file_inst|RD1[31]~190_combout )))) ) )

	.dataa(!\Reg_file_inst|RD1[31]~188_combout ),
	.datab(!\RA1_inst|C[3]~2_combout ),
	.datac(!\RA1_inst|C[2]~3_combout ),
	.datad(!\Reg_file_inst|RD1[31]~190_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD1[31]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[31]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[31]~191 .extended_lut = "off";
defparam \Reg_file_inst|RD1[31]~191 .lut_mask = 64'h4043404370737073;
defparam \Reg_file_inst|RD1[31]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \Reg_file_inst|RD1[31]~192 (
// Equation(s):
// \Reg_file_inst|RD1[31]~192_combout  = ( \PCPlus8_inst|Add0~109_sumout  & ( (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[31]~187_combout )) # (\Reg_file_inst|RD1[31]~191_combout )) # (\Reg_file_inst|Equal1~0_combout ) ) ) # ( 
// !\PCPlus8_inst|Add0~109_sumout  & ( (!\Reg_file_inst|Equal1~0_combout  & (((\Reg_file_inst|RD1[29]~1_combout  & \Reg_file_inst|RD1[31]~187_combout )) # (\Reg_file_inst|RD1[31]~191_combout ))) ) )

	.dataa(!\Reg_file_inst|Equal1~0_combout ),
	.datab(!\Reg_file_inst|RD1[29]~1_combout ),
	.datac(!\Reg_file_inst|RD1[31]~187_combout ),
	.datad(!\Reg_file_inst|RD1[31]~191_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD1[31]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD1[31]~192 .extended_lut = "off";
defparam \Reg_file_inst|RD1[31]~192 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \Reg_file_inst|RD1[31]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[31]~195 (
// Equation(s):
// \Reg_file_inst|RD2[31]~195_combout  = ( \Reg_file_inst|RD2[31]~194_combout  & ( \PCPlus8_inst|Add0~109_sumout  ) ) # ( !\Reg_file_inst|RD2[31]~194_combout  & ( \PCPlus8_inst|Add0~109_sumout  & ( ((\Reg_file_inst|RD2[6]~1_combout  & 
// \Reg_file_inst|RD2[31]~190_combout )) # (\Reg_file_inst|Equal2~0_combout ) ) ) ) # ( \Reg_file_inst|RD2[31]~194_combout  & ( !\PCPlus8_inst|Add0~109_sumout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) ) # ( !\Reg_file_inst|RD2[31]~194_combout  & ( 
// !\PCPlus8_inst|Add0~109_sumout  & ( (\Reg_file_inst|RD2[6]~1_combout  & (\Reg_file_inst|RD2[31]~190_combout  & !\Reg_file_inst|Equal2~0_combout )) ) ) )

	.dataa(!\Reg_file_inst|RD2[6]~1_combout ),
	.datab(!\Reg_file_inst|RD2[31]~190_combout ),
	.datac(gnd),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\Reg_file_inst|RD2[31]~194_combout ),
	.dataf(!\PCPlus8_inst|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[31]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[31]~195 .extended_lut = "off";
defparam \Reg_file_inst|RD2[31]~195 .lut_mask = 64'h1100FF0011FFFFFF;
defparam \Reg_file_inst|RD2[31]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \ALU_inst|Add1~125 (
// Equation(s):
// \ALU_inst|Add1~125_sumout  = SUM(( \Reg_file_inst|RD1[31]~192_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[31]~195_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~122  ))
// \ALU_inst|Add1~126  = CARRY(( \Reg_file_inst|RD1[31]~192_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((!\Reg_file_inst|RD2[31]~195_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// ((!\Instr[23]~input_o ) # ((!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout )))) ) + ( \ALU_inst|Add1~122  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\Instr[23]~input_o ),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datad(!\Reg_file_inst|RD1[31]~192_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[31]~195_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~125_sumout ),
	.cout(\ALU_inst|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~125 .extended_lut = "off";
defparam \ALU_inst|Add1~125 .lut_mask = 64'h000001AB000000FF;
defparam \ALU_inst|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N33
cyclonev_lcell_comb \ALU_inst|Add0~125 (
// Equation(s):
// \ALU_inst|Add0~125_sumout  = SUM(( \Reg_file_inst|RD1[31]~192_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[31]~195_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~122  ))
// \ALU_inst|Add0~126  = CARRY(( \Reg_file_inst|RD1[31]~192_combout  ) + ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (((\Reg_file_inst|RD2[31]~195_combout )))) # (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & 
// (\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & (\Instr[23]~input_o ))) ) + ( \ALU_inst|Add0~122  ))

	.dataa(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.datac(!\Instr[23]~input_o ),
	.datad(!\Reg_file_inst|RD1[31]~192_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[31]~195_combout ),
	.datag(gnd),
	.cin(\ALU_inst|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~125_sumout ),
	.cout(\ALU_inst|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~125 .extended_lut = "off";
defparam \ALU_inst|Add0~125 .lut_mask = 64'h0000FE54000000FF;
defparam \ALU_inst|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N57
cyclonev_lcell_comb \ALU_inst|Mux0~0 (
// Equation(s):
// \ALU_inst|Mux0~0_combout  = ( \ALU_inst|Add1~125_sumout  & ( \ALU_inst|Add0~125_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (!\ALUSrc_inst|C[31]~37_combout 
//  & \Reg_file_inst|RD1[31]~192_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[31]~37_combout ) # (\Reg_file_inst|RD1[31]~192_combout )))) ) ) ) # ( !\ALU_inst|Add1~125_sumout  & ( \ALU_inst|Add0~125_sumout  & 
// ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (!\ALUSrc_inst|C[31]~37_combout  & \Reg_file_inst|RD1[31]~192_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[31]~37_combout ) # 
// (\Reg_file_inst|RD1[31]~192_combout ))))) ) ) ) # ( \ALU_inst|Add1~125_sumout  & ( !\ALU_inst|Add0~125_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (!\ALUSrc_inst|C[31]~37_combout  & \Reg_file_inst|RD1[31]~192_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[31]~37_combout ) # (\Reg_file_inst|RD1[31]~192_combout ))))) ) ) ) # ( !\ALU_inst|Add1~125_sumout  & ( !\ALU_inst|Add0~125_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (!\ALUSrc_inst|C[31]~37_combout  & \Reg_file_inst|RD1[31]~192_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\ALUSrc_inst|C[31]~37_combout ) # (\Reg_file_inst|RD1[31]~192_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\ALUSrc_inst|C[31]~37_combout ),
	.datad(!\Reg_file_inst|RD1[31]~192_combout ),
	.datae(!\ALU_inst|Add1~125_sumout ),
	.dataf(!\ALU_inst|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux0~0 .extended_lut = "off";
defparam \ALU_inst|Mux0~0 .lut_mask = 64'h1051327398D9BAFB;
defparam \ALU_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \CU_Inst|comb~0 (
// Equation(s):
// \CU_Inst|comb~0_combout  = ( !\Instr[26]~input_o  & ( (\Instr[20]~input_o  & (!\Instr[21]~input_o  & !\Instr[27]~input_o )) ) )

	.dataa(!\Instr[20]~input_o ),
	.datab(!\Instr[21]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|comb~0 .extended_lut = "off";
defparam \CU_Inst|comb~0 .lut_mask = 64'h4040404000000000;
defparam \CU_Inst|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \CU_Inst|comb~1 (
// Equation(s):
// \CU_Inst|comb~1_combout  = ( \CU_Inst|inst_Condition_Check|Mux0~4_combout  & ( (\CU_Inst|comb~0_combout  & (!\Instr[24]~input_o  & (!\Instr[23]~input_o  $ (!\Instr[22]~input_o )))) ) )

	.dataa(!\Instr[23]~input_o ),
	.datab(!\CU_Inst|comb~0_combout ),
	.datac(!\Instr[22]~input_o ),
	.datad(!\Instr[24]~input_o ),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_Condition_Check|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|comb~1 .extended_lut = "off";
defparam \CU_Inst|comb~1 .lut_mask = 64'h0000000012001200;
defparam \CU_Inst|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N50
dffeas \CU_Inst|Register_Flag2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU_inst|Mux0~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU_Inst|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU_Inst|Register_Flag2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU_Inst|Register_Flag2|Q[1] .is_wysiwyg = "true";
defparam \CU_Inst|Register_Flag2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \Instr[28]~input (
	.i(Instr[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[28]~input_o ));
// synopsys translate_off
defparam \Instr[28]~input .bus_hold = "false";
defparam \Instr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N48
cyclonev_lcell_comb \ALU_inst|Equal0~5 (
// Equation(s):
// \ALU_inst|Equal0~5_combout  = ( !\ALU_inst|Mux13~0_combout  & ( !\ALU_inst|Mux16~0_combout  ) )

	.dataa(gnd),
	.datab(!\ALU_inst|Mux16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~5 .extended_lut = "off";
defparam \ALU_inst|Equal0~5 .lut_mask = 64'hCCCCCCCC00000000;
defparam \ALU_inst|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \ALU_inst|Equal0~4 (
// Equation(s):
// \ALU_inst|Equal0~4_combout  = ( !\ALU_inst|Mux24~0_combout  & ( !\ALU_inst|Mux14~0_combout  & ( (!\ALU_inst|Mux25~0_combout  & (!\ALU_inst|Mux23~0_combout  & (!\ALU_inst|Mux22~0_combout  & !\ALU_inst|Mux21~0_combout ))) ) ) )

	.dataa(!\ALU_inst|Mux25~0_combout ),
	.datab(!\ALU_inst|Mux23~0_combout ),
	.datac(!\ALU_inst|Mux22~0_combout ),
	.datad(!\ALU_inst|Mux21~0_combout ),
	.datae(!\ALU_inst|Mux24~0_combout ),
	.dataf(!\ALU_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~4 .extended_lut = "off";
defparam \ALU_inst|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \ALU_inst|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N54
cyclonev_lcell_comb \ALU_inst|Equal0~2 (
// Equation(s):
// \ALU_inst|Equal0~2_combout  = ( \ALU_inst|Equal0~4_combout  & ( !\ALU_inst|Mux6~0_combout  & ( (\ALU_inst|Equal0~5_combout  & (!\ALU_inst|Mux12~0_combout  & (!\ALU_inst|Mux4~0_combout  & !\ALU_inst|Mux11~0_combout ))) ) ) )

	.dataa(!\ALU_inst|Equal0~5_combout ),
	.datab(!\ALU_inst|Mux12~0_combout ),
	.datac(!\ALU_inst|Mux4~0_combout ),
	.datad(!\ALU_inst|Mux11~0_combout ),
	.datae(!\ALU_inst|Equal0~4_combout ),
	.dataf(!\ALU_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~2 .extended_lut = "off";
defparam \ALU_inst|Equal0~2 .lut_mask = 64'h0000400000000000;
defparam \ALU_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \ALU_inst|Equal0~0 (
// Equation(s):
// \ALU_inst|Equal0~0_combout  = ( !\ALU_inst|Mux27~0_combout  & ( !\ALU_inst|Mux29~0_combout  & ( (!\ALU_inst|Mux26~0_combout  & (!\ALU_inst|Mux31~0_combout  & (!\ALU_inst|Mux28~0_combout  & !\ALU_inst|Mux30~0_combout ))) ) ) )

	.dataa(!\ALU_inst|Mux26~0_combout ),
	.datab(!\ALU_inst|Mux31~0_combout ),
	.datac(!\ALU_inst|Mux28~0_combout ),
	.datad(!\ALU_inst|Mux30~0_combout ),
	.datae(!\ALU_inst|Mux27~0_combout ),
	.dataf(!\ALU_inst|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~0 .extended_lut = "off";
defparam \ALU_inst|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \ALU_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \ALU_inst|Equal0~1 (
// Equation(s):
// \ALU_inst|Equal0~1_combout  = ( !\ALU_inst|Mux18~0_combout  & ( !\ALU_inst|Mux20~0_combout  & ( (!\ALU_inst|Mux17~0_combout  & (!\ALU_inst|Mux15~0_combout  & (!\ALU_inst|Mux19~0_combout  & \ALU_inst|Equal0~0_combout ))) ) ) )

	.dataa(!\ALU_inst|Mux17~0_combout ),
	.datab(!\ALU_inst|Mux15~0_combout ),
	.datac(!\ALU_inst|Mux19~0_combout ),
	.datad(!\ALU_inst|Equal0~0_combout ),
	.datae(!\ALU_inst|Mux18~0_combout ),
	.dataf(!\ALU_inst|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~1 .extended_lut = "off";
defparam \ALU_inst|Equal0~1 .lut_mask = 64'h0080000000000000;
defparam \ALU_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \ALU_inst|Equal0~6 (
// Equation(s):
// \ALU_inst|Equal0~6_combout  = ( !\ALU_inst|Mux5~0_combout  & ( !\ALU_inst|Mux0~0_combout  & ( (!\ALU_inst|Mux10~0_combout  & (!\ALU_inst|Mux8~0_combout  & (!\ALU_inst|Mux9~0_combout  & !\ALU_inst|Mux7~0_combout ))) ) ) )

	.dataa(!\ALU_inst|Mux10~0_combout ),
	.datab(!\ALU_inst|Mux8~0_combout ),
	.datac(!\ALU_inst|Mux9~0_combout ),
	.datad(!\ALU_inst|Mux7~0_combout ),
	.datae(!\ALU_inst|Mux5~0_combout ),
	.dataf(!\ALU_inst|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~6 .extended_lut = "off";
defparam \ALU_inst|Equal0~6 .lut_mask = 64'h8000000000000000;
defparam \ALU_inst|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N30
cyclonev_lcell_comb \ALU_inst|Equal0~3 (
// Equation(s):
// \ALU_inst|Equal0~3_combout  = ( \ALU_inst|Equal0~6_combout  & ( !\ALU_inst|Mux2~0_combout  & ( (!\ALU_inst|Mux3~0_combout  & (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Equal0~2_combout  & \ALU_inst|Equal0~1_combout ))) ) ) )

	.dataa(!\ALU_inst|Mux3~0_combout ),
	.datab(!\ALU_inst|Mux1~0_combout ),
	.datac(!\ALU_inst|Equal0~2_combout ),
	.datad(!\ALU_inst|Equal0~1_combout ),
	.datae(!\ALU_inst|Equal0~6_combout ),
	.dataf(!\ALU_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Equal0~3 .extended_lut = "off";
defparam \ALU_inst|Equal0~3 .lut_mask = 64'h0000000800000000;
defparam \ALU_inst|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \CU_Inst|Register_Flag2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\ALU_inst|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU_Inst|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU_Inst|Register_Flag2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU_Inst|Register_Flag2|Q[0] .is_wysiwyg = "true";
defparam \CU_Inst|Register_Flag2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \ALU_inst|Mux32~0 (
// Equation(s):
// \ALU_inst|Mux32~0_combout  = ( \ALU_inst|Add0~125_sumout  & ( \ALU_inst|Add1~125_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\Reg_file_inst|RD1[31]~192_combout  & (!\ALUSrc_inst|C[31]~37_combout  $ 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) ) # ( !\ALU_inst|Add0~125_sumout  & ( \ALU_inst|Add1~125_sumout  & ( (!\ALUSrc_inst|C[31]~37_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  $ (!\Reg_file_inst|RD1[31]~192_combout )))) ) ) ) # ( \ALU_inst|Add0~125_sumout  & ( !\ALU_inst|Add1~125_sumout  & ( (\ALUSrc_inst|C[31]~37_combout  & 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  $ (\Reg_file_inst|RD1[31]~192_combout )))) ) ) ) # ( !\ALU_inst|Add0~125_sumout  & ( !\ALU_inst|Add1~125_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & (\Reg_file_inst|RD1[31]~192_combout  & (!\ALUSrc_inst|C[31]~37_combout  $ (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout )))) ) ) )

	.dataa(!\ALUSrc_inst|C[31]~37_combout ),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datad(!\Reg_file_inst|RD1[31]~192_combout ),
	.datae(!\ALU_inst|Add0~125_sumout ),
	.dataf(!\ALU_inst|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux32~0 .extended_lut = "off";
defparam \ALU_inst|Mux32~0 .lut_mask = 64'h0090401020806000;
defparam \ALU_inst|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \CU_Inst|comb~2 (
// Equation(s):
// \CU_Inst|comb~2_combout  = ( \CU_Inst|inst_Condition_Check|Mux0~4_combout  & ( (\CU_Inst|comb~0_combout  & ((!\Instr[23]~input_o  & (!\Instr[24]~input_o )) # (\Instr[23]~input_o  & ((!\Instr[22]~input_o ))))) ) )

	.dataa(!\Instr[23]~input_o ),
	.datab(!\CU_Inst|comb~0_combout ),
	.datac(!\Instr[24]~input_o ),
	.datad(!\Instr[22]~input_o ),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_Condition_Check|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|comb~2 .extended_lut = "off";
defparam \CU_Inst|comb~2 .lut_mask = 64'h0000000031203120;
defparam \CU_Inst|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N14
dffeas \CU_Inst|Register_Flag1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\ALU_inst|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU_Inst|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU_Inst|Register_Flag1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU_Inst|Register_Flag1|Q[1] .is_wysiwyg = "true";
defparam \CU_Inst|Register_Flag1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \CU_Inst|inst_Condition_Check|Mux0~3 (
// Equation(s):
// \CU_Inst|inst_Condition_Check|Mux0~3_combout  = ( \CU_Inst|Register_Flag2|Q [0] & ( \CU_Inst|Register_Flag1|Q [1] & ( !\Instr[29]~input_o  $ (!\Instr[28]~input_o ) ) ) ) # ( !\CU_Inst|Register_Flag2|Q [0] & ( \CU_Inst|Register_Flag1|Q [1] & ( 
// !\Instr[28]~input_o  $ (((!\Instr[29]~input_o  & !\CU_Inst|Register_Flag2|Q [1]))) ) ) ) # ( \CU_Inst|Register_Flag2|Q [0] & ( !\CU_Inst|Register_Flag1|Q [1] & ( !\Instr[29]~input_o  $ (!\Instr[28]~input_o ) ) ) ) # ( !\CU_Inst|Register_Flag2|Q [0] & ( 
// !\CU_Inst|Register_Flag1|Q [1] & ( !\Instr[28]~input_o  $ (((!\Instr[29]~input_o  & \CU_Inst|Register_Flag2|Q [1]))) ) ) )

	.dataa(!\Instr[29]~input_o ),
	.datab(!\CU_Inst|Register_Flag2|Q [1]),
	.datac(!\Instr[28]~input_o ),
	.datad(gnd),
	.datae(!\CU_Inst|Register_Flag2|Q [0]),
	.dataf(!\CU_Inst|Register_Flag1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Condition_Check|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Condition_Check|Mux0~3 .extended_lut = "off";
defparam \CU_Inst|inst_Condition_Check|Mux0~3 .lut_mask = 64'hD2D25A5A78785A5A;
defparam \CU_Inst|inst_Condition_Check|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \CU_Inst|inst_Condition_Check|Mux0~1 (
// Equation(s):
// \CU_Inst|inst_Condition_Check|Mux0~1_combout  = ( \CU_Inst|Register_Flag1|Q [1] & ( !\Instr[28]~input_o  $ (((!\Instr[29]~input_o  & !\CU_Inst|Register_Flag2|Q [1]))) ) ) # ( !\CU_Inst|Register_Flag1|Q [1] & ( !\Instr[28]~input_o  $ 
// (((!\CU_Inst|Register_Flag2|Q [1]) # (\Instr[29]~input_o ))) ) )

	.dataa(!\Instr[29]~input_o ),
	.datab(!\CU_Inst|Register_Flag2|Q [1]),
	.datac(!\Instr[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CU_Inst|Register_Flag1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Condition_Check|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Condition_Check|Mux0~1 .extended_lut = "off";
defparam \CU_Inst|inst_Condition_Check|Mux0~1 .lut_mask = 64'h2D2D2D2D78787878;
defparam \CU_Inst|inst_Condition_Check|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \Instr[31]~input (
	.i(Instr[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instr[31]~input_o ));
// synopsys translate_off
defparam \Instr[31]~input .bus_hold = "false";
defparam \Instr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N36
cyclonev_lcell_comb \ALU_inst|Add0~129 (
// Equation(s):
// \ALU_inst|Add0~129_sumout  = SUM(( GND ) + ( GND ) + ( \ALU_inst|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add0~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add0~129 .extended_lut = "off";
defparam \ALU_inst|Add0~129 .lut_mask = 64'h0000FFFF00000000;
defparam \ALU_inst|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \ALU_inst|Add1~129 (
// Equation(s):
// \ALU_inst|Add1~129_sumout  = SUM(( VCC ) + ( GND ) + ( \ALU_inst|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_inst|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_inst|Add1~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Add1~129 .extended_lut = "off";
defparam \ALU_inst|Add1~129 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \ALU_inst|Add1~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \ALU_inst|Mux33~0 (
// Equation(s):
// \ALU_inst|Mux33~0_combout  = ( \ALU_inst|Add0~129_sumout  & ( \ALU_inst|Add1~129_sumout  & ( !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  ) ) ) # ( !\ALU_inst|Add0~129_sumout  & ( \ALU_inst|Add1~129_sumout  & ( 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) ) ) ) # ( \ALU_inst|Add0~129_sumout  & ( !\ALU_inst|Add1~129_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & !\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datac(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datad(gnd),
	.datae(!\ALU_inst|Add0~129_sumout ),
	.dataf(!\ALU_inst|Add1~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux33~0 .extended_lut = "off";
defparam \ALU_inst|Mux33~0 .lut_mask = 64'h0000C0C03030F0F0;
defparam \ALU_inst|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N38
dffeas \CU_Inst|Register_Flag1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\ALU_inst|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU_Inst|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU_Inst|Register_Flag1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU_Inst|Register_Flag1|Q[0] .is_wysiwyg = "true";
defparam \CU_Inst|Register_Flag1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \CU_Inst|inst_Condition_Check|Mux0~2 (
// Equation(s):
// \CU_Inst|inst_Condition_Check|Mux0~2_combout  = ( \CU_Inst|Register_Flag1|Q [1] & ( \CU_Inst|Register_Flag1|Q [0] & ( !\Instr[28]~input_o  $ (((!\Instr[29]~input_o  & (\CU_Inst|Register_Flag2|Q [0])) # (\Instr[29]~input_o  & ((!\CU_Inst|Register_Flag2|Q 
// [1]))))) ) ) ) # ( !\CU_Inst|Register_Flag1|Q [1] & ( \CU_Inst|Register_Flag1|Q [0] & ( !\Instr[28]~input_o  $ (((!\Instr[29]~input_o  & (\CU_Inst|Register_Flag2|Q [0])) # (\Instr[29]~input_o  & ((\CU_Inst|Register_Flag2|Q [1]))))) ) ) ) # ( 
// \CU_Inst|Register_Flag1|Q [1] & ( !\CU_Inst|Register_Flag1|Q [0] & ( !\Instr[28]~input_o  $ (((!\Instr[29]~input_o ) # (!\CU_Inst|Register_Flag2|Q [1]))) ) ) ) # ( !\CU_Inst|Register_Flag1|Q [1] & ( !\CU_Inst|Register_Flag1|Q [0] & ( !\Instr[28]~input_o  
// $ (((!\Instr[29]~input_o ) # (\CU_Inst|Register_Flag2|Q [1]))) ) ) )

	.dataa(!\Instr[29]~input_o ),
	.datab(!\CU_Inst|Register_Flag2|Q [0]),
	.datac(!\Instr[28]~input_o ),
	.datad(!\CU_Inst|Register_Flag2|Q [1]),
	.datae(!\CU_Inst|Register_Flag1|Q [1]),
	.dataf(!\CU_Inst|Register_Flag1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Condition_Check|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Condition_Check|Mux0~2 .extended_lut = "off";
defparam \CU_Inst|inst_Condition_Check|Mux0~2 .lut_mask = 64'h5A0F0F5AD28787D2;
defparam \CU_Inst|inst_Condition_Check|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \CU_Inst|inst_Condition_Check|Mux0~0 (
// Equation(s):
// \CU_Inst|inst_Condition_Check|Mux0~0_combout  = ( \CU_Inst|Register_Flag1|Q [0] & ( !\Instr[28]~input_o  $ (((!\Instr[29]~input_o  & !\CU_Inst|Register_Flag2|Q [0]))) ) ) # ( !\CU_Inst|Register_Flag1|Q [0] & ( !\Instr[28]~input_o  $ 
// (((!\CU_Inst|Register_Flag2|Q [0]) # (\Instr[29]~input_o ))) ) )

	.dataa(!\Instr[29]~input_o ),
	.datab(!\CU_Inst|Register_Flag2|Q [0]),
	.datac(!\Instr[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CU_Inst|Register_Flag1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Condition_Check|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Condition_Check|Mux0~0 .extended_lut = "off";
defparam \CU_Inst|inst_Condition_Check|Mux0~0 .lut_mask = 64'h2D2D2D2D78787878;
defparam \CU_Inst|inst_Condition_Check|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N57
cyclonev_lcell_comb \CU_Inst|inst_Condition_Check|Mux0~4 (
// Equation(s):
// \CU_Inst|inst_Condition_Check|Mux0~4_combout  = ( \CU_Inst|inst_Condition_Check|Mux0~2_combout  & ( \CU_Inst|inst_Condition_Check|Mux0~0_combout  & ( (!\Instr[30]~input_o ) # ((!\Instr[31]~input_o  & ((\CU_Inst|inst_Condition_Check|Mux0~1_combout ))) # 
// (\Instr[31]~input_o  & (\CU_Inst|inst_Condition_Check|Mux0~3_combout ))) ) ) ) # ( !\CU_Inst|inst_Condition_Check|Mux0~2_combout  & ( \CU_Inst|inst_Condition_Check|Mux0~0_combout  & ( (!\Instr[30]~input_o  & (((!\Instr[31]~input_o )))) # 
// (\Instr[30]~input_o  & ((!\Instr[31]~input_o  & ((\CU_Inst|inst_Condition_Check|Mux0~1_combout ))) # (\Instr[31]~input_o  & (\CU_Inst|inst_Condition_Check|Mux0~3_combout )))) ) ) ) # ( \CU_Inst|inst_Condition_Check|Mux0~2_combout  & ( 
// !\CU_Inst|inst_Condition_Check|Mux0~0_combout  & ( (!\Instr[30]~input_o  & (((\Instr[31]~input_o )))) # (\Instr[30]~input_o  & ((!\Instr[31]~input_o  & ((\CU_Inst|inst_Condition_Check|Mux0~1_combout ))) # (\Instr[31]~input_o  & 
// (\CU_Inst|inst_Condition_Check|Mux0~3_combout )))) ) ) ) # ( !\CU_Inst|inst_Condition_Check|Mux0~2_combout  & ( !\CU_Inst|inst_Condition_Check|Mux0~0_combout  & ( (\Instr[30]~input_o  & ((!\Instr[31]~input_o  & 
// ((\CU_Inst|inst_Condition_Check|Mux0~1_combout ))) # (\Instr[31]~input_o  & (\CU_Inst|inst_Condition_Check|Mux0~3_combout )))) ) ) )

	.dataa(!\Instr[30]~input_o ),
	.datab(!\CU_Inst|inst_Condition_Check|Mux0~3_combout ),
	.datac(!\CU_Inst|inst_Condition_Check|Mux0~1_combout ),
	.datad(!\Instr[31]~input_o ),
	.datae(!\CU_Inst|inst_Condition_Check|Mux0~2_combout ),
	.dataf(!\CU_Inst|inst_Condition_Check|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Condition_Check|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Condition_Check|Mux0~4 .extended_lut = "off";
defparam \CU_Inst|inst_Condition_Check|Mux0~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \CU_Inst|inst_Condition_Check|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N36
cyclonev_lcell_comb \CU_Inst|PCSrc~1 (
// Equation(s):
// \CU_Inst|PCSrc~1_combout  = ( \CU_Inst|PCSrc~0_combout  & ( (\CU_Inst|inst_Condition_Check|Mux0~4_combout  & ((!\Instr[26]~input_o ) # ((\Instr[20]~input_o  & !\Instr[27]~input_o )))) ) ) # ( !\CU_Inst|PCSrc~0_combout  & ( (!\Instr[26]~input_o  & 
// (\Instr[27]~input_o  & \CU_Inst|inst_Condition_Check|Mux0~4_combout )) ) )

	.dataa(!\Instr[26]~input_o ),
	.datab(!\Instr[20]~input_o ),
	.datac(!\Instr[27]~input_o ),
	.datad(!\CU_Inst|inst_Condition_Check|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\CU_Inst|PCSrc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|PCSrc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|PCSrc~1 .extended_lut = "off";
defparam \CU_Inst|PCSrc~1 .lut_mask = 64'h000A000A00BA00BA;
defparam \CU_Inst|PCSrc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N44
dffeas \PC_Register|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU_Inst|PCSrc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[0] .is_wysiwyg = "true";
defparam \PC_Register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N30
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~2 (
// Equation(s):
// \Reg_file_inst|RD2[0]~2_combout  = ( \Reg_file_inst|registers[12][0]~q  & ( (!\RA2_inst|C[0]~0_combout  & ((!\RA2_inst|C[1]~1_combout ) # ((\Reg_file_inst|registers[14][0]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[13][0]~q ))) ) ) # ( !\Reg_file_inst|registers[12][0]~q  & ( (!\RA2_inst|C[0]~0_combout  & (\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[14][0]~q )))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[13][0]~q ))) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[13][0]~q ),
	.datad(!\Reg_file_inst|registers[14][0]~q ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|registers[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~2 .extended_lut = "off";
defparam \Reg_file_inst|RD2[0]~2 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file_inst|RD2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N51
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~0 (
// Equation(s):
// \Reg_file_inst|RD2[0]~0_combout  = ( \Reg_file_inst|registers[8][0]~q  & ( \Reg_file_inst|registers[11][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) # ((\Reg_file_inst|registers[9][0]~q )))) # (\RA2_inst|C[1]~1_combout  & 
// (((\Reg_file_inst|registers[10][0]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( !\Reg_file_inst|registers[8][0]~q  & ( \Reg_file_inst|registers[11][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][0]~q 
// )))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[10][0]~q )) # (\RA2_inst|C[0]~0_combout ))) ) ) ) # ( \Reg_file_inst|registers[8][0]~q  & ( !\Reg_file_inst|registers[11][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout ) 
// # ((\Reg_file_inst|registers[9][0]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][0]~q ))) ) ) ) # ( !\Reg_file_inst|registers[8][0]~q  & ( !\Reg_file_inst|registers[11][0]~q  & ( 
// (!\RA2_inst|C[1]~1_combout  & (\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[9][0]~q )))) # (\RA2_inst|C[1]~1_combout  & (!\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[10][0]~q ))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\RA2_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|registers[10][0]~q ),
	.datad(!\Reg_file_inst|registers[9][0]~q ),
	.datae(!\Reg_file_inst|registers[8][0]~q ),
	.dataf(!\Reg_file_inst|registers[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~0 .extended_lut = "off";
defparam \Reg_file_inst|RD2[0]~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \Reg_file_inst|RD2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~196 (
// Equation(s):
// \Reg_file_inst|RD2[0]~196_combout  = ( \Reg_file_inst|RD2[0]~2_combout  & ( \Reg_file_inst|RD2[0]~0_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout )) # (\Reg_file_inst|Equal2~0_combout  & ((\PC_Register|Q [0]))) ) ) ) # ( 
// !\Reg_file_inst|RD2[0]~2_combout  & ( \Reg_file_inst|RD2[0]~0_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (!\RA2_inst|C[2]~2_combout  & (\RA2_inst|C[3]~3_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [0])))) ) ) ) # ( 
// \Reg_file_inst|RD2[0]~2_combout  & ( !\Reg_file_inst|RD2[0]~0_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[2]~2_combout  & (\RA2_inst|C[3]~3_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [0])))) ) ) ) # ( 
// !\Reg_file_inst|RD2[0]~2_combout  & ( !\Reg_file_inst|RD2[0]~0_combout  & ( (\Reg_file_inst|Equal2~0_combout  & \PC_Register|Q [0]) ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\RA2_inst|C[2]~2_combout ),
	.datac(!\RA2_inst|C[3]~3_combout ),
	.datad(!\PC_Register|Q [0]),
	.datae(!\Reg_file_inst|RD2[0]~2_combout ),
	.dataf(!\Reg_file_inst|RD2[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~196 .extended_lut = "off";
defparam \Reg_file_inst|RD2[0]~196 .lut_mask = 64'h00550257085D0A5F;
defparam \Reg_file_inst|RD2[0]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \ALUSrc_inst|C[0]~0 (
// Equation(s):
// \ALUSrc_inst|C[0]~0_combout  = ( !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( \Reg_file_inst|RD2[0]~196_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ) # (\Instr[0]~input_o ) ) ) ) # ( 
// !\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout  & ( !\Reg_file_inst|RD2[0]~196_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & ((\Reg_file_inst|RD2[0]~5_combout ))) # 
// (\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout  & (\Instr[0]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|decoder_inst|main_decoder_inst|Mux0~0_combout ),
	.datac(!\Instr[0]~input_o ),
	.datad(!\Reg_file_inst|RD2[0]~5_combout ),
	.datae(!\CU_Inst|decoder_inst|main_decoder_inst|Decoder0~0_combout ),
	.dataf(!\Reg_file_inst|RD2[0]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_inst|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_inst|C[0]~0 .extended_lut = "off";
defparam \ALUSrc_inst|C[0]~0 .lut_mask = 64'h03CF0000CFCF0000;
defparam \ALUSrc_inst|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N24
cyclonev_lcell_comb \ALU_inst|Mux31~0 (
// Equation(s):
// \ALU_inst|Mux31~0_combout  = ( \ALU_inst|Add1~1_sumout  & ( \ALU_inst|Add0~1_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[0]~0_combout  & 
// \Reg_file_inst|RD1[0]~6_combout )) # (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[0]~6_combout ) # (\ALUSrc_inst|C[0]~0_combout )))) ) ) ) # ( !\ALU_inst|Add1~1_sumout  & ( \ALU_inst|Add0~1_sumout  & ( 
// (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # ((\ALUSrc_inst|C[0]~0_combout  & \Reg_file_inst|RD1[0]~6_combout )))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((\Reg_file_inst|RD1[0]~6_combout ) # (\ALUSrc_inst|C[0]~0_combout )))) ) ) ) # ( \ALU_inst|Add1~1_sumout  & ( 
// !\ALU_inst|Add0~1_sumout  & ( (!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[0]~0_combout  & (\Reg_file_inst|RD1[0]~6_combout  & \CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ))) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ) # (\Reg_file_inst|RD1[0]~6_combout )) # (\ALUSrc_inst|C[0]~0_combout ))) ) ) ) # ( !\ALU_inst|Add1~1_sumout  & ( 
// !\ALU_inst|Add0~1_sumout  & ( (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout  & ((!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & (\ALUSrc_inst|C[0]~0_combout  & \Reg_file_inst|RD1[0]~6_combout )) # 
// (\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout  & ((\Reg_file_inst|RD1[0]~6_combout ) # (\ALUSrc_inst|C[0]~0_combout ))))) ) ) )

	.dataa(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~1_combout ),
	.datab(!\ALUSrc_inst|C[0]~0_combout ),
	.datac(!\Reg_file_inst|RD1[0]~6_combout ),
	.datad(!\CU_Inst|decoder_inst|alu_decoder_inst|ALUControl~0_combout ),
	.datae(!\ALU_inst|Add1~1_sumout ),
	.dataf(!\ALU_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|Mux31~0 .extended_lut = "off";
defparam \ALU_inst|Mux31~0 .lut_mask = 64'h00175517AA17FF17;
defparam \ALU_inst|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \MemToReg_inst|C[0]~0 (
// Equation(s):
// \MemToReg_inst|C[0]~0_combout  = ( \ALU_inst|Mux31~0_combout  & ( (!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) # (\ReadData[0]~input_o ) ) ) # ( !\ALU_inst|Mux31~0_combout  & ( (\ReadData[0]~input_o  & 
// \CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ) ) )

	.dataa(!\ReadData[0]~input_o ),
	.datab(gnd),
	.datac(!\CU_Inst|decoder_inst|main_decoder_inst|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_inst|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg_inst|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg_inst|C[0]~0 .extended_lut = "off";
defparam \MemToReg_inst|C[0]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \MemToReg_inst|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N32
dffeas \Reg_file_inst|registers[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg_inst|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file_inst|registers[5][6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file_inst|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file_inst|registers[5][0] .is_wysiwyg = "true";
defparam \Reg_file_inst|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~3 (
// Equation(s):
// \Reg_file_inst|RD2[0]~3_combout  = ( \Reg_file_inst|registers[7][0]~q  & ( \Reg_file_inst|registers[4][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][0]~q ))) # (\RA2_inst|C[1]~1_combout  & 
// (((\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[6][0]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][0]~q  & ( \Reg_file_inst|registers[4][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & (((!\RA2_inst|C[0]~0_combout )) # (\Reg_file_inst|registers[5][0]~q 
// ))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][0]~q  & !\RA2_inst|C[0]~0_combout )))) ) ) ) # ( \Reg_file_inst|registers[7][0]~q  & ( !\Reg_file_inst|registers[4][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[5][0]~q 
//  & ((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (((\RA2_inst|C[0]~0_combout ) # (\Reg_file_inst|registers[6][0]~q )))) ) ) ) # ( !\Reg_file_inst|registers[7][0]~q  & ( !\Reg_file_inst|registers[4][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & 
// (\Reg_file_inst|registers[5][0]~q  & ((\RA2_inst|C[0]~0_combout )))) # (\RA2_inst|C[1]~1_combout  & (((\Reg_file_inst|registers[6][0]~q  & !\RA2_inst|C[0]~0_combout )))) ) ) )

	.dataa(!\RA2_inst|C[1]~1_combout ),
	.datab(!\Reg_file_inst|registers[5][0]~q ),
	.datac(!\Reg_file_inst|registers[6][0]~q ),
	.datad(!\RA2_inst|C[0]~0_combout ),
	.datae(!\Reg_file_inst|registers[7][0]~q ),
	.dataf(!\Reg_file_inst|registers[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~3 .extended_lut = "off";
defparam \Reg_file_inst|RD2[0]~3 .lut_mask = 64'h05220577AF22AF77;
defparam \Reg_file_inst|RD2[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~4 (
// Equation(s):
// \Reg_file_inst|RD2[0]~4_combout  = ( \Reg_file_inst|registers[2][0]~q  & ( \Reg_file_inst|registers[3][0]~q  & ( ((!\RA2_inst|C[0]~0_combout  & ((\Reg_file_inst|registers[0][0]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][0]~q ))) # 
// (\RA2_inst|C[1]~1_combout ) ) ) ) # ( !\Reg_file_inst|registers[2][0]~q  & ( \Reg_file_inst|registers[3][0]~q  & ( (!\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & ((\Reg_file_inst|registers[0][0]~q )))) # (\RA2_inst|C[0]~0_combout  & 
// (((\Reg_file_inst|registers[1][0]~q )) # (\RA2_inst|C[1]~1_combout ))) ) ) ) # ( \Reg_file_inst|registers[2][0]~q  & ( !\Reg_file_inst|registers[3][0]~q  & ( (!\RA2_inst|C[0]~0_combout  & (((\Reg_file_inst|registers[0][0]~q )) # (\RA2_inst|C[1]~1_combout 
// ))) # (\RA2_inst|C[0]~0_combout  & (!\RA2_inst|C[1]~1_combout  & (\Reg_file_inst|registers[1][0]~q ))) ) ) ) # ( !\Reg_file_inst|registers[2][0]~q  & ( !\Reg_file_inst|registers[3][0]~q  & ( (!\RA2_inst|C[1]~1_combout  & ((!\RA2_inst|C[0]~0_combout  & 
// ((\Reg_file_inst|registers[0][0]~q ))) # (\RA2_inst|C[0]~0_combout  & (\Reg_file_inst|registers[1][0]~q )))) ) ) )

	.dataa(!\RA2_inst|C[0]~0_combout ),
	.datab(!\RA2_inst|C[1]~1_combout ),
	.datac(!\Reg_file_inst|registers[1][0]~q ),
	.datad(!\Reg_file_inst|registers[0][0]~q ),
	.datae(!\Reg_file_inst|registers[2][0]~q ),
	.dataf(!\Reg_file_inst|registers[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~4 .extended_lut = "off";
defparam \Reg_file_inst|RD2[0]~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \Reg_file_inst|RD2[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~5 (
// Equation(s):
// \Reg_file_inst|RD2[0]~5_combout  = ( \Reg_file_inst|RD2[0]~3_combout  & ( \Reg_file_inst|RD2[0]~4_combout  & ( !\RA2_inst|C[3]~3_combout  ) ) ) # ( !\Reg_file_inst|RD2[0]~3_combout  & ( \Reg_file_inst|RD2[0]~4_combout  & ( (!\RA2_inst|C[2]~2_combout  & 
// !\RA2_inst|C[3]~3_combout ) ) ) ) # ( \Reg_file_inst|RD2[0]~3_combout  & ( !\Reg_file_inst|RD2[0]~4_combout  & ( (\RA2_inst|C[2]~2_combout  & !\RA2_inst|C[3]~3_combout ) ) ) )

	.dataa(!\RA2_inst|C[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RA2_inst|C[3]~3_combout ),
	.datae(!\Reg_file_inst|RD2[0]~3_combout ),
	.dataf(!\Reg_file_inst|RD2[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~5 .extended_lut = "off";
defparam \Reg_file_inst|RD2[0]~5 .lut_mask = 64'h00005500AA00FF00;
defparam \Reg_file_inst|RD2[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[0]~235 (
// Equation(s):
// \Reg_file_inst|RD2[0]~235_combout  = ( !\RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[0]~0_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [0]))))) # 
// (\Reg_file_inst|RD2[0]~5_combout ) ) ) # ( \RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & (\Reg_file_inst|RD2[0]~2_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [0]))))) # 
// (\Reg_file_inst|RD2[0]~5_combout ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\Reg_file_inst|RD2[0]~5_combout ),
	.datac(!\Reg_file_inst|RD2[0]~2_combout ),
	.datad(!\PC_Register|Q [0]),
	.datae(!\RA2_inst|C[2]~2_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(!\Reg_file_inst|RD2[0]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[0]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[0]~235 .extended_lut = "on";
defparam \Reg_file_inst|RD2[0]~235 .lut_mask = 64'h3737373733FF33FF;
defparam \Reg_file_inst|RD2[0]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[1]~231 (
// Equation(s):
// \Reg_file_inst|RD2[1]~231_combout  = ( !\RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[1]~6_combout  & \RA2_inst|C[3]~3_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (\PC_Register|Q [1]))) # 
// (\Reg_file_inst|RD2[1]~10_combout ) ) ) # ( \RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[1]~7_combout  & \RA2_inst|C[3]~3_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (\PC_Register|Q [1]))) # 
// (\Reg_file_inst|RD2[1]~10_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[1]~10_combout ),
	.datab(!\PC_Register|Q [1]),
	.datac(!\Reg_file_inst|RD2[1]~7_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(!\RA2_inst|C[2]~2_combout ),
	.dataf(!\RA2_inst|C[3]~3_combout ),
	.datag(!\Reg_file_inst|RD2[1]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[1]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[1]~231 .extended_lut = "on";
defparam \Reg_file_inst|RD2[1]~231 .lut_mask = 64'h557755775F775F77;
defparam \Reg_file_inst|RD2[1]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[2]~227 (
// Equation(s):
// \Reg_file_inst|RD2[2]~227_combout  = ( !\RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[2]~11_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [2]))))) # 
// (\Reg_file_inst|RD2[2]~15_combout ) ) ) # ( \RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (\RA2_inst|C[3]~3_combout  & ((\Reg_file_inst|RD2[2]~12_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (((\PC_Register|Q [2]))))) # 
// (\Reg_file_inst|RD2[2]~15_combout ) ) )

	.dataa(!\RA2_inst|C[3]~3_combout ),
	.datab(!\PC_Register|Q [2]),
	.datac(!\Reg_file_inst|RD2[2]~12_combout ),
	.datad(!\Reg_file_inst|RD2[2]~15_combout ),
	.datae(!\RA2_inst|C[2]~2_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(!\Reg_file_inst|RD2[2]~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[2]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[2]~227 .extended_lut = "on";
defparam \Reg_file_inst|RD2[2]~227 .lut_mask = 64'h05FF05FF33FF33FF;
defparam \Reg_file_inst|RD2[2]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[3]~223 (
// Equation(s):
// \Reg_file_inst|RD2[3]~223_combout  = ( !\RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[3]~16_combout  & \RA2_inst|C[3]~3_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (!\PC_Register|Q [3]))) # 
// (\Reg_file_inst|RD2[3]~20_combout ) ) ) # ( \RA2_inst|C[2]~2_combout  & ( ((!\Reg_file_inst|Equal2~0_combout  & (((\Reg_file_inst|RD2[3]~17_combout  & \RA2_inst|C[3]~3_combout )))) # (\Reg_file_inst|Equal2~0_combout  & (!\PC_Register|Q [3]))) # 
// (\Reg_file_inst|RD2[3]~20_combout ) ) )

	.dataa(!\PC_Register|Q [3]),
	.datab(!\Reg_file_inst|RD2[3]~20_combout ),
	.datac(!\Reg_file_inst|RD2[3]~17_combout ),
	.datad(!\RA2_inst|C[3]~3_combout ),
	.datae(!\RA2_inst|C[2]~2_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(!\Reg_file_inst|RD2[3]~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[3]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[3]~223 .extended_lut = "on";
defparam \Reg_file_inst|RD2[3]~223 .lut_mask = 64'h333F333FBBBBBBBB;
defparam \Reg_file_inst|RD2[3]~223 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[4]~27 (
// Equation(s):
// \Reg_file_inst|RD2[4]~27_combout  = ( \Reg_file_inst|RD2[4]~23_combout  ) # ( !\Reg_file_inst|RD2[4]~23_combout  & ( ((\Reg_file_inst|Equal2~0_combout  & \PCPlus8_inst|Add0~1_sumout )) # (\Reg_file_inst|RD2[4]~26_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[4]~26_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\PCPlus8_inst|Add0~1_sumout ),
	.datae(!\Reg_file_inst|RD2[4]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[4]~27 .extended_lut = "off";
defparam \Reg_file_inst|RD2[4]~27 .lut_mask = 64'h555FFFFF555FFFFF;
defparam \Reg_file_inst|RD2[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N42
cyclonev_lcell_comb \Reg_file_inst|RD2[5]~35 (
// Equation(s):
// \Reg_file_inst|RD2[5]~35_combout  = (((\PCPlus8_inst|Add0~5_sumout  & \Reg_file_inst|Equal2~0_combout )) # (\Reg_file_inst|RD2[5]~30_combout )) # (\Reg_file_inst|RD2[5]~34_combout )

	.dataa(!\PCPlus8_inst|Add0~5_sumout ),
	.datab(!\Reg_file_inst|RD2[5]~34_combout ),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Reg_file_inst|RD2[5]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[5]~35 .extended_lut = "off";
defparam \Reg_file_inst|RD2[5]~35 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \Reg_file_inst|RD2[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N3
cyclonev_lcell_comb \Reg_file_inst|RD2[6]~42 (
// Equation(s):
// \Reg_file_inst|RD2[6]~42_combout  = ( \Reg_file_inst|RD2[6]~37_combout  ) # ( !\Reg_file_inst|RD2[6]~37_combout  & ( ((\PCPlus8_inst|Add0~9_sumout  & \Reg_file_inst|Equal2~0_combout )) # (\Reg_file_inst|RD2[6]~41_combout ) ) )

	.dataa(!\PCPlus8_inst|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(!\Reg_file_inst|RD2[6]~41_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[6]~42 .extended_lut = "off";
defparam \Reg_file_inst|RD2[6]~42 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \Reg_file_inst|RD2[6]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[7]~49 (
// Equation(s):
// \Reg_file_inst|RD2[7]~49_combout  = ( \Reg_file_inst|RD2[7]~48_combout  ) # ( !\Reg_file_inst|RD2[7]~48_combout  & ( ((\Reg_file_inst|Equal2~0_combout  & \PCPlus8_inst|Add0~13_sumout )) # (\Reg_file_inst|RD2[7]~44_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[7]~44_combout ),
	.datad(!\PCPlus8_inst|Add0~13_sumout ),
	.datae(!\Reg_file_inst|RD2[7]~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[7]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[7]~49 .extended_lut = "off";
defparam \Reg_file_inst|RD2[7]~49 .lut_mask = 64'h0F3FFFFF0F3FFFFF;
defparam \Reg_file_inst|RD2[7]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \Reg_file_inst|RD2[8]~54 (
// Equation(s):
// \Reg_file_inst|RD2[8]~54_combout  = ( \Reg_file_inst|Equal2~0_combout  & ( ((\PCPlus8_inst|Add0~17_sumout ) # (\Reg_file_inst|RD2[8]~219_combout )) # (\Reg_file_inst|RD2[8]~53_combout ) ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( 
// (\Reg_file_inst|RD2[8]~219_combout ) # (\Reg_file_inst|RD2[8]~53_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[8]~53_combout ),
	.datab(!\Reg_file_inst|RD2[8]~219_combout ),
	.datac(!\PCPlus8_inst|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[8]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[8]~54 .extended_lut = "off";
defparam \Reg_file_inst|RD2[8]~54 .lut_mask = 64'h777777777F7F7F7F;
defparam \Reg_file_inst|RD2[8]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[9]~59 (
// Equation(s):
// \Reg_file_inst|RD2[9]~59_combout  = ( \Reg_file_inst|Equal2~0_combout  & ( ((\Reg_file_inst|RD2[9]~215_combout ) # (\PCPlus8_inst|Add0~21_sumout )) # (\Reg_file_inst|RD2[9]~58_combout ) ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( 
// (\Reg_file_inst|RD2[9]~215_combout ) # (\Reg_file_inst|RD2[9]~58_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[9]~58_combout ),
	.datab(!\PCPlus8_inst|Add0~21_sumout ),
	.datac(!\Reg_file_inst|RD2[9]~215_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[9]~59 .extended_lut = "off";
defparam \Reg_file_inst|RD2[9]~59 .lut_mask = 64'h5F5F5F5F7F7F7F7F;
defparam \Reg_file_inst|RD2[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[10]~66 (
// Equation(s):
// \Reg_file_inst|RD2[10]~66_combout  = ( \PCPlus8_inst|Add0~25_sumout  & ( ((\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[10]~62_combout )) # (\Reg_file_inst|RD2[10]~65_combout ) ) ) # ( !\PCPlus8_inst|Add0~25_sumout  & ( 
// ((\Reg_file_inst|RD2[10]~62_combout  & !\Reg_file_inst|Equal2~0_combout )) # (\Reg_file_inst|RD2[10]~65_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[10]~65_combout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[10]~62_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[10]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[10]~66 .extended_lut = "off";
defparam \Reg_file_inst|RD2[10]~66 .lut_mask = 64'h5F555F555FFF5FFF;
defparam \Reg_file_inst|RD2[10]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[11]~73 (
// Equation(s):
// \Reg_file_inst|RD2[11]~73_combout  = ( \Reg_file_inst|RD2[11]~72_combout  ) # ( !\Reg_file_inst|RD2[11]~72_combout  & ( (!\Reg_file_inst|Equal2~0_combout  & (\Reg_file_inst|RD2[11]~69_combout )) # (\Reg_file_inst|Equal2~0_combout  & 
// ((\PCPlus8_inst|Add0~29_sumout ))) ) )

	.dataa(!\Reg_file_inst|RD2[11]~69_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\PCPlus8_inst|Add0~29_sumout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[11]~72_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[11]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[11]~73 .extended_lut = "off";
defparam \Reg_file_inst|RD2[11]~73 .lut_mask = 64'h4747FFFF4747FFFF;
defparam \Reg_file_inst|RD2[11]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \Reg_file_inst|RD2[12]~80 (
// Equation(s):
// \Reg_file_inst|RD2[12]~80_combout  = ( \Reg_file_inst|RD2[12]~75_combout  & ( \Reg_file_inst|Equal2~0_combout  ) ) # ( !\Reg_file_inst|RD2[12]~75_combout  & ( \Reg_file_inst|Equal2~0_combout  & ( (\PCPlus8_inst|Add0~33_sumout ) # 
// (\Reg_file_inst|RD2[12]~79_combout ) ) ) ) # ( \Reg_file_inst|RD2[12]~75_combout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) # ( !\Reg_file_inst|RD2[12]~75_combout  & ( !\Reg_file_inst|Equal2~0_combout  & ( \Reg_file_inst|RD2[12]~79_combout  ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|RD2[12]~79_combout ),
	.datac(!\PCPlus8_inst|Add0~33_sumout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[12]~75_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[12]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[12]~80 .extended_lut = "off";
defparam \Reg_file_inst|RD2[12]~80 .lut_mask = 64'h3333FFFF3F3FFFFF;
defparam \Reg_file_inst|RD2[12]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \Reg_file_inst|RD2[13]~87 (
// Equation(s):
// \Reg_file_inst|RD2[13]~87_combout  = ( \Reg_file_inst|RD2[13]~86_combout  & ( \Reg_file_inst|Equal2~0_combout  ) ) # ( !\Reg_file_inst|RD2[13]~86_combout  & ( \Reg_file_inst|Equal2~0_combout  & ( (\PCPlus8_inst|Add0~37_sumout ) # 
// (\Reg_file_inst|RD2[13]~82_combout ) ) ) ) # ( \Reg_file_inst|RD2[13]~86_combout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) # ( !\Reg_file_inst|RD2[13]~86_combout  & ( !\Reg_file_inst|Equal2~0_combout  & ( \Reg_file_inst|RD2[13]~82_combout  ) ) )

	.dataa(!\Reg_file_inst|RD2[13]~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus8_inst|Add0~37_sumout ),
	.datae(!\Reg_file_inst|RD2[13]~86_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[13]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[13]~87 .extended_lut = "off";
defparam \Reg_file_inst|RD2[13]~87 .lut_mask = 64'h5555FFFF55FFFFFF;
defparam \Reg_file_inst|RD2[13]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \Reg_file_inst|RD2[14]~94 (
// Equation(s):
// \Reg_file_inst|RD2[14]~94_combout  = ( \Reg_file_inst|RD2[14]~93_combout  & ( \Reg_file_inst|Equal2~0_combout  ) ) # ( !\Reg_file_inst|RD2[14]~93_combout  & ( \Reg_file_inst|Equal2~0_combout  & ( (\Reg_file_inst|RD2[14]~89_combout ) # 
// (\PCPlus8_inst|Add0~41_sumout ) ) ) ) # ( \Reg_file_inst|RD2[14]~93_combout  & ( !\Reg_file_inst|Equal2~0_combout  ) ) # ( !\Reg_file_inst|RD2[14]~93_combout  & ( !\Reg_file_inst|Equal2~0_combout  & ( \Reg_file_inst|RD2[14]~89_combout  ) ) )

	.dataa(gnd),
	.datab(!\PCPlus8_inst|Add0~41_sumout ),
	.datac(!\Reg_file_inst|RD2[14]~89_combout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[14]~93_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[14]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[14]~94 .extended_lut = "off";
defparam \Reg_file_inst|RD2[14]~94 .lut_mask = 64'h0F0FFFFF3F3FFFFF;
defparam \Reg_file_inst|RD2[14]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[15]~100 (
// Equation(s):
// \Reg_file_inst|RD2[15]~100_combout  = ( \Reg_file_inst|Equal2~0_combout  & ( \PCPlus8_inst|Add0~45_sumout  ) ) # ( !\Reg_file_inst|Equal2~0_combout  & ( \Reg_file_inst|RD2[15]~99_combout  ) )

	.dataa(!\Reg_file_inst|RD2[15]~99_combout ),
	.datab(gnd),
	.datac(!\PCPlus8_inst|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[15]~100 .extended_lut = "off";
defparam \Reg_file_inst|RD2[15]~100 .lut_mask = 64'h555555550F0F0F0F;
defparam \Reg_file_inst|RD2[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \Reg_file_inst|RD2[16]~106 (
// Equation(s):
// \Reg_file_inst|RD2[16]~106_combout  = ( \Reg_file_inst|RD2[16]~105_combout  & ( (!\Reg_file_inst|Equal2~0_combout ) # (\PCPlus8_inst|Add0~49_sumout ) ) ) # ( !\Reg_file_inst|RD2[16]~105_combout  & ( (\PCPlus8_inst|Add0~49_sumout  & 
// \Reg_file_inst|Equal2~0_combout ) ) )

	.dataa(!\PCPlus8_inst|Add0~49_sumout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[16]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[16]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[16]~106 .extended_lut = "off";
defparam \Reg_file_inst|RD2[16]~106 .lut_mask = 64'h05050505F5F5F5F5;
defparam \Reg_file_inst|RD2[16]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[17]~112 (
// Equation(s):
// \Reg_file_inst|RD2[17]~112_combout  = (!\Reg_file_inst|Equal2~0_combout  & ((\Reg_file_inst|RD2[17]~111_combout ))) # (\Reg_file_inst|Equal2~0_combout  & (\PCPlus8_inst|Add0~53_sumout ))

	.dataa(!\PCPlus8_inst|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[17]~111_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[17]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[17]~112 .extended_lut = "off";
defparam \Reg_file_inst|RD2[17]~112 .lut_mask = 64'h0F550F550F550F55;
defparam \Reg_file_inst|RD2[17]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \Reg_file_inst|RD2[18]~118 (
// Equation(s):
// \Reg_file_inst|RD2[18]~118_combout  = ( \PCPlus8_inst|Add0~57_sumout  & ( (\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[18]~117_combout ) ) ) # ( !\PCPlus8_inst|Add0~57_sumout  & ( (\Reg_file_inst|RD2[18]~117_combout  & 
// !\Reg_file_inst|Equal2~0_combout ) ) )

	.dataa(!\Reg_file_inst|RD2[18]~117_combout ),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[18]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[18]~118 .extended_lut = "off";
defparam \Reg_file_inst|RD2[18]~118 .lut_mask = 64'h4444444477777777;
defparam \Reg_file_inst|RD2[18]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \Reg_file_inst|RD2[19]~124 (
// Equation(s):
// \Reg_file_inst|RD2[19]~124_combout  = ( \PCPlus8_inst|Add0~61_sumout  & ( (\Reg_file_inst|RD2[19]~123_combout ) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( !\PCPlus8_inst|Add0~61_sumout  & ( (!\Reg_file_inst|Equal2~0_combout  & 
// \Reg_file_inst|RD2[19]~123_combout ) ) )

	.dataa(!\Reg_file_inst|Equal2~0_combout ),
	.datab(!\Reg_file_inst|RD2[19]~123_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[19]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[19]~124 .extended_lut = "off";
defparam \Reg_file_inst|RD2[19]~124 .lut_mask = 64'h2222222277777777;
defparam \Reg_file_inst|RD2[19]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N12
cyclonev_lcell_comb \Reg_file_inst|RD2[20]~130 (
// Equation(s):
// \Reg_file_inst|RD2[20]~130_combout  = ( \Reg_file_inst|RD2[20]~129_combout  & ( \Reg_file_inst|Equal2~0_combout  & ( \PCPlus8_inst|Add0~65_sumout  ) ) ) # ( !\Reg_file_inst|RD2[20]~129_combout  & ( \Reg_file_inst|Equal2~0_combout  & ( 
// \PCPlus8_inst|Add0~65_sumout  ) ) ) # ( \Reg_file_inst|RD2[20]~129_combout  & ( !\Reg_file_inst|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus8_inst|Add0~65_sumout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[20]~129_combout ),
	.dataf(!\Reg_file_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[20]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[20]~130 .extended_lut = "off";
defparam \Reg_file_inst|RD2[20]~130 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Reg_file_inst|RD2[20]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \Reg_file_inst|RD2[21]~136 (
// Equation(s):
// \Reg_file_inst|RD2[21]~136_combout  = ( \Reg_file_inst|RD2[21]~135_combout  & ( (!\Reg_file_inst|Equal2~0_combout ) # (\PCPlus8_inst|Add0~69_sumout ) ) ) # ( !\Reg_file_inst|RD2[21]~135_combout  & ( (\PCPlus8_inst|Add0~69_sumout  & 
// \Reg_file_inst|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus8_inst|Add0~69_sumout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\Reg_file_inst|RD2[21]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[21]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[21]~136 .extended_lut = "off";
defparam \Reg_file_inst|RD2[21]~136 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Reg_file_inst|RD2[21]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \Reg_file_inst|RD2[22]~142 (
// Equation(s):
// \Reg_file_inst|RD2[22]~142_combout  = ( \PCPlus8_inst|Add0~73_sumout  & ( (\Reg_file_inst|RD2[22]~141_combout ) # (\Reg_file_inst|Equal2~0_combout ) ) ) # ( !\PCPlus8_inst|Add0~73_sumout  & ( (!\Reg_file_inst|Equal2~0_combout  & 
// \Reg_file_inst|RD2[22]~141_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\Reg_file_inst|RD2[22]~141_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[22]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[22]~142 .extended_lut = "off";
defparam \Reg_file_inst|RD2[22]~142 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Reg_file_inst|RD2[22]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N45
cyclonev_lcell_comb \Reg_file_inst|RD2[23]~148 (
// Equation(s):
// \Reg_file_inst|RD2[23]~148_combout  = ( \Reg_file_inst|RD2[23]~147_combout  & ( (!\Reg_file_inst|Equal2~0_combout ) # (\PCPlus8_inst|Add0~77_sumout ) ) ) # ( !\Reg_file_inst|RD2[23]~147_combout  & ( (\Reg_file_inst|Equal2~0_combout  & 
// \PCPlus8_inst|Add0~77_sumout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file_inst|Equal2~0_combout ),
	.datac(!\PCPlus8_inst|Add0~77_sumout ),
	.datad(gnd),
	.datae(!\Reg_file_inst|RD2[23]~147_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[23]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[23]~148 .extended_lut = "off";
defparam \Reg_file_inst|RD2[23]~148 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \Reg_file_inst|RD2[23]~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \Reg_file_inst|RD2[24]~154 (
// Equation(s):
// \Reg_file_inst|RD2[24]~154_combout  = ( \PCPlus8_inst|Add0~81_sumout  & ( (\Reg_file_inst|Equal2~0_combout ) # (\Reg_file_inst|RD2[24]~153_combout ) ) ) # ( !\PCPlus8_inst|Add0~81_sumout  & ( (\Reg_file_inst|RD2[24]~153_combout  & 
// !\Reg_file_inst|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file_inst|RD2[24]~153_combout ),
	.datad(!\Reg_file_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8_inst|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file_inst|RD2[24]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file_inst|RD2[24]~154 .extended_lut = "off";
defparam \Reg_file_inst|RD2[24]~154 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Reg_file_inst|RD2[24]~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N51
cyclonev_lcell_comb \CU_Inst|MemWrite (
// Equation(s):
// \CU_Inst|MemWrite~combout  = ( \Instr[26]~input_o  & ( (\CU_Inst|inst_Condition_Check|Mux0~4_combout  & (!\Instr[20]~input_o  & !\Instr[27]~input_o )) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_Condition_Check|Mux0~4_combout ),
	.datac(!\Instr[20]~input_o ),
	.datad(!\Instr[27]~input_o ),
	.datae(gnd),
	.dataf(!\Instr[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|MemWrite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|MemWrite .extended_lut = "off";
defparam \CU_Inst|MemWrite .lut_mask = 64'h0000000030003000;
defparam \CU_Inst|MemWrite .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y61_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
