module ha(s,cy,a,b);
	input a,b;
	output s,cy;
	assign {cy,s}=a+b;
endmodule

module fa(s,cy,a,b,c);
	input a,b,c;
	output s,cy;
	wire s1,c1,c2;
	ha ha1(s1,c1,a,b);
	ha ha2(s,c2,s1,c);
	or(cy,c1,c2);
endmodule

module add4bit(s,cout,a,b,cin);
	input [3:0]a,b;
	input cin;
	output [3:0]s;
	output cout;
	wire c1,c2,c3;
	fa fa1(s[0],c1,a[0],b[0],cin);
	fa fa2(s[1],c2,a[1],b[1],c1);
	fa fa3(s[2],c3,a[2],b[2],c2);
   fa fa4(s[3],cout,a[3],b[3],c3);
endmodule
