Attempting use HTML Generation resources in c:\Xilinx.
Attempting use HTML Generation resources in C:\EDK.
HTML Generation Resources from C:\EDK\data\xdsgen\xsl.
Creating image directory C:\CMC\AP1100_design\baseline-ap1100_CMC\report\imgs
Creating datasheet work area in
[C:\CMC\AP1100_design\baseline-ap1100_CMC\report\.dswkshop].
Main working datasheet is MdtXdsGen_HTMLDatasheet.xsl
The output filename C:\CMC\AP1100_design\baseline-ap1100_CMC\report\system.html
Reading XMP file C:\CMC\AP1100_design\baseline-ap1100_CMC\system.xmp
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_01_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_uart16550_v1_00_d/data/opb_uart16550_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...

Overriding IP level properties ...
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline-ap1100_CMC\pcores\modified_plb_ddr_controller_v1_0
0_c\data\modified_plb_ddr_controller_v2_1_0.mpd:50 - tool overriding c_family
value virtex2 to virtex2p
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd:
33 - tool overriding c_family value virtex2 to virtex2p
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp100
Address Map for Processor ppc405_i
  (0b0000000000-0b0011111111) plb_bus	dcr_bus
  (0b0100000000-0b0111111111) plb2opb_bridge_i	dcr_bus
  (0x00000000-0x1fffffff) plb_ddr_controller_i	plb_bus
  (0x4c000000-0x4cffffff) opb_uart16550_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0x4d000000-0x4dffffff) opb_intc_i	plb_bus->plb2opb_bridge_i->opb_bus
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_i	plb_bus
Address Map for Processor ppc405_ppcjtag_chain

Check platform configuration ...
WARNING:MDT - modified_plb_ddr_controller (plb_ddr_controller_i) -
   C:\CMC\AP1100_design\baseline-ap1100_CMC\system.mhs:150 - An example UCF for
   this core is available and must be modified for use in the system. Please
   refer to the EDK Getting Started guide for the location of this file.
INFO:coreutil - License for feature <opb_uart16550_v1> found but the generated
   design will become dysfunctional after operating for some period of time in
   the target FPGA. This allows you to evaluate this feature in hardware. You
   are encouraged to purchase this feature.
   Contact Xilinx to obtain a full license for this LogiCORE. For more
   information please refer to www.xilinx.com/ipcenter/ipevaluation/

plb_v34 (plb_bus) - C:\CMC\AP1100_design\baseline-ap1100_CMC\system.mhs:136 - 3
master(s) : 4 slave(s)
opb_v20 (opb_bus) - C:\CMC\AP1100_design\baseline-ap1100_CMC\system.mhs:212 - 1
master(s) : 3 slave(s)
dcr_v29 (dcr_bus) - C:\CMC\AP1100_design\baseline-ap1100_CMC\system.mhs:357 - 1
master(s) : 2 slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_01_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 3
plb_v34 (plb_bus) - C:\CMC\AP1100_design\baseline-ap1100_CMC\system.mhs:139 -
tool overriding c_plb_num_slaves value 2 to 4
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline-ap1100_CMC\pcores\modified_plb_ddr_controller_v1_0
0_c\data\modified_plb_ddr_controller_v2_1_0.mpd:53 - tool overriding
c_plb_num_masters value 2 to 3
modified_plb_ddr_controller (plb_ddr_controller_i) -
C:\CMC\AP1100_design\baseline-ap1100_CMC\pcores\modified_plb_ddr_controller_v1_0
0_c\data\modified_plb_ddr_controller_v2_1_0.mpd:54 - tool overriding
c_plb_mid_width value 1 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:40 - tool overriding c_num_masters value 8 to 3
plb_bram_if_cntlr (plb_bram_if_cntlr_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:47 - tool overriding c_plb_mid_width value 3 to 2
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 8
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_00_b\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 3
plb2opb_bridge (plb2opb_bridge_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_00_b\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 2
opb_v20 (opb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
opb_v20 (opb_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:37
- tool overriding c_num_slaves value 4 to 3
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd:
41 - tool overriding c_num_intr_inputs value 2 to 22
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd:
42 - tool overriding c_kind_of_intr value 0b11111111111111111111111111111111 to
0b00000000000000000000000001000000
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd:
43 - tool overriding c_kind_of_edge value 0b11111111111111111111111111111111 to
0b00000000000000000000000001000000
opb_intc (opb_intc_i) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd:
44 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111 to
0b00000000000000000000000010000001
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline-ap1100_CMC\pcores\plb_psb_bridge_v1_00_a\data\plb_
psb_bridge_v2_1_0.mpd:87 - tool overriding c_plb_num_masters value 16 to 3
plb_psb_bridge (plb_psb_bridge_i) -
C:\CMC\AP1100_design\baseline-ap1100_CMC\pcores\plb_psb_bridge_v1_00_a\data\plb_
psb_bridge_v2_1_0.mpd:88 - tool overriding c_plb_mid_width value 4 to 2
dcr_v29 (dcr_bus) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_v2_1_0.mpd:36
- tool overriding c_dcr_num_slaves value 4 to 2

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
Initializing SVG Render
Setting SVG workshop directory to
[C:\CMC\AP1100_design\baseline-ap1100_CMC\report\.dswkshop]
Attempting use SVG environment in [c:\Xilinx].
Could not locate c:\Xilinx\data\xdsgen
Attempting use SVG environment in [C:\EDK].
Found valid SVG rendering enviroment in [C:\EDK\data\xdsgen\xsl]
Attempting use JVM from c:\Xilinx\java\nt\jre\bin\client\jvm.dll.
Located valid JVM in [c:\Xilinx\java\nt\jre\bin\client\jvm.dll]
SVG Rendering work directory locked to
[C:\CMC\AP1100_design\baseline-ap1100_CMC\report\.dswkshop]
Rendering --- clock_reset_block.jpg
Rendering --- ppc405_i.jpg
Rendering --- plb_bus.jpg
Rendering --- plb_ddr_controller_i.jpg
Rendering --- plb_bram_if_cntlr_i.jpg
Rendering --- bram.jpg
Rendering --- plb2opb_bridge_i.jpg
Rendering --- opb_bus.jpg
Rendering --- ap1000_interrupt_interface_i.jpg
Rendering --- opb_intc_i.jpg
Rendering --- opb_uart16550_i.jpg
Rendering --- opbslave_ext_bridge_i.jpg
Rendering --- plb_psb_bridge_i.jpg
Rendering --- dcr_bus.jpg
Rendering --- ppc405_ppcjtag_chain.jpg
Rendering --- jtagppc_0.jpg
The output file name is
C:\CMC\AP1100_design\baseline-ap1100_CMC\report\system.html
Datasheet generation completed.
