// Seed: 2917986502
module module_0 (
    input wor  id_0,
    input wand id_1
);
  reg [-1 'b0 : 1 'h0 -  1] id_3, id_4, id_5;
  assign module_1.id_10 = 0;
  final @(*) id_5 <= -1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    input uwire id_4,
    output tri1 id_5,
    output wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    input tri id_13
);
  module_0 modCall_1 (
      id_2,
      id_10
  );
endmodule
