{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733809055291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733809055291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 13:37:33 2024 " "Processing started: Tue Dec 10 13:37:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733809055291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809055291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flood -c flood " "Command: quartus_map --read_settings_files=on --write_settings_files=off flood -c flood" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809055291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733809056747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733809056748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flood.v 1 1 " "Found 1 design units, including 1 entities, in source file flood.v" { { "Info" "ISGN_ENTITY_NAME" "1 flood " "Found entity 1: flood" {  } { { "flood.v" "" { Text "D:/project(experiment)/flood(test)/flood.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waterlevelinput.v 1 1 " "Found 1 design units, including 1 entities, in source file waterlevelinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaterLevelInput " "Found entity 1: WaterLevelInput" {  } { { "WaterLevelInput.v" "" { Text "D:/project(experiment)/flood(test)/WaterLevelInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project(experiment)/flood/clk2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file /project(experiment)/flood/clk2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk2hz " "Found entity 1: clk2hz" {  } { { "../flood/clk2hz.v" "" { Text "D:/project(experiment)/flood/clk2hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_2hz " "Found entity 1: clk_2hz" {  } { { "clk2hz.v" "" { Text "D:/project(experiment)/flood(test)/clk2hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key1_filter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key1_filter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 key1_filter_module " "Found entity 1: key1_filter_module" {  } { { "key1_filter_module.v" "" { Text "D:/project(experiment)/flood(test)/key1_filter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Found entity 1: clk_1hz" {  } { { "clk1hz.v" "" { Text "D:/project(experiment)/flood(test)/clk1hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay1.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay1 " "Found entity 1: DotMatrixDisplay1" {  } { { "DotMatrixDisplay1.v" "" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file waterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 water_level " "Found entity 1: water_level" {  } { { "waterlevel.v" "" { Text "D:/project(experiment)/flood(test)/waterlevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_control " "Found entity 1: ctr_control" {  } { { "ctr_control.v" "" { Text "D:/project(experiment)/flood(test)/ctr_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key1_filter_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file key1_filter_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key1_filter_tb " "Found entity 1: key1_filter_tb" {  } { { "key1_filter_module_tb.v" "" { Text "D:/project(experiment)/flood(test)/key1_filter_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dotmatrixdisplay1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dotmatrixdisplay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DotMatrixDisplay1 " "Found entity 1: tb_DotMatrixDisplay1" {  } { { "tb_DotMatrixDisplay1.v" "" { Text "D:/project(experiment)/flood(test)/tb_DotMatrixDisplay1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flood_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flood_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flood_tb " "Found entity 1: flood_tb" {  } { { "flood_tb.v" "" { Text "D:/project(experiment)/flood(test)/flood_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flood " "Elaborating entity \"flood\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733809074590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaterLevelInput WaterLevelInput:u_WaterLevelInput " "Elaborating entity \"WaterLevelInput\" for hierarchy \"WaterLevelInput:u_WaterLevelInput\"" {  } { { "flood.v" "u_WaterLevelInput" { Text "D:/project(experiment)/flood(test)/flood.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809074622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:u_DotMatrixDisplay " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:u_DotMatrixDisplay\"" {  } { { "flood.v" "u_DotMatrixDisplay" { Text "D:/project(experiment)/flood(test)/flood.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809074625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_2hz DotMatrixDisplay:u_DotMatrixDisplay\|clk_2hz:u_clk_2hz " "Elaborating entity \"clk_2hz\" for hierarchy \"DotMatrixDisplay:u_DotMatrixDisplay\|clk_2hz:u_clk_2hz\"" {  } { { "DotMatrixDisplay.v" "u_clk_2hz" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809074627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clk2hz.v(17) " "Verilog HDL assignment warning at clk2hz.v(17): truncated value with size 32 to match size of target (9)" {  } { { "clk2hz.v" "" { Text "D:/project(experiment)/flood(test)/clk2hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074628 "|flood|DotMatrixDisplay:u_DotMatrixDisplay|clk_2hz:u_clk_2hz"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "show_math.v(58) " "Verilog HDL information at show_math.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733809074644 ""}
{ "Warning" "WSGN_SEARCH_FILE" "show_math.v 1 1 " "Using design file show_math.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 show_math " "Found entity 1: show_math" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809074645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809074645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_math show_math:u_show_math " "Elaborating entity \"show_math\" for hierarchy \"show_math:u_show_math\"" {  } { { "flood.v" "u_show_math" { Text "D:/project(experiment)/flood(test)/flood.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809074645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(66) " "Verilog HDL assignment warning at show_math.v(66): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074647 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(67) " "Verilog HDL assignment warning at show_math.v(67): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074647 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(74) " "Verilog HDL assignment warning at show_math.v(74): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074647 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(75) " "Verilog HDL assignment warning at show_math.v(75): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074647 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(88) " "Verilog HDL assignment warning at show_math.v(88): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074648 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(89) " "Verilog HDL assignment warning at show_math.v(89): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809074648 "|flood|show_math:u_show_math"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt1\[3\] show_math.v(89) " "Can't resolve multiple constant drivers for net \"cnt1\[3\]\" at show_math.v(89)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "show_math.v(58) " "Constant driver at show_math.v(58)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 58 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt1\[2\] show_math.v(89) " "Can't resolve multiple constant drivers for net \"cnt1\[2\]\" at show_math.v(89)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt1\[1\] show_math.v(89) " "Can't resolve multiple constant drivers for net \"cnt1\[1\]\" at show_math.v(89)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt1\[0\] show_math.v(89) " "Can't resolve multiple constant drivers for net \"cnt1\[0\]\" at show_math.v(89)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt2\[3\] show_math.v(88) " "Can't resolve multiple constant drivers for net \"cnt2\[3\]\" at show_math.v(88)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 88 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt2\[2\] show_math.v(88) " "Can't resolve multiple constant drivers for net \"cnt2\[2\]\" at show_math.v(88)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 88 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt2\[1\] show_math.v(88) " "Can't resolve multiple constant drivers for net \"cnt2\[1\]\" at show_math.v(88)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 88 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt2\[0\] show_math.v(88) " "Can't resolve multiple constant drivers for net \"cnt2\[0\]\" at show_math.v(88)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 88 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "show_math:u_show_math " "Can't elaborate user hierarchy \"show_math:u_show_math\"" {  } { { "flood.v" "u_show_math" { Text "D:/project(experiment)/flood(test)/flood.v" 56 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809074651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project(experiment)/flood(test)/output_files/flood.map.smsg " "Generated suppressed messages file D:/project(experiment)/flood(test)/output_files/flood.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733809074730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 10 13:37:54 2024 " "Processing ended: Tue Dec 10 13:37:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733809074730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733809074730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733809074730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809074730 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809075425 ""}
