<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2072" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2072{left:406px;bottom:68px;letter-spacing:0.1px;}
#t2_2072{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2072{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2072{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2072{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2072{left:359px;bottom:805px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2072{left:69px;bottom:721px;letter-spacing:-0.13px;}
#t8_2072{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_2072{left:69px;bottom:681px;letter-spacing:-0.13px;word-spacing:-0.99px;}
#ta_2072{left:69px;bottom:664px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#tb_2072{left:69px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_2072{left:69px;bottom:625px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_2072{left:69px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#te_2072{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_2072{left:69px;bottom:562px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#tg_2072{left:69px;bottom:545px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#th_2072{left:69px;bottom:510px;letter-spacing:-0.13px;}
#ti_2072{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:0.03px;}
#tj_2072{left:69px;bottom:469px;letter-spacing:-0.11px;}
#tk_2072{left:69px;bottom:451px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tl_2072{left:255px;bottom:451px;letter-spacing:-0.14px;}
#tm_2072{left:90px;bottom:432px;letter-spacing:-0.1px;}
#tn_2072{left:255px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.02px;}
#to_2072{left:117px;bottom:414px;letter-spacing:-0.11px;}
#tp_2072{left:145px;bottom:396px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tq_2072{left:145px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tr_2072{left:117px;bottom:359px;letter-spacing:-0.1px;}
#ts_2072{left:145px;bottom:341px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tt_2072{left:69px;bottom:322px;letter-spacing:-0.12px;}
#tu_2072{left:69px;bottom:287px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_2072{left:69px;bottom:264px;letter-spacing:-0.14px;}
#tw_2072{left:69px;bottom:246px;letter-spacing:-0.13px;}
#tx_2072{left:69px;bottom:228px;letter-spacing:-0.14px;}
#ty_2072{left:69px;bottom:209px;letter-spacing:-0.13px;}
#tz_2072{left:69px;bottom:191px;letter-spacing:-0.14px;}
#t10_2072{left:69px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.32px;}
#t11_2072{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t12_2072{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t13_2072{left:309px;bottom:1065px;letter-spacing:-0.13px;}
#t14_2072{left:309px;bottom:1050px;letter-spacing:-0.09px;}
#t15_2072{left:370px;bottom:1065px;letter-spacing:-0.12px;}
#t16_2072{left:370px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.05px;}
#t17_2072{left:370px;bottom:1034px;letter-spacing:-0.12px;}
#t18_2072{left:443px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t19_2072{left:443px;bottom:1050px;letter-spacing:-0.17px;}
#t1a_2072{left:568px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_2072{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t1c_2072{left:78px;bottom:995px;letter-spacing:-0.13px;}
#t1d_2072{left:78px;bottom:978px;letter-spacing:-0.17px;}
#t1e_2072{left:309px;bottom:1011px;}
#t1f_2072{left:370px;bottom:1011px;letter-spacing:-0.13px;}
#t1g_2072{left:443px;bottom:1011px;letter-spacing:-0.15px;}
#t1h_2072{left:443px;bottom:995px;letter-spacing:-0.17px;}
#t1i_2072{left:568px;bottom:1011px;letter-spacing:-0.11px;}
#t1j_2072{left:568px;bottom:995px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t1k_2072{left:568px;bottom:978px;letter-spacing:-0.11px;}
#t1l_2072{left:78px;bottom:955px;letter-spacing:-0.13px;}
#t1m_2072{left:78px;bottom:938px;letter-spacing:-0.13px;}
#t1n_2072{left:78px;bottom:921px;letter-spacing:-0.17px;}
#t1o_2072{left:309px;bottom:955px;}
#t1p_2072{left:370px;bottom:955px;letter-spacing:-0.13px;}
#t1q_2072{left:443px;bottom:955px;letter-spacing:-0.15px;}
#t1r_2072{left:443px;bottom:938px;letter-spacing:-0.17px;}
#t1s_2072{left:568px;bottom:955px;letter-spacing:-0.11px;}
#t1t_2072{left:568px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1u_2072{left:568px;bottom:921px;letter-spacing:-0.11px;}
#t1v_2072{left:78px;bottom:898px;letter-spacing:-0.13px;}
#t1w_2072{left:78px;bottom:881px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_2072{left:78px;bottom:865px;letter-spacing:-0.17px;}
#t1y_2072{left:309px;bottom:898px;}
#t1z_2072{left:370px;bottom:898px;letter-spacing:-0.13px;}
#t20_2072{left:443px;bottom:898px;letter-spacing:-0.15px;}
#t21_2072{left:568px;bottom:898px;letter-spacing:-0.11px;}
#t22_2072{left:568px;bottom:881px;letter-spacing:-0.13px;}
#t23_2072{left:568px;bottom:865px;letter-spacing:-0.11px;}
#t24_2072{left:81px;bottom:784px;letter-spacing:-0.15px;}
#t25_2072{left:152px;bottom:784px;letter-spacing:-0.14px;}
#t26_2072{left:248px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t27_2072{left:402px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_2072{left:568px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t29_2072{left:731px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2a_2072{left:96px;bottom:759px;}
#t2b_2072{left:144px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_2072{left:237px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_2072{left:395px;bottom:759px;letter-spacing:-0.11px;}
#t2e_2072{left:559px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_2072{left:752px;bottom:759px;letter-spacing:-0.12px;}

.s1_2072{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2072{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2072{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2072{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2072{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2072{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2072{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_2072{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2072" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2072Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2072" style="-webkit-user-select: none;"><object width="935" height="1210" data="2072/2072.svg" type="image/svg+xml" id="pdf2072" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2072" class="t s1_2072">VPSHUFBITQMB—Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask </span>
<span id="t2_2072" class="t s2_2072">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2072" class="t s1_2072">5-596 </span><span id="t4_2072" class="t s1_2072">Vol. 2C </span>
<span id="t5_2072" class="t s3_2072">VPSHUFBITQMB—Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask </span>
<span id="t6_2072" class="t s4_2072">Instruction Operand Encoding </span>
<span id="t7_2072" class="t s5_2072">Description </span>
<span id="t8_2072" class="t s6_2072">The VPSHUFBITQMB instruction performs a bit gather select using second source as control and first source as </span>
<span id="t9_2072" class="t s6_2072">data. Each bit uses 6 control bits (2nd source operand) to select which data bit is going to be gathered (first source </span>
<span id="ta_2072" class="t s6_2072">operand). A given bit can only access 64 different bits of data (first 64 destination bits can access first 64 data bits, </span>
<span id="tb_2072" class="t s6_2072">second 64 destination bits can access second 64 data bits, etc.). </span>
<span id="tc_2072" class="t s6_2072">Control data for each output bit is stored in 8 bit elements of SRC2, but only the 6 least significant bits of each </span>
<span id="td_2072" class="t s6_2072">element are used. </span>
<span id="te_2072" class="t s6_2072">This instruction uses write masking (zeroing only). This instruction supports memory fault suppression. </span>
<span id="tf_2072" class="t s6_2072">The first source operand is a ZMM register. The second source operand is a ZMM register or a memory location. The </span>
<span id="tg_2072" class="t s6_2072">destination operand is a mask register. </span>
<span id="th_2072" class="t s5_2072">Operation </span>
<span id="ti_2072" class="t s7_2072">VPSHUFBITQMB DEST, SRC1, SRC2 </span>
<span id="tj_2072" class="t s8_2072">(KL, VL) = (16,128), (32,256), (64, 512) </span>
<span id="tk_2072" class="t s8_2072">FOR i := 0 TO KL/8-1: </span><span id="tl_2072" class="t s8_2072">//Qword </span>
<span id="tm_2072" class="t s8_2072">FOR j := 0 to 7: </span><span id="tn_2072" class="t s8_2072">// Byte </span>
<span id="to_2072" class="t s8_2072">IF k2[i*8+j] or *no writemask*: </span>
<span id="tp_2072" class="t s8_2072">m := SRC2.qword[i].byte[j] &amp; 0x3F </span>
<span id="tq_2072" class="t s8_2072">k1[i*8+j] := SRC1.qword[i].bit[m] </span>
<span id="tr_2072" class="t s8_2072">ELSE: </span>
<span id="ts_2072" class="t s8_2072">k1[i*8+j] := 0 </span>
<span id="tt_2072" class="t s8_2072">k1[MAX_KL-1:KL] := 0 </span>
<span id="tu_2072" class="t s5_2072">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tv_2072" class="t s8_2072">VPSHUFBITQMB __mmask16 _mm_bitshuffle_epi64_mask(__m128i, __m128i); </span>
<span id="tw_2072" class="t s8_2072">VPSHUFBITQMB __mmask16 _mm_mask_bitshuffle_epi64_mask(__mmask16, __m128i, __m128i); </span>
<span id="tx_2072" class="t s8_2072">VPSHUFBITQMB __mmask32 _mm256_bitshuffle_epi64_mask(__m256i, __m256i); </span>
<span id="ty_2072" class="t s8_2072">VPSHUFBITQMB __mmask32 _mm256_mask_bitshuffle_epi64_mask(__mmask32, __m256i, __m256i); </span>
<span id="tz_2072" class="t s8_2072">VPSHUFBITQMB __mmask64 _mm512_bitshuffle_epi64_mask(__m512i, __m512i); </span>
<span id="t10_2072" class="t s8_2072">VPSHUFBITQMB __mmask64 _mm512_mask_bitshuffle_epi64_mask(__mmask64, __m512i, __m512i); </span>
<span id="t11_2072" class="t s7_2072">Opcode/ </span>
<span id="t12_2072" class="t s7_2072">Instruction </span>
<span id="t13_2072" class="t s7_2072">Op/ </span>
<span id="t14_2072" class="t s7_2072">En </span>
<span id="t15_2072" class="t s7_2072">64/32 </span>
<span id="t16_2072" class="t s7_2072">bit Mode </span>
<span id="t17_2072" class="t s7_2072">Support </span>
<span id="t18_2072" class="t s7_2072">CPUID Feature </span>
<span id="t19_2072" class="t s7_2072">Flag </span>
<span id="t1a_2072" class="t s7_2072">Description </span>
<span id="t1b_2072" class="t s8_2072">EVEX.128.66.0F38.W0 8F /r </span>
<span id="t1c_2072" class="t s8_2072">VPSHUFBITQMB k1{k2}, xmm2, </span>
<span id="t1d_2072" class="t s8_2072">xmm3/m128 </span>
<span id="t1e_2072" class="t s8_2072">A </span><span id="t1f_2072" class="t s8_2072">V/V </span><span id="t1g_2072" class="t s8_2072">AVX512_BITALG </span>
<span id="t1h_2072" class="t s8_2072">AVX512VL </span>
<span id="t1i_2072" class="t s8_2072">Extract values in xmm2 using control bits of </span>
<span id="t1j_2072" class="t s8_2072">xmm3/m128 with writemask k2 and leave the </span>
<span id="t1k_2072" class="t s8_2072">result in mask register k1. </span>
<span id="t1l_2072" class="t s8_2072">EVEX.256.66.0F38.W0 8F /r </span>
<span id="t1m_2072" class="t s8_2072">VPSHUFBITQMB k1{k2}, ymm2, </span>
<span id="t1n_2072" class="t s8_2072">ymm3/m256 </span>
<span id="t1o_2072" class="t s8_2072">A </span><span id="t1p_2072" class="t s8_2072">V/V </span><span id="t1q_2072" class="t s8_2072">AVX512_BITALG </span>
<span id="t1r_2072" class="t s8_2072">AVX512VL </span>
<span id="t1s_2072" class="t s8_2072">Extract values in ymm2 using control bits of </span>
<span id="t1t_2072" class="t s8_2072">ymm3/m256 with writemask k2 and leave the </span>
<span id="t1u_2072" class="t s8_2072">result in mask register k1. </span>
<span id="t1v_2072" class="t s8_2072">EVEX.512.66.0F38.W0 8F /r </span>
<span id="t1w_2072" class="t s8_2072">VPSHUFBITQMB k1{k2}, zmm2, </span>
<span id="t1x_2072" class="t s8_2072">zmm3/m512 </span>
<span id="t1y_2072" class="t s8_2072">A </span><span id="t1z_2072" class="t s8_2072">V/V </span><span id="t20_2072" class="t s8_2072">AVX512_BITALG </span><span id="t21_2072" class="t s8_2072">Extract values in zmm2 using control bits of </span>
<span id="t22_2072" class="t s8_2072">zmm3/m512 with writemask k2 and leave the </span>
<span id="t23_2072" class="t s8_2072">result in mask register k1. </span>
<span id="t24_2072" class="t s7_2072">Op/En </span><span id="t25_2072" class="t s7_2072">Tuple </span><span id="t26_2072" class="t s7_2072">Operand 1 </span><span id="t27_2072" class="t s7_2072">Operand 2 </span><span id="t28_2072" class="t s7_2072">Operand 3 </span><span id="t29_2072" class="t s7_2072">Operand 4 </span>
<span id="t2a_2072" class="t s8_2072">A </span><span id="t2b_2072" class="t s8_2072">Full Mem </span><span id="t2c_2072" class="t s8_2072">ModRM:reg (w) </span><span id="t2d_2072" class="t s8_2072">EVEX.vvvv (r) </span><span id="t2e_2072" class="t s8_2072">ModRM:r/m (r) </span><span id="t2f_2072" class="t s8_2072">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
