`timescale 1ns / 1ps

//////////////////////////////////////////////////////////////////////////////////
// Company: TEC
// Engineer: Giovanni Villalobos Quirós
// 
// Create Date:    19:16:01 09/17/2016 
// Design Name: 	thirtyTwoBitsFullAdder
// Module Name:    thirtyTwoBitsFullAdder 
// Project Name: 	I investigacion
// Target Devices: Nexys 2
// Description: 	Sumador de 32 bits para la implementacion de una arquitectura uniciclo MIPS
//
//
//Target Devices:
// -----------------------------------------------
// | Device |
// -----------------------------------------------
// | Family | Spartan3e |
// | Part | xc3s500e |
// | Package | fg320 |
// | Temp Grade | Commercial |
// | Process | Typical |
// | Speed Grade | -4 |
// | Characterization | PRODUCTION,v1.2,06-23-09 |
// -----------------------------------------------
//
//
// | IOB Name | Descripcion | Type | Direction | IO Standard | Drive | Slew | IOB |
// | | | | | | Strength | Rate | Delay |
// +------------------------------------------------------------------------------------------------------+
// | a[0-31] | Dato a operar A | IBUF | INPUT | LVCMOS25 | | | 0 / 0 |
// | b[0-31] | Dato a operar B | IBUF | INPUT | LVCMOS25 | | | 0 / 0 |
// | c0 | Carry de entrada | IBUF | INPUT | LVCMOS25 | | | 0 / 0 |
// | cout | Carry de salida | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | 0 / 0 |
// | s[0-31] | Resultado de la operacion | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | 0 / 0 |
// +------------------------------------------------------------------------------------------------------+	
// Delay: 28.952ns
/// Area dentro del dispositivo:
//
// Number of occupied Slices Used: 41, Available: 4,656 Utilization: 1%
// 
// Number of bonded IOBs Used:96, Available: 232, Utilization:41%
// 
// Number of 4 input LUTs Used:70 Available:9,312 , Utilization: 1% 
// Energy: 81mW
//////////////////////////////////////////////////////////////////////////////////
module thirtyTwoBitsFullAdder(
    input [31:0] a,
    input [31:0] b,
    output [31:0] s,
	 input c0,
	 output cout
    );
	 
	 wire c1,c2,c3,c4,c5,c6,c7;
	 
	fourbitFullAdder fbfa1 (.a(a[3:0]), .b(b[3:0]),.c0(0),.c4(c1),.s(s[3:0])
	);
		
	fourbitFullAdder fbfa2 (.a(a[7:4]),.b(b[7:4]),.c0(c1),.c4(c2),.s(s[7:4])
	);

	fourbitFullAdder fbfa3 (.a(a[11:8]),.b(b[11:8]),.c0(c2),.c4(c3),.s(s[11:8])
	);
	
	fourbitFullAdder fbfa4 (.a(a[15:12]),.b(b[15:12]),.c0(c3),.c4(c4),.s(s[15:12])
	);
	
	fourbitFullAdder fbfa5 (.a(a[19:16]),.b(b[19:16]),.c0(c4),.c4(c5),.s(s[19:16])
	);

	fourbitFullAdder fbfa6 (.a(a[23:20]), .b(b[23:20]),.c0(c5),.c4(c6), .s(s[23:20])
	);
	
	fourbitFullAdder fbfa7 (.a(a[27:24]), .b(b[27:24]),.c0(c6), .c4(c7),.s(s[27:24])
	);

	fourbitFullAdder fbfa8 (.a(a[31:28]), .b(b[31:28]), .c0(c7), .c4(cout),.s(s[31:28])
	);	
	
endmodule
