// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gaussian_1line (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        in_r_address1,
        in_r_ce1,
        in_r_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [20:0] in_r_address0;
output   in_r_ce0;
input  [15:0] in_r_q0;
output  [20:0] in_r_address1;
output   in_r_ce1;
input  [15:0] in_r_q1;
output  [20:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [15:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[20:0] in_r_address0;
reg in_r_ce0;
reg[20:0] in_r_address1;
reg in_r_ce1;
reg out_r_ce0;
reg out_r_we0;
reg   [5:0] ap_CS_fsm = 6'b000000;
reg   [10:0] tmp_address0;
reg    tmp_ce0;
reg    tmp_we0;
wire   [31:0] tmp_d0;
wire   [31:0] tmp_q0;
reg   [10:0] tmp_address1;
reg    tmp_ce1;
reg    tmp_we1;
wire   [31:0] tmp_d1;
wire   [31:0] tmp_q1;
reg   [15:0] reg_242;
reg   [15:0] reg_246;
wire   [31:0] grp_fu_230_p1;
reg   [31:0] reg_250;
wire   [31:0] grp_fu_233_p1;
reg   [31:0] reg_255;
wire   [31:0] grp_fu_204_p2;
reg   [31:0] reg_260;
wire   [31:0] grp_fu_209_p2;
reg   [31:0] reg_266;
wire   [31:0] grp_fu_196_p2;
reg   [31:0] reg_272;
wire   [31:0] grp_fu_200_p2;
reg   [31:0] reg_280;
wire   [10:0] tmp_1_1_fu_286_p2;
reg   [10:0] tmp_1_1_reg_646;
wire   [10:0] i_fu_292_p2;
reg   [10:0] i_reg_652;
wire   [22:0] p_addr_fu_328_p2;
reg   [22:0] p_addr_reg_660;
wire   [0:0] exitcond_fu_298_p2;
wire   [22:0] p_addr2_fu_367_p2;
reg   [22:0] p_addr2_reg_670;
reg   [21:0] tmp_1_2_reg_680;
reg   [21:0] tmp_53_reg_685;
reg   [15:0] in_load_3_reg_700;
reg   [15:0] in_load_4_reg_705;
wire   [63:0] tmp_2_fu_434_p1;
wire   [63:0] tmp_6_fu_439_p1;
wire   [22:0] p_addr3_fu_474_p2;
reg   [22:0] p_addr3_reg_730;
wire   [63:0] tmp_s_fu_516_p1;
wire   [31:0] grp_fu_236_p1;
reg   [31:0] tmp_14_reg_750;
wire   [31:0] grp_fu_239_p1;
reg   [31:0] tmp_17_reg_755;
wire   [63:0] tmp_20_fu_521_p1;
wire   [31:0] grp_fu_214_p2;
reg   [31:0] tmp_15_reg_765;
wire   [31:0] grp_fu_219_p2;
reg   [31:0] tmp_18_reg_770;
wire   [23:0] p_addr_cast1_fu_526_p1;
reg   [23:0] p_addr_cast1_reg_775;
wire   [23:0] p_addr2_cast1_fu_529_p1;
reg   [23:0] p_addr2_cast1_reg_780;
wire   [23:0] p_addr3_cast1_fu_532_p1;
reg   [23:0] p_addr3_cast1_reg_786;
wire   [10:0] tmp6_fu_535_p2;
reg   [10:0] tmp6_reg_791;
wire   [10:0] j_fu_541_p2;
reg   [10:0] j_reg_798;
wire   [0:0] exitcond1_fu_547_p2;
wire   [23:0] p_addr1_fu_585_p2;
reg   [23:0] p_addr1_reg_816;
wire   [63:0] tmp_25_fu_598_p1;
wire   [63:0] tmp_28_fu_603_p1;
wire   [63:0] tmp_32_fu_608_p1;
wire   [23:0] p_addr9_fu_625_p2;
reg   [23:0] p_addr9_reg_851;
reg   [31:0] tmp_37_reg_866;
wire   [15:0] tmp_63_fu_634_p1;
reg   [15:0] tmp_63_reg_871;
reg   [10:0] indvar1_reg_172;
reg   [10:0] indvar_reg_183;
wire   [63:0] tmp_44_fu_338_p1;
wire   [63:0] tmp_47_fu_377_p1;
wire   [63:0] tmp_52_fu_413_p1;
wire   [63:0] tmp_55_fu_429_p1;
wire   [63:0] tmp_50_fu_484_p1;
wire   [63:0] tmp_58_fu_511_p1;
wire   [63:0] tmp_59_fu_566_p1;
wire   [63:0] tmp_60_fu_580_p1;
wire   [63:0] tmp_61_fu_593_p1;
wire   [63:0] tmp_36_fu_613_p1;
wire   [63:0] tmp_38_fu_618_p1;
wire   [63:0] tmp_24_fu_630_p1;
wire   [63:0] tmp_62_fu_641_p1;
reg   [31:0] grp_fu_196_p0;
reg   [31:0] grp_fu_196_p1;
reg   [31:0] grp_fu_200_p0;
reg   [31:0] grp_fu_200_p1;
reg   [31:0] grp_fu_204_p0;
wire   [31:0] grp_fu_204_p1;
reg   [31:0] grp_fu_209_p0;
reg   [31:0] grp_fu_209_p1;
wire   [31:0] grp_fu_214_p0;
wire   [31:0] grp_fu_214_p1;
wire   [31:0] grp_fu_219_p0;
wire   [31:0] grp_fu_219_p1;
wire   [31:0] grp_fu_227_p0;
reg   [63:0] grp_fu_230_p0;
reg   [63:0] grp_fu_233_p0;
wire   [63:0] grp_fu_236_p0;
wire   [63:0] grp_fu_239_p0;
wire   [21:0] tmp_1_fu_304_p3;
wire   [17:0] tmp_5_fu_316_p3;
wire   [22:0] p_shl_cast_fu_312_p1;
wire   [22:0] p_shl1_cast_fu_324_p1;
wire   [31:0] tmp_44_fu_338_p0;
wire   [21:0] tmp_45_fu_343_p3;
wire   [17:0] tmp_46_fu_355_p3;
wire   [22:0] p_shl2_cast_fu_351_p1;
wire   [22:0] p_shl3_cast_fu_363_p1;
wire   [31:0] tmp_47_fu_377_p0;
wire   [22:0] tmp_51_fu_402_p3;
wire   [31:0] tmp_52_fu_413_p0;
wire   [22:0] tmp_54_fu_418_p3;
wire   [31:0] tmp_55_fu_429_p0;
wire   [21:0] tmp_48_fu_452_p3;
wire   [17:0] tmp_49_fu_463_p3;
wire   [22:0] p_shl4_cast_fu_459_p1;
wire   [22:0] p_shl5_cast_fu_470_p1;
wire   [31:0] tmp_50_fu_484_p0;
wire   [21:0] tmp_56_fu_489_p4;
wire   [22:0] tmp_57_fu_499_p3;
wire   [31:0] tmp_58_fu_511_p0;
wire   [23:0] tmp_25_trn5_cast_fu_553_p1;
wire   [23:0] p_addr7_fu_557_p2;
wire   [31:0] tmp_59_fu_566_p0;
wire   [23:0] p_addr4_fu_571_p2;
wire   [31:0] tmp_60_fu_580_p0;
wire   [31:0] tmp_61_fu_593_p0;
wire   [23:0] tmp_39_trn_cast_fu_622_p1;
wire   [63:0] grp_fu_227_p1;
wire   [31:0] tmp_62_fu_641_p0;
wire    grp_fu_196_ce;
wire    grp_fu_200_ce;
wire    grp_fu_204_ce;
wire    grp_fu_209_ce;
wire    grp_fu_214_ce;
wire    grp_fu_219_ce;
wire    grp_fu_227_ce;
wire    grp_fu_230_ce;
wire    grp_fu_233_ce;
wire    grp_fu_236_ce;
wire    grp_fu_239_ce;
reg   [5:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b000000;
parameter    ap_ST_st2_fsm_1 = 6'b1;
parameter    ap_ST_st3_fsm_2 = 6'b10;
parameter    ap_ST_st4_fsm_3 = 6'b11;
parameter    ap_ST_st5_fsm_4 = 6'b100;
parameter    ap_ST_st6_fsm_5 = 6'b101;
parameter    ap_ST_st7_fsm_6 = 6'b110;
parameter    ap_ST_st8_fsm_7 = 6'b111;
parameter    ap_ST_st9_fsm_8 = 6'b1000;
parameter    ap_ST_st10_fsm_9 = 6'b1001;
parameter    ap_ST_st11_fsm_10 = 6'b1010;
parameter    ap_ST_st12_fsm_11 = 6'b1011;
parameter    ap_ST_st13_fsm_12 = 6'b1100;
parameter    ap_ST_st14_fsm_13 = 6'b1101;
parameter    ap_ST_st15_fsm_14 = 6'b1110;
parameter    ap_ST_st16_fsm_15 = 6'b1111;
parameter    ap_ST_st17_fsm_16 = 6'b10000;
parameter    ap_ST_st18_fsm_17 = 6'b10001;
parameter    ap_ST_st19_fsm_18 = 6'b10010;
parameter    ap_ST_st20_fsm_19 = 6'b10011;
parameter    ap_ST_st21_fsm_20 = 6'b10100;
parameter    ap_ST_st22_fsm_21 = 6'b10101;
parameter    ap_ST_st23_fsm_22 = 6'b10110;
parameter    ap_ST_st24_fsm_23 = 6'b10111;
parameter    ap_ST_st25_fsm_24 = 6'b11000;
parameter    ap_ST_st26_fsm_25 = 6'b11001;
parameter    ap_ST_st27_fsm_26 = 6'b11010;
parameter    ap_ST_st28_fsm_27 = 6'b11011;
parameter    ap_ST_st29_fsm_28 = 6'b11100;
parameter    ap_ST_st30_fsm_29 = 6'b11101;
parameter    ap_ST_st31_fsm_30 = 6'b11110;
parameter    ap_ST_st32_fsm_31 = 6'b11111;
parameter    ap_ST_st33_fsm_32 = 6'b100000;
parameter    ap_ST_st34_fsm_33 = 6'b100001;
parameter    ap_ST_st35_fsm_34 = 6'b100010;
parameter    ap_ST_st36_fsm_35 = 6'b100011;
parameter    ap_ST_st37_fsm_36 = 6'b100100;
parameter    ap_ST_st38_fsm_37 = 6'b100101;
parameter    ap_ST_st39_fsm_38 = 6'b100110;
parameter    ap_ST_st40_fsm_39 = 6'b100111;
parameter    ap_ST_st41_fsm_40 = 6'b101000;
parameter    ap_ST_st42_fsm_41 = 6'b101001;
parameter    ap_ST_st43_fsm_42 = 6'b101010;
parameter    ap_ST_st44_fsm_43 = 6'b101011;
parameter    ap_ST_st45_fsm_44 = 6'b101100;
parameter    ap_ST_st46_fsm_45 = 6'b101101;
parameter    ap_ST_st47_fsm_46 = 6'b101110;
parameter    ap_ST_st48_fsm_47 = 6'b101111;
parameter    ap_ST_st49_fsm_48 = 6'b110000;
parameter    ap_ST_st50_fsm_49 = 6'b110001;
parameter    ap_ST_st51_fsm_50 = 6'b110010;
parameter    ap_ST_st52_fsm_51 = 6'b110011;
parameter    ap_ST_st53_fsm_52 = 6'b110100;
parameter    ap_ST_st54_fsm_53 = 6'b110101;
parameter    ap_ST_st55_fsm_54 = 6'b110110;
parameter    ap_ST_st56_fsm_55 = 6'b110111;
parameter    ap_ST_st57_fsm_56 = 6'b111000;
parameter    ap_ST_st58_fsm_57 = 6'b111001;
parameter    ap_ST_st59_fsm_58 = 6'b111010;
parameter    ap_ST_st60_fsm_59 = 6'b111011;
parameter    ap_ST_st61_fsm_60 = 6'b111100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_3E7C8F32 = 32'b111110011111001000111100110010;
parameter    ap_const_lv32_3F1B5159 = 32'b111111000110110101000101011001;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_437 = 11'b10000110111;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv11_77E = 11'b11101111110;
parameter    ap_true = 1'b1;


gaussian_1line_tmp #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
tmp_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tmp_address0 ),
    .ce0( tmp_ce0 ),
    .we0( tmp_we0 ),
    .d0( tmp_d0 ),
    .q0( tmp_q0 ),
    .address1( tmp_address1 ),
    .ce1( tmp_ce1 ),
    .we1( tmp_we1 ),
    .d1( tmp_d1 ),
    .q1( tmp_q1 )
);

gaussian_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_196_p0 ),
    .din1( grp_fu_196_p1 ),
    .ce( grp_fu_196_ce ),
    .dout( grp_fu_196_p2 )
);

gaussian_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 2 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_200_p0 ),
    .din1( grp_fu_200_p1 ),
    .ce( grp_fu_200_ce ),
    .dout( grp_fu_200_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 3 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_204_p0 ),
    .din1( grp_fu_204_p1 ),
    .ce( grp_fu_204_ce ),
    .dout( grp_fu_204_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 4 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_209_p0 ),
    .din1( grp_fu_209_p1 ),
    .ce( grp_fu_209_ce ),
    .dout( grp_fu_209_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 5 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_214_p0 ),
    .din1( grp_fu_214_p1 ),
    .ce( grp_fu_214_ce ),
    .dout( grp_fu_214_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 6 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_219_p0 ),
    .din1( grp_fu_219_p1 ),
    .ce( grp_fu_219_ce ),
    .dout( grp_fu_219_p2 )
);

gaussian_fptoui_32ns_64_4 #(
    .ID( 7 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
gaussian_fptoui_32ns_64_4_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_227_p0 ),
    .ce( grp_fu_227_ce ),
    .dout( grp_fu_227_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 8 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_230_p0 ),
    .ce( grp_fu_230_ce ),
    .dout( grp_fu_230_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 9 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_233_p0 ),
    .ce( grp_fu_233_ce ),
    .dout( grp_fu_233_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 10 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_236_p0 ),
    .ce( grp_fu_236_ce ),
    .dout( grp_fu_236_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 11 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_239_p0 ),
    .ce( grp_fu_239_ce ),
    .dout( grp_fu_239_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st26_fsm_25 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_547_p2))) begin
        indvar1_reg_172 <= i_reg_652;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        indvar1_reg_172 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        indvar_reg_183 <= ap_const_lv11_0;
    end else if ((ap_ST_st61_fsm_60 == ap_CS_fsm)) begin
        indvar_reg_183 <= tmp6_reg_791;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_652 <= i_fu_292_p2;
        tmp_1_1_reg_646 <= tmp_1_1_fu_286_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        in_load_3_reg_700 <= in_r_q0;
        in_load_4_reg_705 <= in_r_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        j_reg_798 <= j_fu_541_p2;
        tmp6_reg_791 <= tmp6_fu_535_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st26_fsm_25 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_547_p2))) begin
        p_addr1_reg_816 <= p_addr1_fu_585_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        p_addr2_cast1_reg_780[7] <= p_addr2_cast1_fu_529_p1[7];
p_addr2_cast1_reg_780[8] <= p_addr2_cast1_fu_529_p1[8];
p_addr2_cast1_reg_780[9] <= p_addr2_cast1_fu_529_p1[9];
p_addr2_cast1_reg_780[10] <= p_addr2_cast1_fu_529_p1[10];
p_addr2_cast1_reg_780[11] <= p_addr2_cast1_fu_529_p1[11];
p_addr2_cast1_reg_780[12] <= p_addr2_cast1_fu_529_p1[12];
p_addr2_cast1_reg_780[13] <= p_addr2_cast1_fu_529_p1[13];
p_addr2_cast1_reg_780[14] <= p_addr2_cast1_fu_529_p1[14];
p_addr2_cast1_reg_780[15] <= p_addr2_cast1_fu_529_p1[15];
p_addr2_cast1_reg_780[16] <= p_addr2_cast1_fu_529_p1[16];
p_addr2_cast1_reg_780[17] <= p_addr2_cast1_fu_529_p1[17];
p_addr2_cast1_reg_780[18] <= p_addr2_cast1_fu_529_p1[18];
p_addr2_cast1_reg_780[19] <= p_addr2_cast1_fu_529_p1[19];
p_addr2_cast1_reg_780[20] <= p_addr2_cast1_fu_529_p1[20];
p_addr2_cast1_reg_780[21] <= p_addr2_cast1_fu_529_p1[21];
p_addr2_cast1_reg_780[22] <= p_addr2_cast1_fu_529_p1[22];
p_addr2_cast1_reg_780[23] <= p_addr2_cast1_fu_529_p1[23];
        p_addr3_cast1_reg_786[7] <= p_addr3_cast1_fu_532_p1[7];
p_addr3_cast1_reg_786[8] <= p_addr3_cast1_fu_532_p1[8];
p_addr3_cast1_reg_786[9] <= p_addr3_cast1_fu_532_p1[9];
p_addr3_cast1_reg_786[10] <= p_addr3_cast1_fu_532_p1[10];
p_addr3_cast1_reg_786[11] <= p_addr3_cast1_fu_532_p1[11];
p_addr3_cast1_reg_786[12] <= p_addr3_cast1_fu_532_p1[12];
p_addr3_cast1_reg_786[13] <= p_addr3_cast1_fu_532_p1[13];
p_addr3_cast1_reg_786[14] <= p_addr3_cast1_fu_532_p1[14];
p_addr3_cast1_reg_786[15] <= p_addr3_cast1_fu_532_p1[15];
p_addr3_cast1_reg_786[16] <= p_addr3_cast1_fu_532_p1[16];
p_addr3_cast1_reg_786[17] <= p_addr3_cast1_fu_532_p1[17];
p_addr3_cast1_reg_786[18] <= p_addr3_cast1_fu_532_p1[18];
p_addr3_cast1_reg_786[19] <= p_addr3_cast1_fu_532_p1[19];
p_addr3_cast1_reg_786[20] <= p_addr3_cast1_fu_532_p1[20];
p_addr3_cast1_reg_786[21] <= p_addr3_cast1_fu_532_p1[21];
p_addr3_cast1_reg_786[22] <= p_addr3_cast1_fu_532_p1[22];
p_addr3_cast1_reg_786[23] <= p_addr3_cast1_fu_532_p1[23];
        p_addr_cast1_reg_775[7] <= p_addr_cast1_fu_526_p1[7];
p_addr_cast1_reg_775[8] <= p_addr_cast1_fu_526_p1[8];
p_addr_cast1_reg_775[9] <= p_addr_cast1_fu_526_p1[9];
p_addr_cast1_reg_775[10] <= p_addr_cast1_fu_526_p1[10];
p_addr_cast1_reg_775[11] <= p_addr_cast1_fu_526_p1[11];
p_addr_cast1_reg_775[12] <= p_addr_cast1_fu_526_p1[12];
p_addr_cast1_reg_775[13] <= p_addr_cast1_fu_526_p1[13];
p_addr_cast1_reg_775[14] <= p_addr_cast1_fu_526_p1[14];
p_addr_cast1_reg_775[15] <= p_addr_cast1_fu_526_p1[15];
p_addr_cast1_reg_775[16] <= p_addr_cast1_fu_526_p1[16];
p_addr_cast1_reg_775[17] <= p_addr_cast1_fu_526_p1[17];
p_addr_cast1_reg_775[18] <= p_addr_cast1_fu_526_p1[18];
p_addr_cast1_reg_775[19] <= p_addr_cast1_fu_526_p1[19];
p_addr_cast1_reg_775[20] <= p_addr_cast1_fu_526_p1[20];
p_addr_cast1_reg_775[21] <= p_addr_cast1_fu_526_p1[21];
p_addr_cast1_reg_775[22] <= p_addr_cast1_fu_526_p1[22];
p_addr_cast1_reg_775[23] <= p_addr_cast1_fu_526_p1[23];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond_fu_298_p2 == ap_const_lv1_0))) begin
        p_addr2_reg_670[7] <= p_addr2_fu_367_p2[7];
p_addr2_reg_670[8] <= p_addr2_fu_367_p2[8];
p_addr2_reg_670[9] <= p_addr2_fu_367_p2[9];
p_addr2_reg_670[10] <= p_addr2_fu_367_p2[10];
p_addr2_reg_670[11] <= p_addr2_fu_367_p2[11];
p_addr2_reg_670[12] <= p_addr2_fu_367_p2[12];
p_addr2_reg_670[13] <= p_addr2_fu_367_p2[13];
p_addr2_reg_670[14] <= p_addr2_fu_367_p2[14];
p_addr2_reg_670[15] <= p_addr2_fu_367_p2[15];
p_addr2_reg_670[16] <= p_addr2_fu_367_p2[16];
p_addr2_reg_670[17] <= p_addr2_fu_367_p2[17];
p_addr2_reg_670[18] <= p_addr2_fu_367_p2[18];
p_addr2_reg_670[19] <= p_addr2_fu_367_p2[19];
p_addr2_reg_670[20] <= p_addr2_fu_367_p2[20];
p_addr2_reg_670[21] <= p_addr2_fu_367_p2[21];
p_addr2_reg_670[22] <= p_addr2_fu_367_p2[22];
        p_addr_reg_660[7] <= p_addr_fu_328_p2[7];
p_addr_reg_660[8] <= p_addr_fu_328_p2[8];
p_addr_reg_660[9] <= p_addr_fu_328_p2[9];
p_addr_reg_660[10] <= p_addr_fu_328_p2[10];
p_addr_reg_660[11] <= p_addr_fu_328_p2[11];
p_addr_reg_660[12] <= p_addr_fu_328_p2[12];
p_addr_reg_660[13] <= p_addr_fu_328_p2[13];
p_addr_reg_660[14] <= p_addr_fu_328_p2[14];
p_addr_reg_660[15] <= p_addr_fu_328_p2[15];
p_addr_reg_660[16] <= p_addr_fu_328_p2[16];
p_addr_reg_660[17] <= p_addr_fu_328_p2[17];
p_addr_reg_660[18] <= p_addr_fu_328_p2[18];
p_addr_reg_660[19] <= p_addr_fu_328_p2[19];
p_addr_reg_660[20] <= p_addr_fu_328_p2[20];
p_addr_reg_660[21] <= p_addr_fu_328_p2[21];
p_addr_reg_660[22] <= p_addr_fu_328_p2[22];
        tmp_1_2_reg_680 <= {{p_addr_fu_328_p2[ap_const_lv32_16 : ap_const_lv32_1]}};
        tmp_53_reg_685 <= {{p_addr2_fu_367_p2[ap_const_lv32_16 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        p_addr3_reg_730[7] <= p_addr3_fu_474_p2[7];
p_addr3_reg_730[8] <= p_addr3_fu_474_p2[8];
p_addr3_reg_730[9] <= p_addr3_fu_474_p2[9];
p_addr3_reg_730[10] <= p_addr3_fu_474_p2[10];
p_addr3_reg_730[11] <= p_addr3_fu_474_p2[11];
p_addr3_reg_730[12] <= p_addr3_fu_474_p2[12];
p_addr3_reg_730[13] <= p_addr3_fu_474_p2[13];
p_addr3_reg_730[14] <= p_addr3_fu_474_p2[14];
p_addr3_reg_730[15] <= p_addr3_fu_474_p2[15];
p_addr3_reg_730[16] <= p_addr3_fu_474_p2[16];
p_addr3_reg_730[17] <= p_addr3_fu_474_p2[17];
p_addr3_reg_730[18] <= p_addr3_fu_474_p2[18];
p_addr3_reg_730[19] <= p_addr3_fu_474_p2[19];
p_addr3_reg_730[20] <= p_addr3_fu_474_p2[20];
p_addr3_reg_730[21] <= p_addr3_fu_474_p2[21];
p_addr3_reg_730[22] <= p_addr3_fu_474_p2[22];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st42_fsm_41 == ap_CS_fsm)) begin
        p_addr9_reg_851 <= p_addr9_fu_625_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st27_fsm_26 == ap_CS_fsm) | (ap_ST_st28_fsm_27 == ap_CS_fsm))) begin
        reg_242 <= in_r_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st27_fsm_26 == ap_CS_fsm))) begin
        reg_246 <= in_r_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st33_fsm_32 == ap_CS_fsm) | (ap_ST_st38_fsm_37 == ap_CS_fsm))) begin
        reg_250 <= grp_fu_230_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st33_fsm_32 == ap_CS_fsm))) begin
        reg_255 <= grp_fu_233_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st37_fsm_36 == ap_CS_fsm) | (ap_ST_st42_fsm_41 == ap_CS_fsm) | (ap_ST_st51_fsm_50 == ap_CS_fsm))) begin
        reg_260 <= grp_fu_204_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st37_fsm_36 == ap_CS_fsm) | (ap_ST_st46_fsm_45 == ap_CS_fsm))) begin
        reg_266 <= grp_fu_209_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st42_fsm_41 == ap_CS_fsm) | (ap_ST_st51_fsm_50 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st47_fsm_46 == ap_CS_fsm) | (ap_ST_st56_fsm_55 == ap_CS_fsm))) begin
        reg_272 <= grp_fu_196_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm))) begin
        reg_280 <= grp_fu_200_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        tmp_14_reg_750 <= grp_fu_236_p1;
        tmp_17_reg_755 <= grp_fu_239_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_13 == ap_CS_fsm)) begin
        tmp_15_reg_765 <= grp_fu_214_p2;
        tmp_18_reg_770 <= grp_fu_219_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st46_fsm_45 == ap_CS_fsm)) begin
        tmp_37_reg_866 <= grp_fu_204_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st60_fsm_59 == ap_CS_fsm)) begin
        tmp_63_reg_871 <= tmp_63_fu_634_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_fu_298_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_fu_298_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond_fu_298_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_fu_298_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// grp_fu_196_p0 assign process. ///
always @ (ap_CS_fsm or reg_260 or reg_272 or tmp_37_reg_866)
begin
    if ((ap_ST_st47_fsm_46 == ap_CS_fsm)) begin
        grp_fu_196_p0 = tmp_37_reg_866;
    end else if (((ap_ST_st43_fsm_42 == ap_CS_fsm) | (ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st52_fsm_51 == ap_CS_fsm))) begin
        grp_fu_196_p0 = reg_272;
    end else if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st38_fsm_37 == ap_CS_fsm))) begin
        grp_fu_196_p0 = reg_260;
    end else begin
        grp_fu_196_p0 = tmp_37_reg_866;
    end
end

/// grp_fu_196_p1 assign process. ///
always @ (ap_CS_fsm or reg_260 or reg_266)
begin
    if (((ap_ST_st43_fsm_42 == ap_CS_fsm) | (ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st52_fsm_51 == ap_CS_fsm))) begin
        grp_fu_196_p1 = reg_260;
    end else if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st38_fsm_37 == ap_CS_fsm) | (ap_ST_st47_fsm_46 == ap_CS_fsm))) begin
        grp_fu_196_p1 = reg_266;
    end else begin
        grp_fu_196_p1 = reg_266;
    end
end

/// grp_fu_200_p0 assign process. ///
always @ (ap_CS_fsm or reg_280 or tmp_15_reg_765)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_200_p0 = reg_280;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        grp_fu_200_p0 = tmp_15_reg_765;
    end else begin
        grp_fu_200_p0 = tmp_15_reg_765;
    end
end

/// grp_fu_200_p1 assign process. ///
always @ (ap_CS_fsm or reg_266 or tmp_18_reg_770)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_200_p1 = reg_266;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        grp_fu_200_p1 = tmp_18_reg_770;
    end else begin
        grp_fu_200_p1 = tmp_18_reg_770;
    end
end

/// grp_fu_204_p0 assign process. ///
always @ (ap_CS_fsm or tmp_q0 or reg_250 or reg_272)
begin
    if ((ap_ST_st48_fsm_47 == ap_CS_fsm)) begin
        grp_fu_204_p0 = reg_272;
    end else if ((ap_ST_st43_fsm_42 == ap_CS_fsm)) begin
        grp_fu_204_p0 = tmp_q0;
    end else if (((ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st34_fsm_33 == ap_CS_fsm) | (ap_ST_st39_fsm_38 == ap_CS_fsm))) begin
        grp_fu_204_p0 = reg_250;
    end else begin
        grp_fu_204_p0 = reg_272;
    end
end

/// grp_fu_209_p0 assign process. ///
always @ (ap_CS_fsm or tmp_q1 or reg_255)
begin
    if ((ap_ST_st43_fsm_42 == ap_CS_fsm)) begin
        grp_fu_209_p0 = tmp_q1;
    end else if (((ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st34_fsm_33 == ap_CS_fsm))) begin
        grp_fu_209_p0 = reg_255;
    end else begin
        grp_fu_209_p0 = reg_255;
    end
end

/// grp_fu_209_p1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        grp_fu_209_p1 = ap_const_lv32_3E7C8F32;
    end else if (((ap_ST_st43_fsm_42 == ap_CS_fsm) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st34_fsm_33 == ap_CS_fsm))) begin
        grp_fu_209_p1 = ap_const_lv32_3F1B5159;
    end else begin
        grp_fu_209_p1 = ap_const_lv32_3F1B5159;
    end
end

/// grp_fu_230_p0 assign process. ///
always @ (ap_CS_fsm or tmp_2_fu_434_p1 or tmp_s_fu_516_p1 or tmp_25_fu_598_p1 or tmp_32_fu_608_p1)
begin
    if ((ap_ST_st33_fsm_32 == ap_CS_fsm)) begin
        grp_fu_230_p0 = tmp_32_fu_608_p1;
    end else if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        grp_fu_230_p0 = tmp_25_fu_598_p1;
    end else if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        grp_fu_230_p0 = tmp_s_fu_516_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        grp_fu_230_p0 = tmp_2_fu_434_p1;
    end else begin
        grp_fu_230_p0 = tmp_32_fu_608_p1;
    end
end

/// grp_fu_233_p0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_439_p1 or tmp_20_fu_521_p1 or tmp_28_fu_603_p1)
begin
    if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        grp_fu_233_p0 = tmp_28_fu_603_p1;
    end else if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        grp_fu_233_p0 = tmp_20_fu_521_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        grp_fu_233_p0 = tmp_6_fu_439_p1;
    end else begin
        grp_fu_233_p0 = tmp_28_fu_603_p1;
    end
end

/// in_r_address0 assign process. ///
always @ (ap_CS_fsm or tmp_44_fu_338_p1 or tmp_52_fu_413_p1 or tmp_50_fu_484_p1 or tmp_59_fu_566_p1 or tmp_61_fu_593_p1)
begin
    if ((ap_ST_st27_fsm_26 == ap_CS_fsm)) begin
        in_r_address0 = tmp_61_fu_593_p1;
    end else if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        in_r_address0 = tmp_59_fu_566_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        in_r_address0 = tmp_50_fu_484_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_r_address0 = tmp_52_fu_413_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        in_r_address0 = tmp_44_fu_338_p1;
    end else begin
        in_r_address0 = tmp_61_fu_593_p1;
    end
end

/// in_r_address1 assign process. ///
always @ (ap_CS_fsm or tmp_47_fu_377_p1 or tmp_55_fu_429_p1 or tmp_58_fu_511_p1 or tmp_60_fu_580_p1)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        in_r_address1 = tmp_60_fu_580_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        in_r_address1 = tmp_58_fu_511_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_r_address1 = tmp_55_fu_429_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        in_r_address1 = tmp_47_fu_377_p1;
    end else begin
        in_r_address1 = tmp_60_fu_580_p1;
    end
end

/// in_r_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_298_p2 or exitcond1_fu_547_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st27_fsm_26 == ap_CS_fsm) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond_fu_298_p2 == ap_const_lv1_0)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | ((ap_ST_st26_fsm_25 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_547_p2)))) begin
        in_r_ce0 = ap_const_logic_1;
    end else begin
        in_r_ce0 = ap_const_logic_0;
    end
end

/// in_r_ce1 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_298_p2 or exitcond1_fu_547_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond_fu_298_p2 == ap_const_lv1_0)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | ((ap_ST_st26_fsm_25 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_547_p2)))) begin
        in_r_ce1 = ap_const_logic_1;
    end else begin
        in_r_ce1 = ap_const_logic_0;
    end
end

/// out_r_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st61_fsm_60 == ap_CS_fsm)) begin
        out_r_ce0 = ap_const_logic_1;
    end else begin
        out_r_ce0 = ap_const_logic_0;
    end
end

/// out_r_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st61_fsm_60 == ap_CS_fsm)) begin
        out_r_we0 = ap_const_logic_1;
    end else begin
        out_r_we0 = ap_const_logic_0;
    end
end

/// tmp_address0 assign process. ///
always @ (ap_CS_fsm or tmp_36_fu_613_p1 or tmp_24_fu_630_p1)
begin
    if ((ap_ST_st48_fsm_47 == ap_CS_fsm)) begin
        tmp_address0 = tmp_24_fu_630_p1;
    end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tmp_address0 = ap_const_lv11_0;
    end else if ((ap_ST_st42_fsm_41 == ap_CS_fsm)) begin
        tmp_address0 = tmp_36_fu_613_p1;
    end else begin
        tmp_address0 = tmp_24_fu_630_p1;
    end
end

/// tmp_address1 assign process. ///
always @ (ap_CS_fsm or tmp_38_fu_618_p1)
begin
    if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tmp_address1 = ap_const_lv11_1;
    end else if ((ap_ST_st42_fsm_41 == ap_CS_fsm)) begin
        tmp_address1 = tmp_38_fu_618_p1;
    end else begin
        tmp_address1 = ap_const_lv11_1;
    end
end

/// tmp_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st42_fsm_41 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st48_fsm_47 == ap_CS_fsm))) begin
        tmp_ce0 = ap_const_logic_1;
    end else begin
        tmp_ce0 = ap_const_logic_0;
    end
end

/// tmp_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st42_fsm_41 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        tmp_ce1 = ap_const_logic_1;
    end else begin
        tmp_ce1 = ap_const_logic_0;
    end
end

/// tmp_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st48_fsm_47 == ap_CS_fsm))) begin
        tmp_we0 = ap_const_logic_1;
    end else begin
        tmp_we0 = ap_const_logic_0;
    end
end

/// tmp_we1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tmp_we1 = ap_const_logic_1;
    end else begin
        tmp_we1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_fu_298_p2 or exitcond1_fu_547_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(exitcond_fu_298_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            if ((ap_const_lv1_0 == exitcond1_fu_547_p2)) begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st28_fsm_27;
        ap_ST_st28_fsm_27 : 
            ap_NS_fsm = ap_ST_st29_fsm_28;
        ap_ST_st29_fsm_28 : 
            ap_NS_fsm = ap_ST_st30_fsm_29;
        ap_ST_st30_fsm_29 : 
            ap_NS_fsm = ap_ST_st31_fsm_30;
        ap_ST_st31_fsm_30 : 
            ap_NS_fsm = ap_ST_st32_fsm_31;
        ap_ST_st32_fsm_31 : 
            ap_NS_fsm = ap_ST_st33_fsm_32;
        ap_ST_st33_fsm_32 : 
            ap_NS_fsm = ap_ST_st34_fsm_33;
        ap_ST_st34_fsm_33 : 
            ap_NS_fsm = ap_ST_st35_fsm_34;
        ap_ST_st35_fsm_34 : 
            ap_NS_fsm = ap_ST_st36_fsm_35;
        ap_ST_st36_fsm_35 : 
            ap_NS_fsm = ap_ST_st37_fsm_36;
        ap_ST_st37_fsm_36 : 
            ap_NS_fsm = ap_ST_st38_fsm_37;
        ap_ST_st38_fsm_37 : 
            ap_NS_fsm = ap_ST_st39_fsm_38;
        ap_ST_st39_fsm_38 : 
            ap_NS_fsm = ap_ST_st40_fsm_39;
        ap_ST_st40_fsm_39 : 
            ap_NS_fsm = ap_ST_st41_fsm_40;
        ap_ST_st41_fsm_40 : 
            ap_NS_fsm = ap_ST_st42_fsm_41;
        ap_ST_st42_fsm_41 : 
            ap_NS_fsm = ap_ST_st43_fsm_42;
        ap_ST_st43_fsm_42 : 
            ap_NS_fsm = ap_ST_st44_fsm_43;
        ap_ST_st44_fsm_43 : 
            ap_NS_fsm = ap_ST_st45_fsm_44;
        ap_ST_st45_fsm_44 : 
            ap_NS_fsm = ap_ST_st46_fsm_45;
        ap_ST_st46_fsm_45 : 
            ap_NS_fsm = ap_ST_st47_fsm_46;
        ap_ST_st47_fsm_46 : 
            ap_NS_fsm = ap_ST_st48_fsm_47;
        ap_ST_st48_fsm_47 : 
            ap_NS_fsm = ap_ST_st49_fsm_48;
        ap_ST_st49_fsm_48 : 
            ap_NS_fsm = ap_ST_st50_fsm_49;
        ap_ST_st50_fsm_49 : 
            ap_NS_fsm = ap_ST_st51_fsm_50;
        ap_ST_st51_fsm_50 : 
            ap_NS_fsm = ap_ST_st52_fsm_51;
        ap_ST_st52_fsm_51 : 
            ap_NS_fsm = ap_ST_st53_fsm_52;
        ap_ST_st53_fsm_52 : 
            ap_NS_fsm = ap_ST_st54_fsm_53;
        ap_ST_st54_fsm_53 : 
            ap_NS_fsm = ap_ST_st55_fsm_54;
        ap_ST_st55_fsm_54 : 
            ap_NS_fsm = ap_ST_st56_fsm_55;
        ap_ST_st56_fsm_55 : 
            ap_NS_fsm = ap_ST_st57_fsm_56;
        ap_ST_st57_fsm_56 : 
            ap_NS_fsm = ap_ST_st58_fsm_57;
        ap_ST_st58_fsm_57 : 
            ap_NS_fsm = ap_ST_st59_fsm_58;
        ap_ST_st59_fsm_58 : 
            ap_NS_fsm = ap_ST_st60_fsm_59;
        ap_ST_st60_fsm_59 : 
            ap_NS_fsm = ap_ST_st61_fsm_60;
        ap_ST_st61_fsm_60 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign exitcond1_fu_547_p2 = (indvar_reg_183 == ap_const_lv11_77E? 1'b1: 1'b0);
assign exitcond_fu_298_p2 = (indvar1_reg_172 == ap_const_lv11_437? 1'b1: 1'b0);
assign grp_fu_196_ce = ap_const_logic_1;
assign grp_fu_200_ce = ap_const_logic_1;
assign grp_fu_204_ce = ap_const_logic_1;
assign grp_fu_204_p1 = ap_const_lv32_3E7C8F32;
assign grp_fu_209_ce = ap_const_logic_1;
assign grp_fu_214_ce = ap_const_logic_1;
assign grp_fu_214_p0 = tmp_14_reg_750;
assign grp_fu_214_p1 = ap_const_lv32_3E7C8F32;
assign grp_fu_219_ce = ap_const_logic_1;
assign grp_fu_219_p0 = tmp_17_reg_755;
assign grp_fu_219_p1 = ap_const_lv32_3F1B5159;
assign grp_fu_227_ce = ap_const_logic_1;
assign grp_fu_227_p0 = reg_272;
assign grp_fu_230_ce = ap_const_logic_1;
assign grp_fu_233_ce = ap_const_logic_1;
assign grp_fu_236_ce = ap_const_logic_1;
assign grp_fu_236_p0 = $unsigned(in_load_3_reg_700);
assign grp_fu_239_ce = ap_const_logic_1;
assign grp_fu_239_p0 = $unsigned(in_load_4_reg_705);
assign i_fu_292_p2 = (indvar1_reg_172 + ap_const_lv11_1);
assign j_fu_541_p2 = (indvar_reg_183 + ap_const_lv11_2);
assign out_r_address0 = tmp_62_fu_641_p1;
assign out_r_d0 = tmp_63_reg_871;
assign p_addr1_fu_585_p2 = (p_addr3_cast1_reg_786 + tmp_25_trn5_cast_fu_553_p1);
assign p_addr2_cast1_fu_529_p1 = $signed(p_addr2_reg_670);
assign p_addr2_fu_367_p2 = (p_shl2_cast_fu_351_p1 - p_shl3_cast_fu_363_p1);
assign p_addr3_cast1_fu_532_p1 = $signed(p_addr3_reg_730);
assign p_addr3_fu_474_p2 = (p_shl4_cast_fu_459_p1 - p_shl5_cast_fu_470_p1);
assign p_addr4_fu_571_p2 = (p_addr2_cast1_reg_780 + tmp_25_trn5_cast_fu_553_p1);
assign p_addr7_fu_557_p2 = (p_addr_cast1_reg_775 + tmp_25_trn5_cast_fu_553_p1);
assign p_addr9_fu_625_p2 = (p_addr2_cast1_reg_780 + tmp_39_trn_cast_fu_622_p1);
assign p_addr_cast1_fu_526_p1 = $signed(p_addr_reg_660);
assign p_addr_fu_328_p2 = (p_shl_cast_fu_312_p1 - p_shl1_cast_fu_324_p1);
assign p_shl1_cast_fu_324_p1 = $unsigned(tmp_5_fu_316_p3);
assign p_shl2_cast_fu_351_p1 = $unsigned(tmp_45_fu_343_p3);
assign p_shl3_cast_fu_363_p1 = $unsigned(tmp_46_fu_355_p3);
assign p_shl4_cast_fu_459_p1 = $unsigned(tmp_48_fu_452_p3);
assign p_shl5_cast_fu_470_p1 = $unsigned(tmp_49_fu_463_p3);
assign p_shl_cast_fu_312_p1 = $unsigned(tmp_1_fu_304_p3);
assign tmp6_fu_535_p2 = (indvar_reg_183 + ap_const_lv11_1);
assign tmp_1_1_fu_286_p2 = (indvar1_reg_172 + ap_const_lv11_2);
assign tmp_1_fu_304_p3 = {{indvar1_reg_172}, {ap_const_lv11_0}};
assign tmp_20_fu_521_p1 = $unsigned(reg_246);
assign tmp_24_fu_630_p1 = $unsigned(j_reg_798);
assign tmp_25_fu_598_p1 = $unsigned(reg_242);
assign tmp_25_trn5_cast_fu_553_p1 = $unsigned(j_fu_541_p2);
assign tmp_28_fu_603_p1 = $unsigned(reg_246);
assign tmp_2_fu_434_p1 = $unsigned(reg_242);
assign tmp_32_fu_608_p1 = $unsigned(reg_242);
assign tmp_36_fu_613_p1 = $unsigned(indvar_reg_183);
assign tmp_38_fu_618_p1 = $unsigned(tmp6_reg_791);
assign tmp_39_trn_cast_fu_622_p1 = $unsigned(tmp6_reg_791);
assign tmp_44_fu_338_p0 = $signed(p_addr_fu_328_p2);
assign tmp_44_fu_338_p1 = $unsigned(tmp_44_fu_338_p0);
assign tmp_45_fu_343_p3 = {{i_fu_292_p2}, {ap_const_lv11_0}};
assign tmp_46_fu_355_p3 = {{i_fu_292_p2}, {ap_const_lv7_0}};
assign tmp_47_fu_377_p0 = $signed(p_addr2_fu_367_p2);
assign tmp_47_fu_377_p1 = $unsigned(tmp_47_fu_377_p0);
assign tmp_48_fu_452_p3 = {{tmp_1_1_reg_646}, {ap_const_lv11_0}};
assign tmp_49_fu_463_p3 = {{tmp_1_1_reg_646}, {ap_const_lv7_0}};
assign tmp_50_fu_484_p0 = $signed(p_addr3_fu_474_p2);
assign tmp_50_fu_484_p1 = $unsigned(tmp_50_fu_484_p0);
assign tmp_51_fu_402_p3 = {{tmp_1_2_reg_680}, {ap_const_lv1_1}};
assign tmp_52_fu_413_p0 = $signed(tmp_51_fu_402_p3);
assign tmp_52_fu_413_p1 = $unsigned(tmp_52_fu_413_p0);
assign tmp_54_fu_418_p3 = {{tmp_53_reg_685}, {ap_const_lv1_1}};
assign tmp_55_fu_429_p0 = $signed(tmp_54_fu_418_p3);
assign tmp_55_fu_429_p1 = $unsigned(tmp_55_fu_429_p0);
assign tmp_56_fu_489_p4 = {{p_addr3_fu_474_p2[ap_const_lv32_16 : ap_const_lv32_1]}};
assign tmp_57_fu_499_p3 = {{tmp_56_fu_489_p4}, {ap_const_lv1_1}};
assign tmp_58_fu_511_p0 = $signed(tmp_57_fu_499_p3);
assign tmp_58_fu_511_p1 = $unsigned(tmp_58_fu_511_p0);
assign tmp_59_fu_566_p0 = $signed(p_addr7_fu_557_p2);
assign tmp_59_fu_566_p1 = $unsigned(tmp_59_fu_566_p0);
assign tmp_5_fu_316_p3 = {{indvar1_reg_172}, {ap_const_lv7_0}};
assign tmp_60_fu_580_p0 = $signed(p_addr4_fu_571_p2);
assign tmp_60_fu_580_p1 = $unsigned(tmp_60_fu_580_p0);
assign tmp_61_fu_593_p0 = $signed(p_addr1_reg_816);
assign tmp_61_fu_593_p1 = $unsigned(tmp_61_fu_593_p0);
assign tmp_62_fu_641_p0 = $signed(p_addr9_reg_851);
assign tmp_62_fu_641_p1 = $unsigned(tmp_62_fu_641_p0);
assign tmp_63_fu_634_p1 = grp_fu_227_p1[15:0];
assign tmp_6_fu_439_p1 = $unsigned(reg_246);
assign tmp_d0 = reg_272;
assign tmp_d1 = reg_280;
assign tmp_s_fu_516_p1 = $unsigned(reg_242);
always @ (posedge ap_clk)
begin
    p_addr_reg_660[6:0] <= 7'b0000000;
    p_addr2_reg_670[6:0] <= 7'b0000000;
    p_addr3_reg_730[6:0] <= 7'b0000000;
    p_addr_cast1_reg_775[6:0] <= 7'b0000000;
    p_addr2_cast1_reg_780[6:0] <= 7'b0000000;
    p_addr3_cast1_reg_786[6:0] <= 7'b0000000;
end



endmodule //gaussian_1line

