{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531468131496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531468131497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 15:48:51 2018 " "Processing started: Fri Jul 13 15:48:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531468131497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531468131497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIC_demo -c IIC_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIC_demo -c IIC_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531468131497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531468131794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/smg_dem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/smg_dem.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_dem " "Found entity 1: smg_dem" {  } { { "source/smg_dem.v" "" { Text "F:/verilog/IIC/IIC_demo/source/smg_dem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531468131843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531468131843 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IIC_module.v(27) " "Verilog HDL information at IIC_module.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_module.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531468131846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/iic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/iic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_module " "Found entity 1: IIC_module" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531468131846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531468131846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/iic_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/iic_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_demo " "Found entity 1: IIC_demo" {  } { { "source/IIC_demo.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531468131849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531468131849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/function_smg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/function_smg.v" { { "Info" "ISGN_ENTITY_NAME" "1 function_module " "Found entity 1: function_module" {  } { { "source/function_smg.v" "" { Text "F:/verilog/IIC/IIC_demo/source/function_smg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531468131851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531468131851 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encod_module.v(31) " "Verilog HDL warning at encod_module.v(31): extended using \"x\" or \"z\"" {  } { { "source/encod_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/encod_module.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1531468131853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/encod_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/encod_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 encod_module " "Found entity 1: encod_module" {  } { { "source/encod_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/encod_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531468131854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531468131854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIC_demo " "Elaborating entity \"IIC_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531468131887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_dem smg_dem:U1 " "Elaborating entity \"smg_dem\" for hierarchy \"smg_dem:U1\"" {  } { { "source/IIC_demo.v" "U1" { Text "F:/verilog/IIC/IIC_demo/source/IIC_demo.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531468131891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_module smg_dem:U1\|function_module:U1 " "Elaborating entity \"function_module\" for hierarchy \"smg_dem:U1\|function_module:U1\"" {  } { { "source/smg_dem.v" "U1" { Text "F:/verilog/IIC/IIC_demo/source/smg_dem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531468131895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encod_module smg_dem:U1\|encod_module:U2 " "Elaborating entity \"encod_module\" for hierarchy \"smg_dem:U1\|encod_module:U2\"" {  } { { "source/smg_dem.v" "U2" { Text "F:/verilog/IIC/IIC_demo/source/smg_dem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531468131898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_module IIC_module:U2 " "Elaborating entity \"IIC_module\" for hierarchy \"IIC_module:U2\"" {  } { { "source/IIC_demo.v" "U2" { Text "F:/verilog/IIC/IIC_demo/source/IIC_demo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531468131901 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_module.v" 36 -1 0 } } { "source/IIC_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_module.v" 25 -1 0 } } { "source/IIC_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_module.v" 22 -1 0 } } { "source/IIC_module.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_module.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1531468132867 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1531468132867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] VCC " "Pin \"DIG\[7\]\" is stuck at VCC" {  } { { "source/IIC_demo.v" "" { Text "F:/verilog/IIC/IIC_demo/source/IIC_demo.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531468133207 "|IIC_demo|DIG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531468133207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531468133362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/verilog/IIC/IIC_demo/output_files/IIC_demo.map.smsg " "Generated suppressed messages file F:/verilog/IIC/IIC_demo/output_files/IIC_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531468135286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531468135385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531468135385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531468135458 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531468135458 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1531468135458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531468135458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531468135458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531468135478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 15:48:55 2018 " "Processing ended: Fri Jul 13 15:48:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531468135478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531468135478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531468135478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531468135478 ""}
