# Generated by Yosys 0.50 (git sha1 b5170e139, clang++ 18.1.3 -fPIC -O3)
autoidx 4340
attribute \dynports 1
attribute \hdlname "flopenr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:2.1-12.10"
module $paramod\flopenr\WIDTH=s32'00000000000000000000000000100000
  parameter \WIDTH 32
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:8.4-10.29"
  wire width 32 $0\q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:3.28-3.31"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:5.28-5.29"
  wire width 32 input 4 \d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:4.28-4.30"
  wire input 3 \en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:6.28-6.29"
  wire width 32 output 5 \q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:3.33-3.38"
  wire input 2 \reset
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:8.4-10.29"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:8$4310
    assign $0\q[31:0] \q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:9.6-10.29"
    switch \reset
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:9.15-9.20"
      case 1'1
        assign $0\q[31:0] 0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:10.6-10.10"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:10.11-10.29"
        switch \en
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopenr.v:10.15-10.17"
          case 1'1
            assign $0\q[31:0] \d
          case 
        end
    end
    sync posedge \clk
      update \q $0\q[31:0]
    sync posedge \reset
      update \q $0\q[31:0]
  end
end
attribute \dynports 1
attribute \hdlname "flopr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:2.1-11.10"
module $paramod\flopr\WIDTH=s32'00000000000000000000000000100000
  parameter \WIDTH 32
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:7.4-9.24"
  wire width 32 $0\q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:3.28-3.31"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:4.28-4.29"
  wire width 32 input 3 \d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:5.28-5.29"
  wire width 32 output 4 \q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:3.33-3.38"
  wire input 2 \reset
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:7.4-9.24"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:7$4309
    assign $0\q[31:0] \q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:8.6-9.24"
    switch \reset
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:8.10-8.15"
      case 1'1
        assign $0\q[31:0] 0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/flopr.v:9.6-9.10"
      case 
        assign $0\q[31:0] \d
    end
    sync posedge \clk
      update \q $0\q[31:0]
    sync posedge \reset
      update \q $0\q[31:0]
  end
end
attribute \dynports 1
attribute \hdlname "mux2"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:1.1-8.10"
module $paramod\mux2\WIDTH=s32'00000000000000000000000000000001
  parameter \WIDTH 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.29-2.31"
  wire input 1 \d0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.33-2.35"
  wire input 2 \d1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:3.29-3.30"
  wire input 3 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:4.29-4.30"
  wire output 4 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6.15-6.26"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6$4267
    parameter \WIDTH 1
    connect \A \d0
    connect \B \d1
    connect \S \s
    connect \Y \y
  end
end
attribute \dynports 1
attribute \hdlname "mux2"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:1.1-8.10"
module $paramod\mux2\WIDTH=s32'00000000000000000000000000000100
  parameter \WIDTH 4
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.29-2.31"
  wire width 4 input 1 \d0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.33-2.35"
  wire width 4 input 2 \d1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:3.29-3.30"
  wire input 3 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:4.29-4.30"
  wire width 4 output 4 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6.15-6.26"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6$4266
    parameter \WIDTH 4
    connect \A \d0
    connect \B \d1
    connect \S \s
    connect \Y \y
  end
end
attribute \dynports 1
attribute \hdlname "mux2"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:1.1-8.10"
module $paramod\mux2\WIDTH=s32'00000000000000000000000000000101
  parameter \WIDTH 5
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.29-2.31"
  wire width 5 input 1 \d0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.33-2.35"
  wire width 5 input 2 \d1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:3.29-3.30"
  wire input 3 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:4.29-4.30"
  wire width 5 output 4 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6.15-6.26"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6$4308
    parameter \WIDTH 5
    connect \A \d0
    connect \B \d1
    connect \S \s
    connect \Y \y
  end
end
attribute \dynports 1
attribute \hdlname "mux2"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:1.1-8.10"
module $paramod\mux2\WIDTH=s32'00000000000000000000000000100000
  parameter \WIDTH 32
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.29-2.31"
  wire width 32 input 1 \d0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:2.33-2.35"
  wire width 32 input 2 \d1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:3.29-3.30"
  wire input 3 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:4.29-4.30"
  wire width 32 output 4 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6.15-6.26"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux2.v:6$4205
    parameter \WIDTH 32
    connect \A \d0
    connect \B \d1
    connect \S \s
    connect \Y \y
  end
end
attribute \dynports 1
attribute \hdlname "mux3"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:1.1-8.10"
module $paramod\mux3\WIDTH=s32'00000000000000000000000000100000
  parameter \WIDTH 32
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6.28-6.42"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6$4270_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:2.29-2.31"
  wire width 32 input 1 \d0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:2.33-2.35"
  wire width 32 input 2 \d1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:2.37-2.39"
  wire width 32 input 3 \d2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:3.29-3.30"
  wire width 2 input 4 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:4.29-4.30"
  wire width 32 output 5 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6.28-6.42"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6$4270
    parameter \WIDTH 32
    connect \A \d0
    connect \B \d1
    connect \S \s [0]
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6$4270_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6.15-6.43"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6$4271
    parameter \WIDTH 32
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux3.v:6$4270_Y
    connect \B \d2
    connect \S \s [1]
    connect \Y \y
  end
end
attribute \dynports 1
attribute \hdlname "mux5"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:1.1-15.10"
module $paramod\mux5\WIDTH=s32'00000000000000000000000000100000
  parameter \WIDTH 32
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:6.4-13.13"
  wire width 32 $0\y[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:6.4-13.13"
  wire width 32 $1\y[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:2.29-2.31"
  wire width 32 input 1 \d0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:2.33-2.35"
  wire width 32 input 2 \d1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:2.37-2.39"
  wire width 32 input 3 \d2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:2.41-2.43"
  wire width 32 input 4 \d3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:2.45-2.47"
  wire width 32 input 5 \d4
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:3.29-3.30"
  wire width 3 input 6 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:4.28-4.29"
  wire width 32 output 7 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:6.4-13.13"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:6$4311
    assign { } { }
    assign $0\y[31:0] $1\y[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:7.6-13.13"
    switch \s
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign $1\y[31:0] \d0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\y[31:0] \d1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign $1\y[31:0] \d2
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:0.0-0.0"
      case 3'011
        assign { } { }
        assign $1\y[31:0] \d3
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/mux5.v:0.0-0.0"
      case 3'1--
        assign { } { }
        assign $1\y[31:0] \d4
      case 
        assign $1\y[31:0] \y
    end
    sync always
      update \y $0\y[31:0]
  end
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \A2O1A1Ixp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$10
  wire $auto$rtlil.cc:2976:NotGate$16
  wire $auto$rtlil.cc:2976:NotGate$2
  wire $auto$rtlil.cc:2976:NotGate$4
  wire $auto$rtlil.cc:2976:NotGate$8
  wire $auto$rtlil.cc:2977:AndGate$12
  wire $auto$rtlil.cc:2977:AndGate$6
  wire $auto$rtlil.cc:2979:OrGate$14
  wire $auto$rtlil.cc:2979:OrGate$18
  attribute \capacitance "0.596102"
  wire input 4 \A1
  attribute \capacitance "0.598108"
  wire input 5 \A2
  attribute \capacitance "0.631737"
  wire input 1 \B
  attribute \capacitance "0.605014"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$11
    connect \A $auto$rtlil.cc:2976:NotGate$8
    connect \B $auto$rtlil.cc:2976:NotGate$10
    connect \Y $auto$rtlil.cc:2977:AndGate$12
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5
    connect \A $auto$rtlil.cc:2976:NotGate$2
    connect \B $auto$rtlil.cc:2976:NotGate$4
    connect \Y $auto$rtlil.cc:2977:AndGate$6
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$13
    connect \A $auto$rtlil.cc:2977:AndGate$6
    connect \B $auto$rtlil.cc:2977:AndGate$12
    connect \Y $auto$rtlil.cc:2979:OrGate$14
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$17
    connect \A $auto$rtlil.cc:2979:OrGate$14
    connect \B $auto$rtlil.cc:2976:NotGate$16
    connect \Y $auto$rtlil.cc:2979:OrGate$18
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$15
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$16
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$4
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$7
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$8
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$9
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$10
  end
  cell $specify2 $auto$liberty.cc:737:execute$19
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$20
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$21
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$22
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$18
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \A2O1A1O1Ixp25_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$24
  wire $auto$rtlil.cc:2976:NotGate$26
  wire $auto$rtlil.cc:2976:NotGate$30
  wire $auto$rtlil.cc:2976:NotGate$34
  wire $auto$rtlil.cc:2976:NotGate$36
  wire $auto$rtlil.cc:2976:NotGate$40
  wire $auto$rtlil.cc:2976:NotGate$46
  wire $auto$rtlil.cc:2976:NotGate$48
  wire $auto$rtlil.cc:2977:AndGate$28
  wire $auto$rtlil.cc:2977:AndGate$32
  wire $auto$rtlil.cc:2977:AndGate$38
  wire $auto$rtlil.cc:2977:AndGate$42
  wire $auto$rtlil.cc:2977:AndGate$50
  wire $auto$rtlil.cc:2979:OrGate$44
  wire $auto$rtlil.cc:2979:OrGate$52
  attribute \capacitance "0.560258"
  wire input 5 \A1
  attribute \capacitance "0.558554"
  wire input 6 \A2
  attribute \capacitance "0.579231"
  wire input 1 \B
  attribute \capacitance "0.625729"
  wire input 2 \C
  attribute \capacitance "0.67602"
  wire input 3 \D
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \A $auto$rtlil.cc:2976:NotGate$24
    connect \B $auto$rtlil.cc:2976:NotGate$26
    connect \Y $auto$rtlil.cc:2977:AndGate$28
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$31
    connect \A $auto$rtlil.cc:2977:AndGate$28
    connect \B $auto$rtlil.cc:2976:NotGate$30
    connect \Y $auto$rtlil.cc:2977:AndGate$32
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$37
    connect \A $auto$rtlil.cc:2976:NotGate$34
    connect \B $auto$rtlil.cc:2976:NotGate$36
    connect \Y $auto$rtlil.cc:2977:AndGate$38
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$41
    connect \A $auto$rtlil.cc:2977:AndGate$38
    connect \B $auto$rtlil.cc:2976:NotGate$40
    connect \Y $auto$rtlil.cc:2977:AndGate$42
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$49
    connect \A $auto$rtlil.cc:2976:NotGate$46
    connect \B $auto$rtlil.cc:2976:NotGate$48
    connect \Y $auto$rtlil.cc:2977:AndGate$50
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$43
    connect \A $auto$rtlil.cc:2977:AndGate$32
    connect \B $auto$rtlil.cc:2977:AndGate$42
    connect \Y $auto$rtlil.cc:2979:OrGate$44
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$51
    connect \A $auto$rtlil.cc:2979:OrGate$44
    connect \B $auto$rtlil.cc:2977:AndGate$50
    connect \Y $auto$rtlil.cc:2979:OrGate$52
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$23
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$24
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$25
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$26
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$29
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$30
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$33
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$34
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$35
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$36
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$39
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$40
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$45
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$46
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$47
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$48
  end
  cell $specify2 $auto$liberty.cc:737:execute$53
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$54
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$55
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$56
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$57
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$52
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AND2x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3292
  attribute \capacitance "0.522565"
  wire input 1 \A
  attribute \capacitance "0.565708"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3291
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3292
  end
  cell $specify2 $auto$liberty.cc:737:execute$3293
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3294
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3292
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AND2x4_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3296
  attribute \capacitance "1.10216"
  wire input 1 \A
  attribute \capacitance "1.06547"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3295
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3296
  end
  cell $specify2 $auto$liberty.cc:737:execute$3297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3296
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \AND2x6_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3300
  attribute \capacitance "1.10282"
  wire input 1 \A
  attribute \capacitance "1.06559"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3299
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3300
  end
  cell $specify2 $auto$liberty.cc:737:execute$3301
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3302
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3300
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AND3x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3304
  wire $auto$rtlil.cc:2977:AndGate$3306
  attribute \capacitance "0.637809"
  wire input 1 \A
  attribute \capacitance "0.599622"
  wire input 2 \B
  attribute \capacitance "0.600111"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3303
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3304
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3305
    connect \A $auto$rtlil.cc:2977:AndGate$3304
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3306
  end
  cell $specify2 $auto$liberty.cc:737:execute$3307
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3308
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3309
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3306
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \AND3x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3311
  wire $auto$rtlil.cc:2977:AndGate$3313
  attribute \capacitance "0.637848"
  wire input 1 \A
  attribute \capacitance "0.5985"
  wire input 2 \B
  attribute \capacitance "0.6313"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3310
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3311
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3312
    connect \A $auto$rtlil.cc:2977:AndGate$3311
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3313
  end
  cell $specify2 $auto$liberty.cc:737:execute$3314
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3315
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3316
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3313
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.20412"
attribute \whitebox 1
module \AND3x4_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3318
  wire $auto$rtlil.cc:2977:AndGate$3320
  attribute \capacitance "1.06737"
  wire input 1 \A
  attribute \capacitance "1.02417"
  wire input 2 \B
  attribute \capacitance "1.05653"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3317
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3318
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3319
    connect \A $auto$rtlil.cc:2977:AndGate$3318
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3320
  end
  cell $specify2 $auto$liberty.cc:737:execute$3321
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3320
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \AND4x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3325
  wire $auto$rtlil.cc:2977:AndGate$3327
  wire $auto$rtlil.cc:2977:AndGate$3329
  attribute \capacitance "0.642253"
  wire input 1 \A
  attribute \capacitance "0.600214"
  wire input 2 \B
  attribute \capacitance "0.596274"
  wire input 3 \C
  attribute \capacitance "0.615294"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3324
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3325
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3326
    connect \A $auto$rtlil.cc:2977:AndGate$3325
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3327
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3328
    connect \A $auto$rtlil.cc:2977:AndGate$3327
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$3329
  end
  cell $specify2 $auto$liberty.cc:737:execute$3330
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3331
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3332
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3329
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \AND4x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3335
  wire $auto$rtlil.cc:2977:AndGate$3337
  wire $auto$rtlil.cc:2977:AndGate$3339
  attribute \capacitance "0.641521"
  wire input 1 \A
  attribute \capacitance "0.599309"
  wire input 2 \B
  attribute \capacitance "0.59612"
  wire input 3 \C
  attribute \capacitance "0.613289"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3334
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3335
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3336
    connect \A $auto$rtlil.cc:2977:AndGate$3335
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3337
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3338
    connect \A $auto$rtlil.cc:2977:AndGate$3337
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$3339
  end
  cell $specify2 $auto$liberty.cc:737:execute$3340
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3339
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \AND5x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3345
  wire $auto$rtlil.cc:2977:AndGate$3347
  wire $auto$rtlil.cc:2977:AndGate$3349
  wire $auto$rtlil.cc:2977:AndGate$3351
  attribute \capacitance "0.555096"
  wire input 1 \A
  attribute \capacitance "0.507325"
  wire input 2 \B
  attribute \capacitance "0.506159"
  wire input 3 \C
  attribute \capacitance "0.50655"
  wire input 4 \D
  attribute \capacitance "0.544789"
  wire input 5 \E
  wire output 6 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3344
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3346
    connect \A $auto$rtlil.cc:2977:AndGate$3345
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3347
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3348
    connect \A $auto$rtlil.cc:2977:AndGate$3347
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$3349
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3350
    connect \A $auto$rtlil.cc:2977:AndGate$3349
    connect \B \E
    connect \Y $auto$rtlil.cc:2977:AndGate$3351
  end
  cell $specify2 $auto$liberty.cc:737:execute$3352
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \E
  end
  cell $specify2 $auto$liberty.cc:737:execute$3353
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3354
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3356
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3351
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.2916"
attribute \whitebox 1
module \AND5x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3358
  wire $auto$rtlil.cc:2977:AndGate$3360
  wire $auto$rtlil.cc:2977:AndGate$3362
  wire $auto$rtlil.cc:2977:AndGate$3364
  attribute \capacitance "1.06764"
  wire input 1 \A
  attribute \capacitance "1.02176"
  wire input 2 \B
  attribute \capacitance "1.04878"
  wire input 3 \C
  attribute \capacitance "1.0186"
  wire input 4 \D
  attribute \capacitance "1.00756"
  wire input 5 \E
  wire output 6 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3357
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3358
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3359
    connect \A $auto$rtlil.cc:2977:AndGate$3358
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3360
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3361
    connect \A $auto$rtlil.cc:2977:AndGate$3360
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$3362
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3363
    connect \A $auto$rtlil.cc:2977:AndGate$3362
    connect \B \E
    connect \Y $auto$rtlil.cc:2977:AndGate$3364
  end
  cell $specify2 $auto$liberty.cc:737:execute$3365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \E
  end
  cell $specify2 $auto$liberty.cc:737:execute$3366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3368
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3369
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3364
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.23328"
attribute \whitebox 1
module \AO211x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$59
  wire $auto$rtlil.cc:2979:OrGate$61
  wire $auto$rtlil.cc:2979:OrGate$63
  attribute \capacitance "0.99904"
  wire input 4 \A1
  attribute \capacitance "0.946684"
  wire input 5 \A2
  attribute \capacitance "0.903784"
  wire input 1 \B
  attribute \capacitance "0.944065"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$58
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$59
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$60
    connect \A $auto$rtlil.cc:2977:AndGate$59
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$61
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$62
    connect \A $auto$rtlil.cc:2979:OrGate$61
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$63
  end
  cell $specify2 $auto$liberty.cc:737:execute$64
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$65
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$66
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$67
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$63
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AO21x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$69
  wire $auto$rtlil.cc:2979:OrGate$71
  attribute \capacitance "0.620008"
  wire input 3 \A1
  attribute \capacitance "0.634173"
  wire input 4 \A2
  attribute \capacitance "0.634463"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$68
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$69
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$70
    connect \A $auto$rtlil.cc:2977:AndGate$69
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$71
  end
  cell $specify2 $auto$liberty.cc:737:execute$72
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$73
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$74
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$71
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \AO21x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$76
  wire $auto$rtlil.cc:2979:OrGate$78
  attribute \capacitance "0.619635"
  wire input 3 \A1
  attribute \capacitance "0.635558"
  wire input 4 \A2
  attribute \capacitance "0.635811"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$75
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$76
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$77
    connect \A $auto$rtlil.cc:2977:AndGate$76
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$78
  end
  cell $specify2 $auto$liberty.cc:737:execute$79
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$80
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$81
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$78
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AO221x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$83
  wire $auto$rtlil.cc:2977:AndGate$85
  wire $auto$rtlil.cc:2979:OrGate$87
  wire $auto$rtlil.cc:2979:OrGate$89
  attribute \capacitance "0.524398"
  wire input 3 \A1
  attribute \capacitance "0.490212"
  wire input 4 \A2
  attribute \capacitance "0.570435"
  wire input 5 \B1
  attribute \capacitance "0.537586"
  wire input 6 \B2
  attribute \capacitance "0.534412"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$82
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$83
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$84
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$85
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$86
    connect \A $auto$rtlil.cc:2977:AndGate$83
    connect \B $auto$rtlil.cc:2977:AndGate$85
    connect \Y $auto$rtlil.cc:2979:OrGate$87
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$88
    connect \A $auto$rtlil.cc:2979:OrGate$87
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$89
  end
  cell $specify2 $auto$liberty.cc:737:execute$90
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$91
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$92
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$93
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$94
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$89
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \AO221x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$96
  wire $auto$rtlil.cc:2977:AndGate$98
  wire $auto$rtlil.cc:2979:OrGate$100
  wire $auto$rtlil.cc:2979:OrGate$102
  attribute \capacitance "0.523944"
  wire input 3 \A1
  attribute \capacitance "0.489429"
  wire input 4 \A2
  attribute \capacitance "0.570629"
  wire input 5 \B1
  attribute \capacitance "0.537131"
  wire input 6 \B2
  attribute \capacitance "0.533998"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$95
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$96
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$97
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$98
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$101
    connect \A $auto$rtlil.cc:2979:OrGate$100
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$102
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$99
    connect \A $auto$rtlil.cc:2977:AndGate$96
    connect \B $auto$rtlil.cc:2977:AndGate$98
    connect \Y $auto$rtlil.cc:2979:OrGate$100
  end
  cell $specify2 $auto$liberty.cc:737:execute$103
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$104
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$105
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$106
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$107
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$102
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \AO222x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$109
  wire $auto$rtlil.cc:2977:AndGate$111
  wire $auto$rtlil.cc:2977:AndGate$115
  wire $auto$rtlil.cc:2979:OrGate$113
  wire $auto$rtlil.cc:2979:OrGate$117
  attribute \capacitance "0.612009"
  wire input 2 \A1
  attribute \capacitance "0.577875"
  wire input 3 \A2
  attribute \capacitance "0.608173"
  wire input 4 \B1
  attribute \capacitance "0.561761"
  wire input 5 \B2
  attribute \capacitance "0.652363"
  wire input 6 \C1
  attribute \capacitance "0.609353"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$108
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$109
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$110
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$111
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$114
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$115
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$112
    connect \A $auto$rtlil.cc:2977:AndGate$109
    connect \B $auto$rtlil.cc:2977:AndGate$111
    connect \Y $auto$rtlil.cc:2979:OrGate$113
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$116
    connect \A $auto$rtlil.cc:2979:OrGate$113
    connect \B $auto$rtlil.cc:2977:AndGate$115
    connect \Y $auto$rtlil.cc:2979:OrGate$117
  end
  cell $specify2 $auto$liberty.cc:737:execute$118
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$120
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$121
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$122
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$123
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$117
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \AO22x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$125
  wire $auto$rtlil.cc:2977:AndGate$127
  wire $auto$rtlil.cc:2979:OrGate$129
  attribute \capacitance "0.415121"
  wire input 2 \A1
  attribute \capacitance "0.451093"
  wire input 3 \A2
  attribute \capacitance "0.439486"
  wire input 4 \B1
  attribute \capacitance "0.466129"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$124
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$125
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$126
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$127
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$128
    connect \A $auto$rtlil.cc:2977:AndGate$125
    connect \B $auto$rtlil.cc:2977:AndGate$127
    connect \Y $auto$rtlil.cc:2979:OrGate$129
  end
  cell $specify2 $auto$liberty.cc:737:execute$130
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$131
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$132
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$133
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$129
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AO22x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$135
  wire $auto$rtlil.cc:2977:AndGate$137
  wire $auto$rtlil.cc:2979:OrGate$139
  attribute \capacitance "0.572704"
  wire input 2 \A1
  attribute \capacitance "0.622443"
  wire input 3 \A2
  attribute \capacitance "0.609381"
  wire input 4 \B1
  attribute \capacitance "0.648766"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$134
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$135
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$136
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$137
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$138
    connect \A $auto$rtlil.cc:2977:AndGate$135
    connect \B $auto$rtlil.cc:2977:AndGate$137
    connect \Y $auto$rtlil.cc:2979:OrGate$139
  end
  cell $specify2 $auto$liberty.cc:737:execute$140
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$141
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$142
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$143
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$139
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.23328"
attribute \whitebox 1
module \AO31x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$145
  wire $auto$rtlil.cc:2977:AndGate$147
  wire $auto$rtlil.cc:2979:OrGate$149
  attribute \capacitance "1.23661"
  wire input 3 \A1
  attribute \capacitance "1.15767"
  wire input 4 \A2
  attribute \capacitance "1.1476"
  wire input 5 \A3
  attribute \capacitance "0.995971"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$144
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$145
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$146
    connect \A $auto$rtlil.cc:2977:AndGate$145
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$147
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$148
    connect \A $auto$rtlil.cc:2977:AndGate$147
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$149
  end
  cell $specify2 $auto$liberty.cc:737:execute$150
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$151
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$152
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$153
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$149
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.2187"
attribute \whitebox 1
module \AO322x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$155
  wire $auto$rtlil.cc:2977:AndGate$157
  wire $auto$rtlil.cc:2977:AndGate$159
  wire $auto$rtlil.cc:2977:AndGate$163
  wire $auto$rtlil.cc:2979:OrGate$161
  wire $auto$rtlil.cc:2979:OrGate$165
  attribute \capacitance "0.626042"
  wire input 2 \A1
  attribute \capacitance "0.557104"
  wire input 3 \A2
  attribute \capacitance "0.556387"
  wire input 8 \A3
  attribute \capacitance "0.535966"
  wire input 4 \B1
  attribute \capacitance "0.513471"
  wire input 5 \B2
  attribute \capacitance "0.570713"
  wire input 6 \C1
  attribute \capacitance "0.541753"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$154
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$156
    connect \A $auto$rtlil.cc:2977:AndGate$155
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$157
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$158
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$159
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$162
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$163
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$160
    connect \A $auto$rtlil.cc:2977:AndGate$157
    connect \B $auto$rtlil.cc:2977:AndGate$159
    connect \Y $auto$rtlil.cc:2979:OrGate$161
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$164
    connect \A $auto$rtlil.cc:2979:OrGate$161
    connect \B $auto$rtlil.cc:2977:AndGate$163
    connect \Y $auto$rtlil.cc:2979:OrGate$165
  end
  cell $specify2 $auto$liberty.cc:737:execute$166
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$167
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$168
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$169
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$170
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$171
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$172
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$165
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \AO32x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$174
  wire $auto$rtlil.cc:2977:AndGate$176
  wire $auto$rtlil.cc:2977:AndGate$178
  wire $auto$rtlil.cc:2979:OrGate$180
  attribute \capacitance "0.555933"
  wire input 2 \A1
  attribute \capacitance "0.469737"
  wire input 3 \A2
  attribute \capacitance "0.517448"
  wire input 6 \A3
  attribute \capacitance "0.485909"
  wire input 4 \B1
  attribute \capacitance "0.443089"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$173
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$174
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$175
    connect \A $auto$rtlil.cc:2977:AndGate$174
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$176
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$177
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$178
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$179
    connect \A $auto$rtlil.cc:2977:AndGate$176
    connect \B $auto$rtlil.cc:2977:AndGate$178
    connect \Y $auto$rtlil.cc:2979:OrGate$180
  end
  cell $specify2 $auto$liberty.cc:737:execute$181
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$182
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$183
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$184
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$185
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$180
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \AO32x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$187
  wire $auto$rtlil.cc:2977:AndGate$189
  wire $auto$rtlil.cc:2977:AndGate$191
  wire $auto$rtlil.cc:2979:OrGate$193
  attribute \capacitance "0.561922"
  wire input 2 \A1
  attribute \capacitance "0.469544"
  wire input 3 \A2
  attribute \capacitance "0.517215"
  wire input 6 \A3
  attribute \capacitance "0.487359"
  wire input 4 \B1
  attribute \capacitance "0.443631"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$186
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$187
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$188
    connect \A $auto$rtlil.cc:2977:AndGate$187
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$189
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$190
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$191
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$192
    connect \A $auto$rtlil.cc:2977:AndGate$189
    connect \B $auto$rtlil.cc:2977:AndGate$191
    connect \Y $auto$rtlil.cc:2979:OrGate$193
  end
  cell $specify2 $auto$liberty.cc:737:execute$194
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$195
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$196
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$197
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$193
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AO331x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$200
  wire $auto$rtlil.cc:2977:AndGate$202
  wire $auto$rtlil.cc:2977:AndGate$204
  wire $auto$rtlil.cc:2977:AndGate$206
  wire $auto$rtlil.cc:2979:OrGate$208
  wire $auto$rtlil.cc:2979:OrGate$210
  attribute \capacitance "0.613007"
  wire input 3 \A1
  attribute \capacitance "0.548304"
  wire input 4 \A2
  attribute \capacitance "0.565889"
  wire input 7 \A3
  attribute \capacitance "0.607897"
  wire input 5 \B1
  attribute \capacitance "0.542434"
  wire input 6 \B2
  attribute \capacitance "0.560095"
  wire input 8 \B3
  attribute \capacitance "0.668508"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$199
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$200
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$201
    connect \A $auto$rtlil.cc:2977:AndGate$200
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$202
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$203
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$204
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$205
    connect \A $auto$rtlil.cc:2977:AndGate$204
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$206
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$207
    connect \A $auto$rtlil.cc:2977:AndGate$202
    connect \B $auto$rtlil.cc:2977:AndGate$206
    connect \Y $auto$rtlil.cc:2979:OrGate$208
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$209
    connect \A $auto$rtlil.cc:2979:OrGate$208
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$210
  end
  cell $specify2 $auto$liberty.cc:737:execute$211
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$212
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$213
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$216
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$217
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$210
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \AO331x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$219
  wire $auto$rtlil.cc:2977:AndGate$221
  wire $auto$rtlil.cc:2977:AndGate$223
  wire $auto$rtlil.cc:2977:AndGate$225
  wire $auto$rtlil.cc:2979:OrGate$227
  wire $auto$rtlil.cc:2979:OrGate$229
  attribute \capacitance "0.611959"
  wire input 3 \A1
  attribute \capacitance "0.548145"
  wire input 4 \A2
  attribute \capacitance "0.565652"
  wire input 7 \A3
  attribute \capacitance "0.607183"
  wire input 5 \B1
  attribute \capacitance "0.543028"
  wire input 6 \B2
  attribute \capacitance "0.559773"
  wire input 8 \B3
  attribute \capacitance "0.667538"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$220
    connect \A $auto$rtlil.cc:2977:AndGate$219
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$221
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$222
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$223
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$224
    connect \A $auto$rtlil.cc:2977:AndGate$223
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$225
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$226
    connect \A $auto$rtlil.cc:2977:AndGate$221
    connect \B $auto$rtlil.cc:2977:AndGate$225
    connect \Y $auto$rtlil.cc:2979:OrGate$227
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$228
    connect \A $auto$rtlil.cc:2979:OrGate$227
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$229
  end
  cell $specify2 $auto$liberty.cc:737:execute$230
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$233
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$234
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$235
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$229
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \AO332x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$238
  wire $auto$rtlil.cc:2977:AndGate$240
  wire $auto$rtlil.cc:2977:AndGate$242
  wire $auto$rtlil.cc:2977:AndGate$244
  wire $auto$rtlil.cc:2977:AndGate$248
  wire $auto$rtlil.cc:2979:OrGate$246
  wire $auto$rtlil.cc:2979:OrGate$250
  attribute \capacitance "0.608617"
  wire input 2 \A1
  attribute \capacitance "0.548313"
  wire input 3 \A2
  attribute \capacitance "0.566128"
  wire input 8 \A3
  attribute \capacitance "0.60939"
  wire input 4 \B1
  attribute \capacitance "0.543375"
  wire input 5 \B2
  attribute \capacitance "0.560739"
  wire input 9 \B3
  attribute \capacitance "0.654813"
  wire input 6 \C1
  attribute \capacitance "0.610014"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$237
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$238
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$239
    connect \A $auto$rtlil.cc:2977:AndGate$238
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$240
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$241
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$242
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$243
    connect \A $auto$rtlil.cc:2977:AndGate$242
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$244
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$247
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$248
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$245
    connect \A $auto$rtlil.cc:2977:AndGate$240
    connect \B $auto$rtlil.cc:2977:AndGate$244
    connect \Y $auto$rtlil.cc:2979:OrGate$246
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$249
    connect \A $auto$rtlil.cc:2979:OrGate$246
    connect \B $auto$rtlil.cc:2977:AndGate$248
    connect \Y $auto$rtlil.cc:2979:OrGate$250
  end
  cell $specify2 $auto$liberty.cc:737:execute$251
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$252
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$253
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$254
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$256
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$257
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$258
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$250
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \AO332x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$260
  wire $auto$rtlil.cc:2977:AndGate$262
  wire $auto$rtlil.cc:2977:AndGate$264
  wire $auto$rtlil.cc:2977:AndGate$266
  wire $auto$rtlil.cc:2977:AndGate$270
  wire $auto$rtlil.cc:2979:OrGate$268
  wire $auto$rtlil.cc:2979:OrGate$272
  attribute \capacitance "0.608882"
  wire input 2 \A1
  attribute \capacitance "0.54801"
  wire input 3 \A2
  attribute \capacitance "0.566501"
  wire input 8 \A3
  attribute \capacitance "0.608955"
  wire input 4 \B1
  attribute \capacitance "0.544622"
  wire input 5 \B2
  attribute \capacitance "0.560238"
  wire input 9 \B3
  attribute \capacitance "0.653875"
  wire input 6 \C1
  attribute \capacitance "0.610042"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$259
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$260
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$261
    connect \A $auto$rtlil.cc:2977:AndGate$260
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$262
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$263
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$264
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$265
    connect \A $auto$rtlil.cc:2977:AndGate$264
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$266
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$269
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$270
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$267
    connect \A $auto$rtlil.cc:2977:AndGate$262
    connect \B $auto$rtlil.cc:2977:AndGate$266
    connect \Y $auto$rtlil.cc:2979:OrGate$268
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$271
    connect \A $auto$rtlil.cc:2979:OrGate$268
    connect \B $auto$rtlil.cc:2977:AndGate$270
    connect \Y $auto$rtlil.cc:2979:OrGate$272
  end
  cell $specify2 $auto$liberty.cc:737:execute$273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$277
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$278
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$279
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$280
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$272
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \AO333x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$282
  wire $auto$rtlil.cc:2977:AndGate$284
  wire $auto$rtlil.cc:2977:AndGate$286
  wire $auto$rtlil.cc:2977:AndGate$288
  wire $auto$rtlil.cc:2977:AndGate$292
  wire $auto$rtlil.cc:2977:AndGate$294
  wire $auto$rtlil.cc:2979:OrGate$290
  wire $auto$rtlil.cc:2979:OrGate$296
  attribute \capacitance "0.613358"
  wire input 2 \A1
  attribute \capacitance "0.548724"
  wire input 3 \A2
  attribute \capacitance "0.566487"
  wire input 8 \A3
  attribute \capacitance "0.560803"
  wire input 4 \B1
  attribute \capacitance "0.543642"
  wire input 5 \B2
  attribute \capacitance "0.608526"
  wire input 9 \B3
  attribute \capacitance "0.650949"
  wire input 6 \C1
  attribute \capacitance "0.590485"
  wire input 7 \C2
  attribute \capacitance "0.606975"
  wire input 10 \C3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$281
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$282
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$283
    connect \A $auto$rtlil.cc:2977:AndGate$282
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$284
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$285
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$286
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$287
    connect \A $auto$rtlil.cc:2977:AndGate$286
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$288
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$291
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$292
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$293
    connect \A $auto$rtlil.cc:2977:AndGate$292
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$294
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$289
    connect \A $auto$rtlil.cc:2977:AndGate$284
    connect \B $auto$rtlil.cc:2977:AndGate$288
    connect \Y $auto$rtlil.cc:2979:OrGate$290
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$295
    connect \A $auto$rtlil.cc:2979:OrGate$290
    connect \B $auto$rtlil.cc:2977:AndGate$294
    connect \Y $auto$rtlil.cc:2979:OrGate$296
  end
  cell $specify2 $auto$liberty.cc:737:execute$297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C3
  end
  cell $specify2 $auto$liberty.cc:737:execute$298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$299
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$300
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$301
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$302
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$303
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$304
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$305
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$296
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.18954"
attribute \whitebox 1
module \AO333x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$307
  wire $auto$rtlil.cc:2977:AndGate$309
  wire $auto$rtlil.cc:2977:AndGate$311
  wire $auto$rtlil.cc:2977:AndGate$313
  wire $auto$rtlil.cc:2977:AndGate$317
  wire $auto$rtlil.cc:2977:AndGate$319
  wire $auto$rtlil.cc:2979:OrGate$315
  wire $auto$rtlil.cc:2979:OrGate$321
  attribute \capacitance "0.612531"
  wire input 2 \A1
  attribute \capacitance "0.548056"
  wire input 3 \A2
  attribute \capacitance "0.577437"
  wire input 8 \A3
  attribute \capacitance "0.560737"
  wire input 4 \B1
  attribute \capacitance "0.542854"
  wire input 5 \B2
  attribute \capacitance "0.608415"
  wire input 9 \B3
  attribute \capacitance "0.650625"
  wire input 6 \C1
  attribute \capacitance "0.590876"
  wire input 7 \C2
  attribute \capacitance "0.606401"
  wire input 10 \C3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$306
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$307
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$308
    connect \A $auto$rtlil.cc:2977:AndGate$307
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$310
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$311
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$312
    connect \A $auto$rtlil.cc:2977:AndGate$311
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$316
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$318
    connect \A $auto$rtlil.cc:2977:AndGate$317
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$319
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$314
    connect \A $auto$rtlil.cc:2977:AndGate$309
    connect \B $auto$rtlil.cc:2977:AndGate$313
    connect \Y $auto$rtlil.cc:2979:OrGate$315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$320
    connect \A $auto$rtlil.cc:2979:OrGate$315
    connect \B $auto$rtlil.cc:2977:AndGate$319
    connect \Y $auto$rtlil.cc:2979:OrGate$321
  end
  cell $specify2 $auto$liberty.cc:737:execute$322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C3
  end
  cell $specify2 $auto$liberty.cc:737:execute$323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$324
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$325
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$326
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$327
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$328
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$329
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$330
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$321
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AO33x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$332
  wire $auto$rtlil.cc:2977:AndGate$334
  wire $auto$rtlil.cc:2977:AndGate$336
  wire $auto$rtlil.cc:2977:AndGate$338
  wire $auto$rtlil.cc:2979:OrGate$340
  attribute \capacitance "0.545852"
  wire input 2 \A1
  attribute \capacitance "0.48147"
  wire input 3 \A2
  attribute \capacitance "0.514887"
  wire input 6 \A3
  attribute \capacitance "0.579361"
  wire input 4 \B1
  attribute \capacitance "0.521092"
  wire input 5 \B2
  attribute \capacitance "0.542474"
  wire input 7 \B3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$331
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$332
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$333
    connect \A $auto$rtlil.cc:2977:AndGate$332
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$334
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$335
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$336
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$337
    connect \A $auto$rtlil.cc:2977:AndGate$336
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$338
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$339
    connect \A $auto$rtlil.cc:2977:AndGate$334
    connect \B $auto$rtlil.cc:2977:AndGate$338
    connect \Y $auto$rtlil.cc:2979:OrGate$340
  end
  cell $specify2 $auto$liberty.cc:737:execute$341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$344
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$345
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$346
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$340
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \AOI211x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$348
  wire $auto$rtlil.cc:2976:NotGate$350
  wire $auto$rtlil.cc:2976:NotGate$354
  wire $auto$rtlil.cc:2976:NotGate$358
  wire $auto$rtlil.cc:2976:NotGate$360
  wire $auto$rtlil.cc:2976:NotGate$364
  wire $auto$rtlil.cc:2977:AndGate$352
  wire $auto$rtlil.cc:2977:AndGate$356
  wire $auto$rtlil.cc:2977:AndGate$362
  wire $auto$rtlil.cc:2977:AndGate$366
  wire $auto$rtlil.cc:2979:OrGate$368
  attribute \capacitance "0.91577"
  wire input 4 \A1
  attribute \capacitance "0.997"
  wire input 5 \A2
  attribute \capacitance "0.975073"
  wire input 1 \B
  attribute \capacitance "1.05968"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$351
    connect \A $auto$rtlil.cc:2976:NotGate$348
    connect \B $auto$rtlil.cc:2976:NotGate$350
    connect \Y $auto$rtlil.cc:2977:AndGate$352
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$355
    connect \A $auto$rtlil.cc:2977:AndGate$352
    connect \B $auto$rtlil.cc:2976:NotGate$354
    connect \Y $auto$rtlil.cc:2977:AndGate$356
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$361
    connect \A $auto$rtlil.cc:2976:NotGate$358
    connect \B $auto$rtlil.cc:2976:NotGate$360
    connect \Y $auto$rtlil.cc:2977:AndGate$362
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$365
    connect \A $auto$rtlil.cc:2977:AndGate$362
    connect \B $auto$rtlil.cc:2976:NotGate$364
    connect \Y $auto$rtlil.cc:2977:AndGate$366
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$367
    connect \A $auto$rtlil.cc:2977:AndGate$356
    connect \B $auto$rtlil.cc:2977:AndGate$366
    connect \Y $auto$rtlil.cc:2979:OrGate$368
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$347
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$348
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$349
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$350
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$353
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$354
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$357
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$358
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$359
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$363
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$364
  end
  cell $specify2 $auto$liberty.cc:737:execute$369
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$370
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$371
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$372
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$368
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AOI211xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$374
  wire $auto$rtlil.cc:2976:NotGate$376
  wire $auto$rtlil.cc:2976:NotGate$380
  wire $auto$rtlil.cc:2976:NotGate$384
  wire $auto$rtlil.cc:2976:NotGate$386
  wire $auto$rtlil.cc:2976:NotGate$390
  wire $auto$rtlil.cc:2977:AndGate$378
  wire $auto$rtlil.cc:2977:AndGate$382
  wire $auto$rtlil.cc:2977:AndGate$388
  wire $auto$rtlil.cc:2977:AndGate$392
  wire $auto$rtlil.cc:2979:OrGate$394
  attribute \capacitance "0.536466"
  wire input 4 \A1
  attribute \capacitance "0.570767"
  wire input 5 \A2
  attribute \capacitance "0.517828"
  wire input 1 \B
  attribute \capacitance "0.521401"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$377
    connect \A $auto$rtlil.cc:2976:NotGate$374
    connect \B $auto$rtlil.cc:2976:NotGate$376
    connect \Y $auto$rtlil.cc:2977:AndGate$378
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$381
    connect \A $auto$rtlil.cc:2977:AndGate$378
    connect \B $auto$rtlil.cc:2976:NotGate$380
    connect \Y $auto$rtlil.cc:2977:AndGate$382
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$387
    connect \A $auto$rtlil.cc:2976:NotGate$384
    connect \B $auto$rtlil.cc:2976:NotGate$386
    connect \Y $auto$rtlil.cc:2977:AndGate$388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$391
    connect \A $auto$rtlil.cc:2977:AndGate$388
    connect \B $auto$rtlil.cc:2976:NotGate$390
    connect \Y $auto$rtlil.cc:2977:AndGate$392
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$393
    connect \A $auto$rtlil.cc:2977:AndGate$382
    connect \B $auto$rtlil.cc:2977:AndGate$392
    connect \Y $auto$rtlil.cc:2979:OrGate$394
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$373
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$374
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$375
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$376
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$379
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$380
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$383
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$384
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$385
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$386
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$389
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$390
  end
  cell $specify2 $auto$liberty.cc:737:execute$395
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$396
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$397
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$398
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$394
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \AOI21x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$400
  wire $auto$rtlil.cc:2976:NotGate$402
  wire $auto$rtlil.cc:2976:NotGate$406
  wire $auto$rtlil.cc:2976:NotGate$408
  wire $auto$rtlil.cc:2977:AndGate$404
  wire $auto$rtlil.cc:2977:AndGate$410
  wire $auto$rtlil.cc:2979:OrGate$412
  attribute \capacitance "1.23979"
  wire input 3 \A1
  attribute \capacitance "1.08977"
  wire input 4 \A2
  attribute \capacitance "1.24162"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$403
    connect \A $auto$rtlil.cc:2976:NotGate$400
    connect \B $auto$rtlil.cc:2976:NotGate$402
    connect \Y $auto$rtlil.cc:2977:AndGate$404
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$409
    connect \A $auto$rtlil.cc:2976:NotGate$406
    connect \B $auto$rtlil.cc:2976:NotGate$408
    connect \Y $auto$rtlil.cc:2977:AndGate$410
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$411
    connect \A $auto$rtlil.cc:2977:AndGate$404
    connect \B $auto$rtlil.cc:2977:AndGate$410
    connect \Y $auto$rtlil.cc:2979:OrGate$412
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$399
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$400
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$401
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$402
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$405
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$407
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$408
  end
  cell $specify2 $auto$liberty.cc:737:execute$413
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$412
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \AOI21xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$417
  wire $auto$rtlil.cc:2976:NotGate$419
  wire $auto$rtlil.cc:2976:NotGate$423
  wire $auto$rtlil.cc:2976:NotGate$425
  wire $auto$rtlil.cc:2977:AndGate$421
  wire $auto$rtlil.cc:2977:AndGate$427
  wire $auto$rtlil.cc:2979:OrGate$429
  attribute \capacitance "0.444413"
  wire input 3 \A1
  attribute \capacitance "0.413842"
  wire input 4 \A2
  attribute \capacitance "0.485004"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$420
    connect \A $auto$rtlil.cc:2976:NotGate$417
    connect \B $auto$rtlil.cc:2976:NotGate$419
    connect \Y $auto$rtlil.cc:2977:AndGate$421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$426
    connect \A $auto$rtlil.cc:2976:NotGate$423
    connect \B $auto$rtlil.cc:2976:NotGate$425
    connect \Y $auto$rtlil.cc:2977:AndGate$427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$428
    connect \A $auto$rtlil.cc:2977:AndGate$421
    connect \B $auto$rtlil.cc:2977:AndGate$427
    connect \Y $auto$rtlil.cc:2979:OrGate$429
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$416
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$418
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$419
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$422
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$424
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$425
  end
  cell $specify2 $auto$liberty.cc:737:execute$430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$432
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$429
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \AOI21xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$434
  wire $auto$rtlil.cc:2976:NotGate$436
  wire $auto$rtlil.cc:2976:NotGate$440
  wire $auto$rtlil.cc:2976:NotGate$442
  wire $auto$rtlil.cc:2977:AndGate$438
  wire $auto$rtlil.cc:2977:AndGate$444
  wire $auto$rtlil.cc:2979:OrGate$446
  attribute \capacitance "0.596324"
  wire input 3 \A1
  attribute \capacitance "0.565251"
  wire input 4 \A2
  attribute \capacitance "0.600336"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$437
    connect \A $auto$rtlil.cc:2976:NotGate$434
    connect \B $auto$rtlil.cc:2976:NotGate$436
    connect \Y $auto$rtlil.cc:2977:AndGate$438
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$443
    connect \A $auto$rtlil.cc:2976:NotGate$440
    connect \B $auto$rtlil.cc:2976:NotGate$442
    connect \Y $auto$rtlil.cc:2977:AndGate$444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$445
    connect \A $auto$rtlil.cc:2977:AndGate$438
    connect \B $auto$rtlil.cc:2977:AndGate$444
    connect \Y $auto$rtlil.cc:2979:OrGate$446
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$433
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$434
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$435
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$436
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$439
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$440
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$441
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$442
  end
  cell $specify2 $auto$liberty.cc:737:execute$447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$446
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.20412"
attribute \whitebox 1
module \AOI221x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$451
  wire $auto$rtlil.cc:2976:NotGate$453
  wire $auto$rtlil.cc:2976:NotGate$457
  wire $auto$rtlil.cc:2976:NotGate$461
  wire $auto$rtlil.cc:2976:NotGate$463
  wire $auto$rtlil.cc:2976:NotGate$467
  wire $auto$rtlil.cc:2976:NotGate$473
  wire $auto$rtlil.cc:2976:NotGate$475
  wire $auto$rtlil.cc:2976:NotGate$479
  wire $auto$rtlil.cc:2976:NotGate$485
  wire $auto$rtlil.cc:2976:NotGate$487
  wire $auto$rtlil.cc:2976:NotGate$491
  wire $auto$rtlil.cc:2977:AndGate$455
  wire $auto$rtlil.cc:2977:AndGate$459
  wire $auto$rtlil.cc:2977:AndGate$465
  wire $auto$rtlil.cc:2977:AndGate$469
  wire $auto$rtlil.cc:2977:AndGate$477
  wire $auto$rtlil.cc:2977:AndGate$481
  wire $auto$rtlil.cc:2977:AndGate$489
  wire $auto$rtlil.cc:2977:AndGate$493
  wire $auto$rtlil.cc:2979:OrGate$471
  wire $auto$rtlil.cc:2979:OrGate$483
  wire $auto$rtlil.cc:2979:OrGate$495
  attribute \capacitance "0.975663"
  wire input 3 \A1
  attribute \capacitance "0.929709"
  wire input 4 \A2
  attribute \capacitance "0.978058"
  wire input 5 \B1
  attribute \capacitance "0.937198"
  wire input 6 \B2
  attribute \capacitance "0.953341"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$454
    connect \A $auto$rtlil.cc:2976:NotGate$451
    connect \B $auto$rtlil.cc:2976:NotGate$453
    connect \Y $auto$rtlil.cc:2977:AndGate$455
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$458
    connect \A $auto$rtlil.cc:2977:AndGate$455
    connect \B $auto$rtlil.cc:2976:NotGate$457
    connect \Y $auto$rtlil.cc:2977:AndGate$459
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$464
    connect \A $auto$rtlil.cc:2976:NotGate$461
    connect \B $auto$rtlil.cc:2976:NotGate$463
    connect \Y $auto$rtlil.cc:2977:AndGate$465
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$468
    connect \A $auto$rtlil.cc:2977:AndGate$465
    connect \B $auto$rtlil.cc:2976:NotGate$467
    connect \Y $auto$rtlil.cc:2977:AndGate$469
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$476
    connect \A $auto$rtlil.cc:2976:NotGate$473
    connect \B $auto$rtlil.cc:2976:NotGate$475
    connect \Y $auto$rtlil.cc:2977:AndGate$477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$480
    connect \A $auto$rtlil.cc:2977:AndGate$477
    connect \B $auto$rtlil.cc:2976:NotGate$479
    connect \Y $auto$rtlil.cc:2977:AndGate$481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$488
    connect \A $auto$rtlil.cc:2976:NotGate$485
    connect \B $auto$rtlil.cc:2976:NotGate$487
    connect \Y $auto$rtlil.cc:2977:AndGate$489
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$492
    connect \A $auto$rtlil.cc:2977:AndGate$489
    connect \B $auto$rtlil.cc:2976:NotGate$491
    connect \Y $auto$rtlil.cc:2977:AndGate$493
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$470
    connect \A $auto$rtlil.cc:2977:AndGate$459
    connect \B $auto$rtlil.cc:2977:AndGate$469
    connect \Y $auto$rtlil.cc:2979:OrGate$471
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$482
    connect \A $auto$rtlil.cc:2979:OrGate$471
    connect \B $auto$rtlil.cc:2977:AndGate$481
    connect \Y $auto$rtlil.cc:2979:OrGate$483
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$494
    connect \A $auto$rtlil.cc:2979:OrGate$483
    connect \B $auto$rtlil.cc:2977:AndGate$493
    connect \Y $auto$rtlil.cc:2979:OrGate$495
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$450
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$451
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$452
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$453
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$456
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$457
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$460
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$461
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$462
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$463
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$466
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$472
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$473
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$474
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$475
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$478
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$484
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$485
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$486
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$487
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$490
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$491
  end
  cell $specify2 $auto$liberty.cc:737:execute$496
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$497
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$498
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$499
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$500
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$495
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \AOI221xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$502
  wire $auto$rtlil.cc:2976:NotGate$504
  wire $auto$rtlil.cc:2976:NotGate$508
  wire $auto$rtlil.cc:2976:NotGate$512
  wire $auto$rtlil.cc:2976:NotGate$514
  wire $auto$rtlil.cc:2976:NotGate$518
  wire $auto$rtlil.cc:2976:NotGate$524
  wire $auto$rtlil.cc:2976:NotGate$526
  wire $auto$rtlil.cc:2976:NotGate$530
  wire $auto$rtlil.cc:2976:NotGate$536
  wire $auto$rtlil.cc:2976:NotGate$538
  wire $auto$rtlil.cc:2976:NotGate$542
  wire $auto$rtlil.cc:2977:AndGate$506
  wire $auto$rtlil.cc:2977:AndGate$510
  wire $auto$rtlil.cc:2977:AndGate$516
  wire $auto$rtlil.cc:2977:AndGate$520
  wire $auto$rtlil.cc:2977:AndGate$528
  wire $auto$rtlil.cc:2977:AndGate$532
  wire $auto$rtlil.cc:2977:AndGate$540
  wire $auto$rtlil.cc:2977:AndGate$544
  wire $auto$rtlil.cc:2979:OrGate$522
  wire $auto$rtlil.cc:2979:OrGate$534
  wire $auto$rtlil.cc:2979:OrGate$546
  attribute \capacitance "0.523171"
  wire input 3 \A1
  attribute \capacitance "0.488105"
  wire input 4 \A2
  attribute \capacitance "0.568478"
  wire input 5 \B1
  attribute \capacitance "0.538106"
  wire input 6 \B2
  attribute \capacitance "0.533113"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$505
    connect \A $auto$rtlil.cc:2976:NotGate$502
    connect \B $auto$rtlil.cc:2976:NotGate$504
    connect \Y $auto$rtlil.cc:2977:AndGate$506
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$509
    connect \A $auto$rtlil.cc:2977:AndGate$506
    connect \B $auto$rtlil.cc:2976:NotGate$508
    connect \Y $auto$rtlil.cc:2977:AndGate$510
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$515
    connect \A $auto$rtlil.cc:2976:NotGate$512
    connect \B $auto$rtlil.cc:2976:NotGate$514
    connect \Y $auto$rtlil.cc:2977:AndGate$516
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$519
    connect \A $auto$rtlil.cc:2977:AndGate$516
    connect \B $auto$rtlil.cc:2976:NotGate$518
    connect \Y $auto$rtlil.cc:2977:AndGate$520
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$527
    connect \A $auto$rtlil.cc:2976:NotGate$524
    connect \B $auto$rtlil.cc:2976:NotGate$526
    connect \Y $auto$rtlil.cc:2977:AndGate$528
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$531
    connect \A $auto$rtlil.cc:2977:AndGate$528
    connect \B $auto$rtlil.cc:2976:NotGate$530
    connect \Y $auto$rtlil.cc:2977:AndGate$532
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$539
    connect \A $auto$rtlil.cc:2976:NotGate$536
    connect \B $auto$rtlil.cc:2976:NotGate$538
    connect \Y $auto$rtlil.cc:2977:AndGate$540
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$543
    connect \A $auto$rtlil.cc:2977:AndGate$540
    connect \B $auto$rtlil.cc:2976:NotGate$542
    connect \Y $auto$rtlil.cc:2977:AndGate$544
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$521
    connect \A $auto$rtlil.cc:2977:AndGate$510
    connect \B $auto$rtlil.cc:2977:AndGate$520
    connect \Y $auto$rtlil.cc:2979:OrGate$522
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$533
    connect \A $auto$rtlil.cc:2979:OrGate$522
    connect \B $auto$rtlil.cc:2977:AndGate$532
    connect \Y $auto$rtlil.cc:2979:OrGate$534
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$545
    connect \A $auto$rtlil.cc:2979:OrGate$534
    connect \B $auto$rtlil.cc:2977:AndGate$544
    connect \Y $auto$rtlil.cc:2979:OrGate$546
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$501
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$502
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$503
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$504
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$507
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$508
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$511
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$512
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$513
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$514
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$517
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$518
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$523
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$525
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$526
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$529
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$530
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$535
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$536
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$537
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$538
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$541
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$542
  end
  cell $specify2 $auto$liberty.cc:737:execute$547
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$548
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$549
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$550
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$546
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AOI222xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$553
  wire $auto$rtlil.cc:2976:NotGate$555
  wire $auto$rtlil.cc:2976:NotGate$559
  wire $auto$rtlil.cc:2976:NotGate$563
  wire $auto$rtlil.cc:2976:NotGate$565
  wire $auto$rtlil.cc:2976:NotGate$569
  wire $auto$rtlil.cc:2976:NotGate$575
  wire $auto$rtlil.cc:2976:NotGate$577
  wire $auto$rtlil.cc:2976:NotGate$581
  wire $auto$rtlil.cc:2976:NotGate$587
  wire $auto$rtlil.cc:2976:NotGate$589
  wire $auto$rtlil.cc:2976:NotGate$593
  wire $auto$rtlil.cc:2976:NotGate$599
  wire $auto$rtlil.cc:2976:NotGate$601
  wire $auto$rtlil.cc:2976:NotGate$605
  wire $auto$rtlil.cc:2976:NotGate$611
  wire $auto$rtlil.cc:2976:NotGate$613
  wire $auto$rtlil.cc:2976:NotGate$617
  wire $auto$rtlil.cc:2976:NotGate$623
  wire $auto$rtlil.cc:2976:NotGate$625
  wire $auto$rtlil.cc:2976:NotGate$629
  wire $auto$rtlil.cc:2976:NotGate$635
  wire $auto$rtlil.cc:2976:NotGate$637
  wire $auto$rtlil.cc:2976:NotGate$641
  wire $auto$rtlil.cc:2977:AndGate$557
  wire $auto$rtlil.cc:2977:AndGate$561
  wire $auto$rtlil.cc:2977:AndGate$567
  wire $auto$rtlil.cc:2977:AndGate$571
  wire $auto$rtlil.cc:2977:AndGate$579
  wire $auto$rtlil.cc:2977:AndGate$583
  wire $auto$rtlil.cc:2977:AndGate$591
  wire $auto$rtlil.cc:2977:AndGate$595
  wire $auto$rtlil.cc:2977:AndGate$603
  wire $auto$rtlil.cc:2977:AndGate$607
  wire $auto$rtlil.cc:2977:AndGate$615
  wire $auto$rtlil.cc:2977:AndGate$619
  wire $auto$rtlil.cc:2977:AndGate$627
  wire $auto$rtlil.cc:2977:AndGate$631
  wire $auto$rtlil.cc:2977:AndGate$639
  wire $auto$rtlil.cc:2977:AndGate$643
  wire $auto$rtlil.cc:2979:OrGate$573
  wire $auto$rtlil.cc:2979:OrGate$585
  wire $auto$rtlil.cc:2979:OrGate$597
  wire $auto$rtlil.cc:2979:OrGate$609
  wire $auto$rtlil.cc:2979:OrGate$621
  wire $auto$rtlil.cc:2979:OrGate$633
  wire $auto$rtlil.cc:2979:OrGate$645
  attribute \capacitance "0.570074"
  wire input 2 \A1
  attribute \capacitance "0.538474"
  wire input 3 \A2
  attribute \capacitance "0.524211"
  wire input 4 \B1
  attribute \capacitance "0.491027"
  wire input 5 \B2
  attribute \capacitance "0.526854"
  wire input 6 \C1
  attribute \capacitance "0.491997"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$556
    connect \A $auto$rtlil.cc:2976:NotGate$553
    connect \B $auto$rtlil.cc:2976:NotGate$555
    connect \Y $auto$rtlil.cc:2977:AndGate$557
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$560
    connect \A $auto$rtlil.cc:2977:AndGate$557
    connect \B $auto$rtlil.cc:2976:NotGate$559
    connect \Y $auto$rtlil.cc:2977:AndGate$561
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$566
    connect \A $auto$rtlil.cc:2976:NotGate$563
    connect \B $auto$rtlil.cc:2976:NotGate$565
    connect \Y $auto$rtlil.cc:2977:AndGate$567
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$570
    connect \A $auto$rtlil.cc:2977:AndGate$567
    connect \B $auto$rtlil.cc:2976:NotGate$569
    connect \Y $auto$rtlil.cc:2977:AndGate$571
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$578
    connect \A $auto$rtlil.cc:2976:NotGate$575
    connect \B $auto$rtlil.cc:2976:NotGate$577
    connect \Y $auto$rtlil.cc:2977:AndGate$579
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$582
    connect \A $auto$rtlil.cc:2977:AndGate$579
    connect \B $auto$rtlil.cc:2976:NotGate$581
    connect \Y $auto$rtlil.cc:2977:AndGate$583
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$590
    connect \A $auto$rtlil.cc:2976:NotGate$587
    connect \B $auto$rtlil.cc:2976:NotGate$589
    connect \Y $auto$rtlil.cc:2977:AndGate$591
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$594
    connect \A $auto$rtlil.cc:2977:AndGate$591
    connect \B $auto$rtlil.cc:2976:NotGate$593
    connect \Y $auto$rtlil.cc:2977:AndGate$595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$602
    connect \A $auto$rtlil.cc:2976:NotGate$599
    connect \B $auto$rtlil.cc:2976:NotGate$601
    connect \Y $auto$rtlil.cc:2977:AndGate$603
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$606
    connect \A $auto$rtlil.cc:2977:AndGate$603
    connect \B $auto$rtlil.cc:2976:NotGate$605
    connect \Y $auto$rtlil.cc:2977:AndGate$607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$614
    connect \A $auto$rtlil.cc:2976:NotGate$611
    connect \B $auto$rtlil.cc:2976:NotGate$613
    connect \Y $auto$rtlil.cc:2977:AndGate$615
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$618
    connect \A $auto$rtlil.cc:2977:AndGate$615
    connect \B $auto$rtlil.cc:2976:NotGate$617
    connect \Y $auto$rtlil.cc:2977:AndGate$619
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$626
    connect \A $auto$rtlil.cc:2976:NotGate$623
    connect \B $auto$rtlil.cc:2976:NotGate$625
    connect \Y $auto$rtlil.cc:2977:AndGate$627
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$630
    connect \A $auto$rtlil.cc:2977:AndGate$627
    connect \B $auto$rtlil.cc:2976:NotGate$629
    connect \Y $auto$rtlil.cc:2977:AndGate$631
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$638
    connect \A $auto$rtlil.cc:2976:NotGate$635
    connect \B $auto$rtlil.cc:2976:NotGate$637
    connect \Y $auto$rtlil.cc:2977:AndGate$639
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$642
    connect \A $auto$rtlil.cc:2977:AndGate$639
    connect \B $auto$rtlil.cc:2976:NotGate$641
    connect \Y $auto$rtlil.cc:2977:AndGate$643
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$572
    connect \A $auto$rtlil.cc:2977:AndGate$561
    connect \B $auto$rtlil.cc:2977:AndGate$571
    connect \Y $auto$rtlil.cc:2979:OrGate$573
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$584
    connect \A $auto$rtlil.cc:2979:OrGate$573
    connect \B $auto$rtlil.cc:2977:AndGate$583
    connect \Y $auto$rtlil.cc:2979:OrGate$585
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$596
    connect \A $auto$rtlil.cc:2979:OrGate$585
    connect \B $auto$rtlil.cc:2977:AndGate$595
    connect \Y $auto$rtlil.cc:2979:OrGate$597
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$608
    connect \A $auto$rtlil.cc:2979:OrGate$597
    connect \B $auto$rtlil.cc:2977:AndGate$607
    connect \Y $auto$rtlil.cc:2979:OrGate$609
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$620
    connect \A $auto$rtlil.cc:2979:OrGate$609
    connect \B $auto$rtlil.cc:2977:AndGate$619
    connect \Y $auto$rtlil.cc:2979:OrGate$621
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$632
    connect \A $auto$rtlil.cc:2979:OrGate$621
    connect \B $auto$rtlil.cc:2977:AndGate$631
    connect \Y $auto$rtlil.cc:2979:OrGate$633
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$644
    connect \A $auto$rtlil.cc:2979:OrGate$633
    connect \B $auto$rtlil.cc:2977:AndGate$643
    connect \Y $auto$rtlil.cc:2979:OrGate$645
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$552
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$553
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$554
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$555
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$558
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$559
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$562
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$563
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$564
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$568
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$569
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$574
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$575
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$576
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$577
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$580
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$581
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$586
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$587
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$588
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$589
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$592
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$598
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$599
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$600
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$601
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$604
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$610
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$611
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$612
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$613
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$616
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$617
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$622
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$623
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$624
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$628
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$634
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$635
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$636
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$640
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$641
  end
  cell $specify2 $auto$liberty.cc:737:execute$646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$648
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$649
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$650
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$651
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$645
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AOI22x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$653
  wire $auto$rtlil.cc:2976:NotGate$655
  wire $auto$rtlil.cc:2976:NotGate$659
  wire $auto$rtlil.cc:2976:NotGate$661
  wire $auto$rtlil.cc:2976:NotGate$667
  wire $auto$rtlil.cc:2976:NotGate$669
  wire $auto$rtlil.cc:2976:NotGate$675
  wire $auto$rtlil.cc:2976:NotGate$677
  wire $auto$rtlil.cc:2977:AndGate$657
  wire $auto$rtlil.cc:2977:AndGate$663
  wire $auto$rtlil.cc:2977:AndGate$671
  wire $auto$rtlil.cc:2977:AndGate$679
  wire $auto$rtlil.cc:2979:OrGate$665
  wire $auto$rtlil.cc:2979:OrGate$673
  wire $auto$rtlil.cc:2979:OrGate$681
  attribute \capacitance "1.19891"
  wire input 2 \A1
  attribute \capacitance "1.33496"
  wire input 3 \A2
  attribute \capacitance "1.10319"
  wire input 4 \B1
  attribute \capacitance "1.24856"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$656
    connect \A $auto$rtlil.cc:2976:NotGate$653
    connect \B $auto$rtlil.cc:2976:NotGate$655
    connect \Y $auto$rtlil.cc:2977:AndGate$657
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$662
    connect \A $auto$rtlil.cc:2976:NotGate$659
    connect \B $auto$rtlil.cc:2976:NotGate$661
    connect \Y $auto$rtlil.cc:2977:AndGate$663
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$670
    connect \A $auto$rtlil.cc:2976:NotGate$667
    connect \B $auto$rtlil.cc:2976:NotGate$669
    connect \Y $auto$rtlil.cc:2977:AndGate$671
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$678
    connect \A $auto$rtlil.cc:2976:NotGate$675
    connect \B $auto$rtlil.cc:2976:NotGate$677
    connect \Y $auto$rtlil.cc:2977:AndGate$679
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$664
    connect \A $auto$rtlil.cc:2977:AndGate$657
    connect \B $auto$rtlil.cc:2977:AndGate$663
    connect \Y $auto$rtlil.cc:2979:OrGate$665
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$672
    connect \A $auto$rtlil.cc:2979:OrGate$665
    connect \B $auto$rtlil.cc:2977:AndGate$671
    connect \Y $auto$rtlil.cc:2979:OrGate$673
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$680
    connect \A $auto$rtlil.cc:2979:OrGate$673
    connect \B $auto$rtlil.cc:2977:AndGate$679
    connect \Y $auto$rtlil.cc:2979:OrGate$681
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$652
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$653
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$654
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$655
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$658
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$659
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$660
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$661
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$666
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$667
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$668
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$669
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$674
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$675
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$676
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$677
  end
  cell $specify2 $auto$liberty.cc:737:execute$682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$684
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$685
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$681
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AOI22xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$687
  wire $auto$rtlil.cc:2976:NotGate$689
  wire $auto$rtlil.cc:2976:NotGate$693
  wire $auto$rtlil.cc:2976:NotGate$695
  wire $auto$rtlil.cc:2976:NotGate$701
  wire $auto$rtlil.cc:2976:NotGate$703
  wire $auto$rtlil.cc:2976:NotGate$709
  wire $auto$rtlil.cc:2976:NotGate$711
  wire $auto$rtlil.cc:2977:AndGate$691
  wire $auto$rtlil.cc:2977:AndGate$697
  wire $auto$rtlil.cc:2977:AndGate$705
  wire $auto$rtlil.cc:2977:AndGate$713
  wire $auto$rtlil.cc:2979:OrGate$699
  wire $auto$rtlil.cc:2979:OrGate$707
  wire $auto$rtlil.cc:2979:OrGate$715
  attribute \capacitance "0.407744"
  wire input 2 \A1
  attribute \capacitance "0.440195"
  wire input 3 \A2
  attribute \capacitance "0.444734"
  wire input 4 \B1
  attribute \capacitance "0.465792"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$690
    connect \A $auto$rtlil.cc:2976:NotGate$687
    connect \B $auto$rtlil.cc:2976:NotGate$689
    connect \Y $auto$rtlil.cc:2977:AndGate$691
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$696
    connect \A $auto$rtlil.cc:2976:NotGate$693
    connect \B $auto$rtlil.cc:2976:NotGate$695
    connect \Y $auto$rtlil.cc:2977:AndGate$697
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$704
    connect \A $auto$rtlil.cc:2976:NotGate$701
    connect \B $auto$rtlil.cc:2976:NotGate$703
    connect \Y $auto$rtlil.cc:2977:AndGate$705
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$712
    connect \A $auto$rtlil.cc:2976:NotGate$709
    connect \B $auto$rtlil.cc:2976:NotGate$711
    connect \Y $auto$rtlil.cc:2977:AndGate$713
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$698
    connect \A $auto$rtlil.cc:2977:AndGate$691
    connect \B $auto$rtlil.cc:2977:AndGate$697
    connect \Y $auto$rtlil.cc:2979:OrGate$699
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$706
    connect \A $auto$rtlil.cc:2979:OrGate$699
    connect \B $auto$rtlil.cc:2977:AndGate$705
    connect \Y $auto$rtlil.cc:2979:OrGate$707
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$714
    connect \A $auto$rtlil.cc:2979:OrGate$707
    connect \B $auto$rtlil.cc:2977:AndGate$713
    connect \Y $auto$rtlil.cc:2979:OrGate$715
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$686
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$687
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$688
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$692
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$693
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$694
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$695
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$700
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$701
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$702
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$703
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$708
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$709
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$710
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$711
  end
  cell $specify2 $auto$liberty.cc:737:execute$716
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$717
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$718
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$719
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$715
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AOI22xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$721
  wire $auto$rtlil.cc:2976:NotGate$723
  wire $auto$rtlil.cc:2976:NotGate$727
  wire $auto$rtlil.cc:2976:NotGate$729
  wire $auto$rtlil.cc:2976:NotGate$735
  wire $auto$rtlil.cc:2976:NotGate$737
  wire $auto$rtlil.cc:2976:NotGate$743
  wire $auto$rtlil.cc:2976:NotGate$745
  wire $auto$rtlil.cc:2977:AndGate$725
  wire $auto$rtlil.cc:2977:AndGate$731
  wire $auto$rtlil.cc:2977:AndGate$739
  wire $auto$rtlil.cc:2977:AndGate$747
  wire $auto$rtlil.cc:2979:OrGate$733
  wire $auto$rtlil.cc:2979:OrGate$741
  wire $auto$rtlil.cc:2979:OrGate$749
  attribute \capacitance "0.572493"
  wire input 2 \A1
  attribute \capacitance "0.615126"
  wire input 3 \A2
  attribute \capacitance "0.613453"
  wire input 4 \B1
  attribute \capacitance "0.647777"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$724
    connect \A $auto$rtlil.cc:2976:NotGate$721
    connect \B $auto$rtlil.cc:2976:NotGate$723
    connect \Y $auto$rtlil.cc:2977:AndGate$725
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$730
    connect \A $auto$rtlil.cc:2976:NotGate$727
    connect \B $auto$rtlil.cc:2976:NotGate$729
    connect \Y $auto$rtlil.cc:2977:AndGate$731
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$738
    connect \A $auto$rtlil.cc:2976:NotGate$735
    connect \B $auto$rtlil.cc:2976:NotGate$737
    connect \Y $auto$rtlil.cc:2977:AndGate$739
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$746
    connect \A $auto$rtlil.cc:2976:NotGate$743
    connect \B $auto$rtlil.cc:2976:NotGate$745
    connect \Y $auto$rtlil.cc:2977:AndGate$747
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$732
    connect \A $auto$rtlil.cc:2977:AndGate$725
    connect \B $auto$rtlil.cc:2977:AndGate$731
    connect \Y $auto$rtlil.cc:2979:OrGate$733
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$740
    connect \A $auto$rtlil.cc:2979:OrGate$733
    connect \B $auto$rtlil.cc:2977:AndGate$739
    connect \Y $auto$rtlil.cc:2979:OrGate$741
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$748
    connect \A $auto$rtlil.cc:2979:OrGate$741
    connect \B $auto$rtlil.cc:2977:AndGate$747
    connect \Y $auto$rtlil.cc:2979:OrGate$749
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$720
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$721
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$722
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$723
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$726
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$727
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$728
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$729
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$734
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$736
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$737
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$742
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$743
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$744
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$745
  end
  cell $specify2 $auto$liberty.cc:737:execute$750
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$751
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$749
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \AOI311xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$755
  wire $auto$rtlil.cc:2976:NotGate$757
  wire $auto$rtlil.cc:2976:NotGate$761
  wire $auto$rtlil.cc:2976:NotGate$765
  wire $auto$rtlil.cc:2976:NotGate$767
  wire $auto$rtlil.cc:2976:NotGate$771
  wire $auto$rtlil.cc:2976:NotGate$777
  wire $auto$rtlil.cc:2976:NotGate$779
  wire $auto$rtlil.cc:2976:NotGate$783
  wire $auto$rtlil.cc:2977:AndGate$759
  wire $auto$rtlil.cc:2977:AndGate$763
  wire $auto$rtlil.cc:2977:AndGate$769
  wire $auto$rtlil.cc:2977:AndGate$773
  wire $auto$rtlil.cc:2977:AndGate$781
  wire $auto$rtlil.cc:2977:AndGate$785
  wire $auto$rtlil.cc:2979:OrGate$775
  wire $auto$rtlil.cc:2979:OrGate$787
  attribute \capacitance "0.618991"
  wire input 4 \A1
  attribute \capacitance "0.53795"
  wire input 5 \A2
  attribute \capacitance "0.565487"
  wire input 6 \A3
  attribute \capacitance "0.539728"
  wire input 1 \B
  attribute \capacitance "0.565545"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$758
    connect \A $auto$rtlil.cc:2976:NotGate$755
    connect \B $auto$rtlil.cc:2976:NotGate$757
    connect \Y $auto$rtlil.cc:2977:AndGate$759
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$762
    connect \A $auto$rtlil.cc:2977:AndGate$759
    connect \B $auto$rtlil.cc:2976:NotGate$761
    connect \Y $auto$rtlil.cc:2977:AndGate$763
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$768
    connect \A $auto$rtlil.cc:2976:NotGate$765
    connect \B $auto$rtlil.cc:2976:NotGate$767
    connect \Y $auto$rtlil.cc:2977:AndGate$769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$772
    connect \A $auto$rtlil.cc:2977:AndGate$769
    connect \B $auto$rtlil.cc:2976:NotGate$771
    connect \Y $auto$rtlil.cc:2977:AndGate$773
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$780
    connect \A $auto$rtlil.cc:2976:NotGate$777
    connect \B $auto$rtlil.cc:2976:NotGate$779
    connect \Y $auto$rtlil.cc:2977:AndGate$781
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$784
    connect \A $auto$rtlil.cc:2977:AndGate$781
    connect \B $auto$rtlil.cc:2976:NotGate$783
    connect \Y $auto$rtlil.cc:2977:AndGate$785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$774
    connect \A $auto$rtlil.cc:2977:AndGate$763
    connect \B $auto$rtlil.cc:2977:AndGate$773
    connect \Y $auto$rtlil.cc:2979:OrGate$775
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$786
    connect \A $auto$rtlil.cc:2979:OrGate$775
    connect \B $auto$rtlil.cc:2977:AndGate$785
    connect \Y $auto$rtlil.cc:2979:OrGate$787
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$754
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$756
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$757
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$760
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$761
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$764
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$765
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$766
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$767
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$770
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$771
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$776
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$777
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$778
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$779
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$782
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$783
  end
  cell $specify2 $auto$liberty.cc:737:execute$788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$787
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \AOI31xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$794
  wire $auto$rtlil.cc:2976:NotGate$796
  wire $auto$rtlil.cc:2976:NotGate$800
  wire $auto$rtlil.cc:2976:NotGate$802
  wire $auto$rtlil.cc:2976:NotGate$808
  wire $auto$rtlil.cc:2976:NotGate$810
  wire $auto$rtlil.cc:2977:AndGate$798
  wire $auto$rtlil.cc:2977:AndGate$804
  wire $auto$rtlil.cc:2977:AndGate$812
  wire $auto$rtlil.cc:2979:OrGate$806
  wire $auto$rtlil.cc:2979:OrGate$814
  attribute \capacitance "0.548161"
  wire input 3 \A1
  attribute \capacitance "0.469314"
  wire input 4 \A2
  attribute \capacitance "0.484641"
  wire input 5 \A3
  attribute \capacitance "0.514025"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$797
    connect \A $auto$rtlil.cc:2976:NotGate$794
    connect \B $auto$rtlil.cc:2976:NotGate$796
    connect \Y $auto$rtlil.cc:2977:AndGate$798
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$803
    connect \A $auto$rtlil.cc:2976:NotGate$800
    connect \B $auto$rtlil.cc:2976:NotGate$802
    connect \Y $auto$rtlil.cc:2977:AndGate$804
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$811
    connect \A $auto$rtlil.cc:2976:NotGate$808
    connect \B $auto$rtlil.cc:2976:NotGate$810
    connect \Y $auto$rtlil.cc:2977:AndGate$812
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$805
    connect \A $auto$rtlil.cc:2977:AndGate$798
    connect \B $auto$rtlil.cc:2977:AndGate$804
    connect \Y $auto$rtlil.cc:2979:OrGate$806
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$813
    connect \A $auto$rtlil.cc:2979:OrGate$806
    connect \B $auto$rtlil.cc:2977:AndGate$812
    connect \Y $auto$rtlil.cc:2979:OrGate$814
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$793
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$794
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$795
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$796
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$799
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$800
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$801
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$802
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$807
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$808
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$809
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$810
  end
  cell $specify2 $auto$liberty.cc:737:execute$815
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$816
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$814
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.18954"
attribute \whitebox 1
module \AOI31xp67_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$820
  wire $auto$rtlil.cc:2976:NotGate$822
  wire $auto$rtlil.cc:2976:NotGate$826
  wire $auto$rtlil.cc:2976:NotGate$828
  wire $auto$rtlil.cc:2976:NotGate$834
  wire $auto$rtlil.cc:2976:NotGate$836
  wire $auto$rtlil.cc:2977:AndGate$824
  wire $auto$rtlil.cc:2977:AndGate$830
  wire $auto$rtlil.cc:2977:AndGate$838
  wire $auto$rtlil.cc:2979:OrGate$832
  wire $auto$rtlil.cc:2979:OrGate$840
  attribute \capacitance "1.25092"
  wire input 3 \A1
  attribute \capacitance "1.15363"
  wire input 4 \A2
  attribute \capacitance "1.14752"
  wire input 5 \A3
  attribute \capacitance "0.992688"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$823
    connect \A $auto$rtlil.cc:2976:NotGate$820
    connect \B $auto$rtlil.cc:2976:NotGate$822
    connect \Y $auto$rtlil.cc:2977:AndGate$824
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$829
    connect \A $auto$rtlil.cc:2976:NotGate$826
    connect \B $auto$rtlil.cc:2976:NotGate$828
    connect \Y $auto$rtlil.cc:2977:AndGate$830
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$837
    connect \A $auto$rtlil.cc:2976:NotGate$834
    connect \B $auto$rtlil.cc:2976:NotGate$836
    connect \Y $auto$rtlil.cc:2977:AndGate$838
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$831
    connect \A $auto$rtlil.cc:2977:AndGate$824
    connect \B $auto$rtlil.cc:2977:AndGate$830
    connect \Y $auto$rtlil.cc:2979:OrGate$832
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$839
    connect \A $auto$rtlil.cc:2979:OrGate$832
    connect \B $auto$rtlil.cc:2977:AndGate$838
    connect \Y $auto$rtlil.cc:2979:OrGate$840
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$819
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$820
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$821
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$822
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$825
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$826
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$827
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$828
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$833
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$834
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$835
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$836
  end
  cell $specify2 $auto$liberty.cc:737:execute$841
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$842
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$843
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$844
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$840
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \AOI321xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$846
  wire $auto$rtlil.cc:2976:NotGate$848
  wire $auto$rtlil.cc:2976:NotGate$852
  wire $auto$rtlil.cc:2976:NotGate$856
  wire $auto$rtlil.cc:2976:NotGate$858
  wire $auto$rtlil.cc:2976:NotGate$862
  wire $auto$rtlil.cc:2976:NotGate$868
  wire $auto$rtlil.cc:2976:NotGate$870
  wire $auto$rtlil.cc:2976:NotGate$874
  wire $auto$rtlil.cc:2976:NotGate$880
  wire $auto$rtlil.cc:2976:NotGate$882
  wire $auto$rtlil.cc:2976:NotGate$886
  wire $auto$rtlil.cc:2976:NotGate$892
  wire $auto$rtlil.cc:2976:NotGate$894
  wire $auto$rtlil.cc:2976:NotGate$898
  wire $auto$rtlil.cc:2976:NotGate$904
  wire $auto$rtlil.cc:2976:NotGate$906
  wire $auto$rtlil.cc:2976:NotGate$910
  wire $auto$rtlil.cc:2977:AndGate$850
  wire $auto$rtlil.cc:2977:AndGate$854
  wire $auto$rtlil.cc:2977:AndGate$860
  wire $auto$rtlil.cc:2977:AndGate$864
  wire $auto$rtlil.cc:2977:AndGate$872
  wire $auto$rtlil.cc:2977:AndGate$876
  wire $auto$rtlil.cc:2977:AndGate$884
  wire $auto$rtlil.cc:2977:AndGate$888
  wire $auto$rtlil.cc:2977:AndGate$896
  wire $auto$rtlil.cc:2977:AndGate$900
  wire $auto$rtlil.cc:2977:AndGate$908
  wire $auto$rtlil.cc:2977:AndGate$912
  wire $auto$rtlil.cc:2979:OrGate$866
  wire $auto$rtlil.cc:2979:OrGate$878
  wire $auto$rtlil.cc:2979:OrGate$890
  wire $auto$rtlil.cc:2979:OrGate$902
  wire $auto$rtlil.cc:2979:OrGate$914
  attribute \capacitance "0.606404"
  wire input 3 \A1
  attribute \capacitance "0.536097"
  wire input 4 \A2
  attribute \capacitance "0.566411"
  wire input 7 \A3
  attribute \capacitance "0.534367"
  wire input 5 \B1
  attribute \capacitance "0.564878"
  wire input 6 \B2
  attribute \capacitance "0.576097"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$849
    connect \A $auto$rtlil.cc:2976:NotGate$846
    connect \B $auto$rtlil.cc:2976:NotGate$848
    connect \Y $auto$rtlil.cc:2977:AndGate$850
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$853
    connect \A $auto$rtlil.cc:2977:AndGate$850
    connect \B $auto$rtlil.cc:2976:NotGate$852
    connect \Y $auto$rtlil.cc:2977:AndGate$854
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$859
    connect \A $auto$rtlil.cc:2976:NotGate$856
    connect \B $auto$rtlil.cc:2976:NotGate$858
    connect \Y $auto$rtlil.cc:2977:AndGate$860
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$863
    connect \A $auto$rtlil.cc:2977:AndGate$860
    connect \B $auto$rtlil.cc:2976:NotGate$862
    connect \Y $auto$rtlil.cc:2977:AndGate$864
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$871
    connect \A $auto$rtlil.cc:2976:NotGate$868
    connect \B $auto$rtlil.cc:2976:NotGate$870
    connect \Y $auto$rtlil.cc:2977:AndGate$872
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$875
    connect \A $auto$rtlil.cc:2977:AndGate$872
    connect \B $auto$rtlil.cc:2976:NotGate$874
    connect \Y $auto$rtlil.cc:2977:AndGate$876
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$883
    connect \A $auto$rtlil.cc:2976:NotGate$880
    connect \B $auto$rtlil.cc:2976:NotGate$882
    connect \Y $auto$rtlil.cc:2977:AndGate$884
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$887
    connect \A $auto$rtlil.cc:2977:AndGate$884
    connect \B $auto$rtlil.cc:2976:NotGate$886
    connect \Y $auto$rtlil.cc:2977:AndGate$888
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$895
    connect \A $auto$rtlil.cc:2976:NotGate$892
    connect \B $auto$rtlil.cc:2976:NotGate$894
    connect \Y $auto$rtlil.cc:2977:AndGate$896
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$899
    connect \A $auto$rtlil.cc:2977:AndGate$896
    connect \B $auto$rtlil.cc:2976:NotGate$898
    connect \Y $auto$rtlil.cc:2977:AndGate$900
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$907
    connect \A $auto$rtlil.cc:2976:NotGate$904
    connect \B $auto$rtlil.cc:2976:NotGate$906
    connect \Y $auto$rtlil.cc:2977:AndGate$908
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$911
    connect \A $auto$rtlil.cc:2977:AndGate$908
    connect \B $auto$rtlil.cc:2976:NotGate$910
    connect \Y $auto$rtlil.cc:2977:AndGate$912
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$865
    connect \A $auto$rtlil.cc:2977:AndGate$854
    connect \B $auto$rtlil.cc:2977:AndGate$864
    connect \Y $auto$rtlil.cc:2979:OrGate$866
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$877
    connect \A $auto$rtlil.cc:2979:OrGate$866
    connect \B $auto$rtlil.cc:2977:AndGate$876
    connect \Y $auto$rtlil.cc:2979:OrGate$878
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$889
    connect \A $auto$rtlil.cc:2979:OrGate$878
    connect \B $auto$rtlil.cc:2977:AndGate$888
    connect \Y $auto$rtlil.cc:2979:OrGate$890
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$901
    connect \A $auto$rtlil.cc:2979:OrGate$890
    connect \B $auto$rtlil.cc:2977:AndGate$900
    connect \Y $auto$rtlil.cc:2979:OrGate$902
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$913
    connect \A $auto$rtlil.cc:2979:OrGate$902
    connect \B $auto$rtlil.cc:2977:AndGate$912
    connect \Y $auto$rtlil.cc:2979:OrGate$914
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$845
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$846
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$847
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$848
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$851
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$852
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$855
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$856
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$857
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$858
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$861
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$862
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$867
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$868
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$869
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$870
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$873
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$874
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$879
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$880
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$881
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$882
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$885
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$886
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$891
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$892
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$893
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$894
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$897
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$898
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$903
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$904
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$905
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$906
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$909
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$910
  end
  cell $specify2 $auto$liberty.cc:737:execute$915
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$916
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$917
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$918
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$919
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$920
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$914
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \AOI322xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1004
  wire $auto$rtlil.cc:2976:NotGate$1006
  wire $auto$rtlil.cc:2976:NotGate$1010
  wire $auto$rtlil.cc:2976:NotGate$1016
  wire $auto$rtlil.cc:2976:NotGate$1018
  wire $auto$rtlil.cc:2976:NotGate$1022
  wire $auto$rtlil.cc:2976:NotGate$1028
  wire $auto$rtlil.cc:2976:NotGate$1030
  wire $auto$rtlil.cc:2976:NotGate$1034
  wire $auto$rtlil.cc:2976:NotGate$1040
  wire $auto$rtlil.cc:2976:NotGate$1042
  wire $auto$rtlil.cc:2976:NotGate$1046
  wire $auto$rtlil.cc:2976:NotGate$1052
  wire $auto$rtlil.cc:2976:NotGate$1054
  wire $auto$rtlil.cc:2976:NotGate$1058
  wire $auto$rtlil.cc:2976:NotGate$922
  wire $auto$rtlil.cc:2976:NotGate$924
  wire $auto$rtlil.cc:2976:NotGate$928
  wire $auto$rtlil.cc:2976:NotGate$932
  wire $auto$rtlil.cc:2976:NotGate$934
  wire $auto$rtlil.cc:2976:NotGate$938
  wire $auto$rtlil.cc:2976:NotGate$944
  wire $auto$rtlil.cc:2976:NotGate$946
  wire $auto$rtlil.cc:2976:NotGate$950
  wire $auto$rtlil.cc:2976:NotGate$956
  wire $auto$rtlil.cc:2976:NotGate$958
  wire $auto$rtlil.cc:2976:NotGate$962
  wire $auto$rtlil.cc:2976:NotGate$968
  wire $auto$rtlil.cc:2976:NotGate$970
  wire $auto$rtlil.cc:2976:NotGate$974
  wire $auto$rtlil.cc:2976:NotGate$980
  wire $auto$rtlil.cc:2976:NotGate$982
  wire $auto$rtlil.cc:2976:NotGate$986
  wire $auto$rtlil.cc:2976:NotGate$992
  wire $auto$rtlil.cc:2976:NotGate$994
  wire $auto$rtlil.cc:2976:NotGate$998
  wire $auto$rtlil.cc:2977:AndGate$1000
  wire $auto$rtlil.cc:2977:AndGate$1008
  wire $auto$rtlil.cc:2977:AndGate$1012
  wire $auto$rtlil.cc:2977:AndGate$1020
  wire $auto$rtlil.cc:2977:AndGate$1024
  wire $auto$rtlil.cc:2977:AndGate$1032
  wire $auto$rtlil.cc:2977:AndGate$1036
  wire $auto$rtlil.cc:2977:AndGate$1044
  wire $auto$rtlil.cc:2977:AndGate$1048
  wire $auto$rtlil.cc:2977:AndGate$1056
  wire $auto$rtlil.cc:2977:AndGate$1060
  wire $auto$rtlil.cc:2977:AndGate$926
  wire $auto$rtlil.cc:2977:AndGate$930
  wire $auto$rtlil.cc:2977:AndGate$936
  wire $auto$rtlil.cc:2977:AndGate$940
  wire $auto$rtlil.cc:2977:AndGate$948
  wire $auto$rtlil.cc:2977:AndGate$952
  wire $auto$rtlil.cc:2977:AndGate$960
  wire $auto$rtlil.cc:2977:AndGate$964
  wire $auto$rtlil.cc:2977:AndGate$972
  wire $auto$rtlil.cc:2977:AndGate$976
  wire $auto$rtlil.cc:2977:AndGate$984
  wire $auto$rtlil.cc:2977:AndGate$988
  wire $auto$rtlil.cc:2977:AndGate$996
  wire $auto$rtlil.cc:2979:OrGate$1002
  wire $auto$rtlil.cc:2979:OrGate$1014
  wire $auto$rtlil.cc:2979:OrGate$1026
  wire $auto$rtlil.cc:2979:OrGate$1038
  wire $auto$rtlil.cc:2979:OrGate$1050
  wire $auto$rtlil.cc:2979:OrGate$1062
  wire $auto$rtlil.cc:2979:OrGate$942
  wire $auto$rtlil.cc:2979:OrGate$954
  wire $auto$rtlil.cc:2979:OrGate$966
  wire $auto$rtlil.cc:2979:OrGate$978
  wire $auto$rtlil.cc:2979:OrGate$990
  attribute \capacitance "0.610853"
  wire input 2 \A1
  attribute \capacitance "0.542744"
  wire input 3 \A2
  attribute \capacitance "0.557567"
  wire input 8 \A3
  attribute \capacitance "0.561804"
  wire input 4 \B1
  attribute \capacitance "0.488487"
  wire input 5 \B2
  attribute \capacitance "0.565808"
  wire input 6 \C1
  attribute \capacitance "0.558299"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1007
    connect \A $auto$rtlil.cc:2976:NotGate$1004
    connect \B $auto$rtlil.cc:2976:NotGate$1006
    connect \Y $auto$rtlil.cc:2977:AndGate$1008
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1011
    connect \A $auto$rtlil.cc:2977:AndGate$1008
    connect \B $auto$rtlil.cc:2976:NotGate$1010
    connect \Y $auto$rtlil.cc:2977:AndGate$1012
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1019
    connect \A $auto$rtlil.cc:2976:NotGate$1016
    connect \B $auto$rtlil.cc:2976:NotGate$1018
    connect \Y $auto$rtlil.cc:2977:AndGate$1020
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1023
    connect \A $auto$rtlil.cc:2977:AndGate$1020
    connect \B $auto$rtlil.cc:2976:NotGate$1022
    connect \Y $auto$rtlil.cc:2977:AndGate$1024
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1031
    connect \A $auto$rtlil.cc:2976:NotGate$1028
    connect \B $auto$rtlil.cc:2976:NotGate$1030
    connect \Y $auto$rtlil.cc:2977:AndGate$1032
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1035
    connect \A $auto$rtlil.cc:2977:AndGate$1032
    connect \B $auto$rtlil.cc:2976:NotGate$1034
    connect \Y $auto$rtlil.cc:2977:AndGate$1036
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1043
    connect \A $auto$rtlil.cc:2976:NotGate$1040
    connect \B $auto$rtlil.cc:2976:NotGate$1042
    connect \Y $auto$rtlil.cc:2977:AndGate$1044
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1047
    connect \A $auto$rtlil.cc:2977:AndGate$1044
    connect \B $auto$rtlil.cc:2976:NotGate$1046
    connect \Y $auto$rtlil.cc:2977:AndGate$1048
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1055
    connect \A $auto$rtlil.cc:2976:NotGate$1052
    connect \B $auto$rtlil.cc:2976:NotGate$1054
    connect \Y $auto$rtlil.cc:2977:AndGate$1056
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1059
    connect \A $auto$rtlil.cc:2977:AndGate$1056
    connect \B $auto$rtlil.cc:2976:NotGate$1058
    connect \Y $auto$rtlil.cc:2977:AndGate$1060
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$925
    connect \A $auto$rtlil.cc:2976:NotGate$922
    connect \B $auto$rtlil.cc:2976:NotGate$924
    connect \Y $auto$rtlil.cc:2977:AndGate$926
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$929
    connect \A $auto$rtlil.cc:2977:AndGate$926
    connect \B $auto$rtlil.cc:2976:NotGate$928
    connect \Y $auto$rtlil.cc:2977:AndGate$930
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$935
    connect \A $auto$rtlil.cc:2976:NotGate$932
    connect \B $auto$rtlil.cc:2976:NotGate$934
    connect \Y $auto$rtlil.cc:2977:AndGate$936
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$939
    connect \A $auto$rtlil.cc:2977:AndGate$936
    connect \B $auto$rtlil.cc:2976:NotGate$938
    connect \Y $auto$rtlil.cc:2977:AndGate$940
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$947
    connect \A $auto$rtlil.cc:2976:NotGate$944
    connect \B $auto$rtlil.cc:2976:NotGate$946
    connect \Y $auto$rtlil.cc:2977:AndGate$948
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$951
    connect \A $auto$rtlil.cc:2977:AndGate$948
    connect \B $auto$rtlil.cc:2976:NotGate$950
    connect \Y $auto$rtlil.cc:2977:AndGate$952
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$959
    connect \A $auto$rtlil.cc:2976:NotGate$956
    connect \B $auto$rtlil.cc:2976:NotGate$958
    connect \Y $auto$rtlil.cc:2977:AndGate$960
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$963
    connect \A $auto$rtlil.cc:2977:AndGate$960
    connect \B $auto$rtlil.cc:2976:NotGate$962
    connect \Y $auto$rtlil.cc:2977:AndGate$964
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$971
    connect \A $auto$rtlil.cc:2976:NotGate$968
    connect \B $auto$rtlil.cc:2976:NotGate$970
    connect \Y $auto$rtlil.cc:2977:AndGate$972
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$975
    connect \A $auto$rtlil.cc:2977:AndGate$972
    connect \B $auto$rtlil.cc:2976:NotGate$974
    connect \Y $auto$rtlil.cc:2977:AndGate$976
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$983
    connect \A $auto$rtlil.cc:2976:NotGate$980
    connect \B $auto$rtlil.cc:2976:NotGate$982
    connect \Y $auto$rtlil.cc:2977:AndGate$984
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$987
    connect \A $auto$rtlil.cc:2977:AndGate$984
    connect \B $auto$rtlil.cc:2976:NotGate$986
    connect \Y $auto$rtlil.cc:2977:AndGate$988
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$995
    connect \A $auto$rtlil.cc:2976:NotGate$992
    connect \B $auto$rtlil.cc:2976:NotGate$994
    connect \Y $auto$rtlil.cc:2977:AndGate$996
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$999
    connect \A $auto$rtlil.cc:2977:AndGate$996
    connect \B $auto$rtlil.cc:2976:NotGate$998
    connect \Y $auto$rtlil.cc:2977:AndGate$1000
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1001
    connect \A $auto$rtlil.cc:2979:OrGate$990
    connect \B $auto$rtlil.cc:2977:AndGate$1000
    connect \Y $auto$rtlil.cc:2979:OrGate$1002
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1013
    connect \A $auto$rtlil.cc:2979:OrGate$1002
    connect \B $auto$rtlil.cc:2977:AndGate$1012
    connect \Y $auto$rtlil.cc:2979:OrGate$1014
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1025
    connect \A $auto$rtlil.cc:2979:OrGate$1014
    connect \B $auto$rtlil.cc:2977:AndGate$1024
    connect \Y $auto$rtlil.cc:2979:OrGate$1026
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1037
    connect \A $auto$rtlil.cc:2979:OrGate$1026
    connect \B $auto$rtlil.cc:2977:AndGate$1036
    connect \Y $auto$rtlil.cc:2979:OrGate$1038
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1049
    connect \A $auto$rtlil.cc:2979:OrGate$1038
    connect \B $auto$rtlil.cc:2977:AndGate$1048
    connect \Y $auto$rtlil.cc:2979:OrGate$1050
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1061
    connect \A $auto$rtlil.cc:2979:OrGate$1050
    connect \B $auto$rtlil.cc:2977:AndGate$1060
    connect \Y $auto$rtlil.cc:2979:OrGate$1062
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$941
    connect \A $auto$rtlil.cc:2977:AndGate$930
    connect \B $auto$rtlil.cc:2977:AndGate$940
    connect \Y $auto$rtlil.cc:2979:OrGate$942
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$953
    connect \A $auto$rtlil.cc:2979:OrGate$942
    connect \B $auto$rtlil.cc:2977:AndGate$952
    connect \Y $auto$rtlil.cc:2979:OrGate$954
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$965
    connect \A $auto$rtlil.cc:2979:OrGate$954
    connect \B $auto$rtlil.cc:2977:AndGate$964
    connect \Y $auto$rtlil.cc:2979:OrGate$966
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$977
    connect \A $auto$rtlil.cc:2979:OrGate$966
    connect \B $auto$rtlil.cc:2977:AndGate$976
    connect \Y $auto$rtlil.cc:2979:OrGate$978
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$989
    connect \A $auto$rtlil.cc:2979:OrGate$978
    connect \B $auto$rtlil.cc:2977:AndGate$988
    connect \Y $auto$rtlil.cc:2979:OrGate$990
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1003
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1004
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1005
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1006
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1009
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1010
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1015
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1016
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1017
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1018
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1021
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1022
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1027
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1028
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1029
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1030
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1033
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1034
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1039
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1040
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1041
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1042
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1045
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1046
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1051
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1052
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1053
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1054
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1057
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1058
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$921
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$922
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$923
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$924
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$927
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$928
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$931
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$932
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$933
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$937
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$938
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$943
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$944
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$945
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$946
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$949
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$950
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$955
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$956
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$957
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$958
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$961
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$962
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$967
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$968
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$969
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$970
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$973
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$974
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$979
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$980
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$981
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$982
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$985
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$986
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$991
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$992
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$993
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$994
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$997
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$998
  end
  cell $specify2 $auto$liberty.cc:737:execute$1063
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1064
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1065
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1066
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1067
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1068
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1069
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1062
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \AOI32xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1071
  wire $auto$rtlil.cc:2976:NotGate$1073
  wire $auto$rtlil.cc:2976:NotGate$1077
  wire $auto$rtlil.cc:2976:NotGate$1079
  wire $auto$rtlil.cc:2976:NotGate$1085
  wire $auto$rtlil.cc:2976:NotGate$1087
  wire $auto$rtlil.cc:2976:NotGate$1093
  wire $auto$rtlil.cc:2976:NotGate$1095
  wire $auto$rtlil.cc:2976:NotGate$1101
  wire $auto$rtlil.cc:2976:NotGate$1103
  wire $auto$rtlil.cc:2976:NotGate$1109
  wire $auto$rtlil.cc:2976:NotGate$1111
  wire $auto$rtlil.cc:2977:AndGate$1075
  wire $auto$rtlil.cc:2977:AndGate$1081
  wire $auto$rtlil.cc:2977:AndGate$1089
  wire $auto$rtlil.cc:2977:AndGate$1097
  wire $auto$rtlil.cc:2977:AndGate$1105
  wire $auto$rtlil.cc:2977:AndGate$1113
  wire $auto$rtlil.cc:2979:OrGate$1083
  wire $auto$rtlil.cc:2979:OrGate$1091
  wire $auto$rtlil.cc:2979:OrGate$1099
  wire $auto$rtlil.cc:2979:OrGate$1107
  wire $auto$rtlil.cc:2979:OrGate$1115
  attribute \capacitance "0.546561"
  wire input 2 \A1
  attribute \capacitance "0.479742"
  wire input 3 \A2
  attribute \capacitance "0.505739"
  wire input 6 \A3
  attribute \capacitance "0.447761"
  wire input 4 \B1
  attribute \capacitance "0.474413"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1074
    connect \A $auto$rtlil.cc:2976:NotGate$1071
    connect \B $auto$rtlil.cc:2976:NotGate$1073
    connect \Y $auto$rtlil.cc:2977:AndGate$1075
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1080
    connect \A $auto$rtlil.cc:2976:NotGate$1077
    connect \B $auto$rtlil.cc:2976:NotGate$1079
    connect \Y $auto$rtlil.cc:2977:AndGate$1081
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1088
    connect \A $auto$rtlil.cc:2976:NotGate$1085
    connect \B $auto$rtlil.cc:2976:NotGate$1087
    connect \Y $auto$rtlil.cc:2977:AndGate$1089
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1096
    connect \A $auto$rtlil.cc:2976:NotGate$1093
    connect \B $auto$rtlil.cc:2976:NotGate$1095
    connect \Y $auto$rtlil.cc:2977:AndGate$1097
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1104
    connect \A $auto$rtlil.cc:2976:NotGate$1101
    connect \B $auto$rtlil.cc:2976:NotGate$1103
    connect \Y $auto$rtlil.cc:2977:AndGate$1105
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1112
    connect \A $auto$rtlil.cc:2976:NotGate$1109
    connect \B $auto$rtlil.cc:2976:NotGate$1111
    connect \Y $auto$rtlil.cc:2977:AndGate$1113
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1082
    connect \A $auto$rtlil.cc:2977:AndGate$1075
    connect \B $auto$rtlil.cc:2977:AndGate$1081
    connect \Y $auto$rtlil.cc:2979:OrGate$1083
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1090
    connect \A $auto$rtlil.cc:2979:OrGate$1083
    connect \B $auto$rtlil.cc:2977:AndGate$1089
    connect \Y $auto$rtlil.cc:2979:OrGate$1091
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1098
    connect \A $auto$rtlil.cc:2979:OrGate$1091
    connect \B $auto$rtlil.cc:2977:AndGate$1097
    connect \Y $auto$rtlil.cc:2979:OrGate$1099
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1106
    connect \A $auto$rtlil.cc:2979:OrGate$1099
    connect \B $auto$rtlil.cc:2977:AndGate$1105
    connect \Y $auto$rtlil.cc:2979:OrGate$1107
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1114
    connect \A $auto$rtlil.cc:2979:OrGate$1107
    connect \B $auto$rtlil.cc:2977:AndGate$1113
    connect \Y $auto$rtlil.cc:2979:OrGate$1115
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1070
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1071
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1072
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1073
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1076
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1077
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1078
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1079
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1084
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1085
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1086
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1087
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1092
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1093
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1094
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1095
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1100
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1101
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1102
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1103
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1108
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1109
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1110
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1111
  end
  cell $specify2 $auto$liberty.cc:737:execute$1116
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1117
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1118
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1120
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1115
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \AOI331xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1122
  wire $auto$rtlil.cc:2976:NotGate$1124
  wire $auto$rtlil.cc:2976:NotGate$1128
  wire $auto$rtlil.cc:2976:NotGate$1132
  wire $auto$rtlil.cc:2976:NotGate$1134
  wire $auto$rtlil.cc:2976:NotGate$1138
  wire $auto$rtlil.cc:2976:NotGate$1144
  wire $auto$rtlil.cc:2976:NotGate$1146
  wire $auto$rtlil.cc:2976:NotGate$1150
  wire $auto$rtlil.cc:2976:NotGate$1156
  wire $auto$rtlil.cc:2976:NotGate$1158
  wire $auto$rtlil.cc:2976:NotGate$1162
  wire $auto$rtlil.cc:2976:NotGate$1168
  wire $auto$rtlil.cc:2976:NotGate$1170
  wire $auto$rtlil.cc:2976:NotGate$1174
  wire $auto$rtlil.cc:2976:NotGate$1180
  wire $auto$rtlil.cc:2976:NotGate$1182
  wire $auto$rtlil.cc:2976:NotGate$1186
  wire $auto$rtlil.cc:2976:NotGate$1192
  wire $auto$rtlil.cc:2976:NotGate$1194
  wire $auto$rtlil.cc:2976:NotGate$1198
  wire $auto$rtlil.cc:2976:NotGate$1204
  wire $auto$rtlil.cc:2976:NotGate$1206
  wire $auto$rtlil.cc:2976:NotGate$1210
  wire $auto$rtlil.cc:2976:NotGate$1216
  wire $auto$rtlil.cc:2976:NotGate$1218
  wire $auto$rtlil.cc:2976:NotGate$1222
  wire $auto$rtlil.cc:2977:AndGate$1126
  wire $auto$rtlil.cc:2977:AndGate$1130
  wire $auto$rtlil.cc:2977:AndGate$1136
  wire $auto$rtlil.cc:2977:AndGate$1140
  wire $auto$rtlil.cc:2977:AndGate$1148
  wire $auto$rtlil.cc:2977:AndGate$1152
  wire $auto$rtlil.cc:2977:AndGate$1160
  wire $auto$rtlil.cc:2977:AndGate$1164
  wire $auto$rtlil.cc:2977:AndGate$1172
  wire $auto$rtlil.cc:2977:AndGate$1176
  wire $auto$rtlil.cc:2977:AndGate$1184
  wire $auto$rtlil.cc:2977:AndGate$1188
  wire $auto$rtlil.cc:2977:AndGate$1196
  wire $auto$rtlil.cc:2977:AndGate$1200
  wire $auto$rtlil.cc:2977:AndGate$1208
  wire $auto$rtlil.cc:2977:AndGate$1212
  wire $auto$rtlil.cc:2977:AndGate$1220
  wire $auto$rtlil.cc:2977:AndGate$1224
  wire $auto$rtlil.cc:2979:OrGate$1142
  wire $auto$rtlil.cc:2979:OrGate$1154
  wire $auto$rtlil.cc:2979:OrGate$1166
  wire $auto$rtlil.cc:2979:OrGate$1178
  wire $auto$rtlil.cc:2979:OrGate$1190
  wire $auto$rtlil.cc:2979:OrGate$1202
  wire $auto$rtlil.cc:2979:OrGate$1214
  wire $auto$rtlil.cc:2979:OrGate$1226
  attribute \capacitance "0.610734"
  wire input 2 \A1
  attribute \capacitance "0.546789"
  wire input 3 \A2
  attribute \capacitance "0.559912"
  wire input 7 \A3
  attribute \capacitance "0.607179"
  wire input 4 \B1
  attribute \capacitance "0.543614"
  wire input 5 \B2
  attribute \capacitance "0.560184"
  wire input 8 \B3
  attribute \capacitance "0.668342"
  wire input 6 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1125
    connect \A $auto$rtlil.cc:2976:NotGate$1122
    connect \B $auto$rtlil.cc:2976:NotGate$1124
    connect \Y $auto$rtlil.cc:2977:AndGate$1126
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1129
    connect \A $auto$rtlil.cc:2977:AndGate$1126
    connect \B $auto$rtlil.cc:2976:NotGate$1128
    connect \Y $auto$rtlil.cc:2977:AndGate$1130
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1135
    connect \A $auto$rtlil.cc:2976:NotGate$1132
    connect \B $auto$rtlil.cc:2976:NotGate$1134
    connect \Y $auto$rtlil.cc:2977:AndGate$1136
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1139
    connect \A $auto$rtlil.cc:2977:AndGate$1136
    connect \B $auto$rtlil.cc:2976:NotGate$1138
    connect \Y $auto$rtlil.cc:2977:AndGate$1140
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1147
    connect \A $auto$rtlil.cc:2976:NotGate$1144
    connect \B $auto$rtlil.cc:2976:NotGate$1146
    connect \Y $auto$rtlil.cc:2977:AndGate$1148
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1151
    connect \A $auto$rtlil.cc:2977:AndGate$1148
    connect \B $auto$rtlil.cc:2976:NotGate$1150
    connect \Y $auto$rtlil.cc:2977:AndGate$1152
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1159
    connect \A $auto$rtlil.cc:2976:NotGate$1156
    connect \B $auto$rtlil.cc:2976:NotGate$1158
    connect \Y $auto$rtlil.cc:2977:AndGate$1160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1163
    connect \A $auto$rtlil.cc:2977:AndGate$1160
    connect \B $auto$rtlil.cc:2976:NotGate$1162
    connect \Y $auto$rtlil.cc:2977:AndGate$1164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1171
    connect \A $auto$rtlil.cc:2976:NotGate$1168
    connect \B $auto$rtlil.cc:2976:NotGate$1170
    connect \Y $auto$rtlil.cc:2977:AndGate$1172
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1175
    connect \A $auto$rtlil.cc:2977:AndGate$1172
    connect \B $auto$rtlil.cc:2976:NotGate$1174
    connect \Y $auto$rtlil.cc:2977:AndGate$1176
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1183
    connect \A $auto$rtlil.cc:2976:NotGate$1180
    connect \B $auto$rtlil.cc:2976:NotGate$1182
    connect \Y $auto$rtlil.cc:2977:AndGate$1184
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1187
    connect \A $auto$rtlil.cc:2977:AndGate$1184
    connect \B $auto$rtlil.cc:2976:NotGate$1186
    connect \Y $auto$rtlil.cc:2977:AndGate$1188
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1195
    connect \A $auto$rtlil.cc:2976:NotGate$1192
    connect \B $auto$rtlil.cc:2976:NotGate$1194
    connect \Y $auto$rtlil.cc:2977:AndGate$1196
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1199
    connect \A $auto$rtlil.cc:2977:AndGate$1196
    connect \B $auto$rtlil.cc:2976:NotGate$1198
    connect \Y $auto$rtlil.cc:2977:AndGate$1200
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1207
    connect \A $auto$rtlil.cc:2976:NotGate$1204
    connect \B $auto$rtlil.cc:2976:NotGate$1206
    connect \Y $auto$rtlil.cc:2977:AndGate$1208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1211
    connect \A $auto$rtlil.cc:2977:AndGate$1208
    connect \B $auto$rtlil.cc:2976:NotGate$1210
    connect \Y $auto$rtlil.cc:2977:AndGate$1212
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1219
    connect \A $auto$rtlil.cc:2976:NotGate$1216
    connect \B $auto$rtlil.cc:2976:NotGate$1218
    connect \Y $auto$rtlil.cc:2977:AndGate$1220
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1223
    connect \A $auto$rtlil.cc:2977:AndGate$1220
    connect \B $auto$rtlil.cc:2976:NotGate$1222
    connect \Y $auto$rtlil.cc:2977:AndGate$1224
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1141
    connect \A $auto$rtlil.cc:2977:AndGate$1130
    connect \B $auto$rtlil.cc:2977:AndGate$1140
    connect \Y $auto$rtlil.cc:2979:OrGate$1142
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1153
    connect \A $auto$rtlil.cc:2979:OrGate$1142
    connect \B $auto$rtlil.cc:2977:AndGate$1152
    connect \Y $auto$rtlil.cc:2979:OrGate$1154
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1165
    connect \A $auto$rtlil.cc:2979:OrGate$1154
    connect \B $auto$rtlil.cc:2977:AndGate$1164
    connect \Y $auto$rtlil.cc:2979:OrGate$1166
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1177
    connect \A $auto$rtlil.cc:2979:OrGate$1166
    connect \B $auto$rtlil.cc:2977:AndGate$1176
    connect \Y $auto$rtlil.cc:2979:OrGate$1178
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1189
    connect \A $auto$rtlil.cc:2979:OrGate$1178
    connect \B $auto$rtlil.cc:2977:AndGate$1188
    connect \Y $auto$rtlil.cc:2979:OrGate$1190
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1201
    connect \A $auto$rtlil.cc:2979:OrGate$1190
    connect \B $auto$rtlil.cc:2977:AndGate$1200
    connect \Y $auto$rtlil.cc:2979:OrGate$1202
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1213
    connect \A $auto$rtlil.cc:2979:OrGate$1202
    connect \B $auto$rtlil.cc:2977:AndGate$1212
    connect \Y $auto$rtlil.cc:2979:OrGate$1214
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1225
    connect \A $auto$rtlil.cc:2979:OrGate$1214
    connect \B $auto$rtlil.cc:2977:AndGate$1224
    connect \Y $auto$rtlil.cc:2979:OrGate$1226
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1121
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1122
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1123
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1124
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1127
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1128
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1131
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1132
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1133
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1134
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1137
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1138
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1143
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1144
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1145
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1146
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1149
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1150
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1155
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1156
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1157
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1158
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1161
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1162
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1167
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1168
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1169
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1170
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1173
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1174
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1179
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1180
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1181
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1182
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1185
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1186
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1191
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1192
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1193
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1194
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1197
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1198
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1203
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1205
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1206
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1209
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1210
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1215
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1216
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1217
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1218
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1221
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1222
  end
  cell $specify2 $auto$liberty.cc:737:execute$1227
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1228
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1229
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1230
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1233
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1226
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \AOI332xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1235
  wire $auto$rtlil.cc:2976:NotGate$1237
  wire $auto$rtlil.cc:2976:NotGate$1241
  wire $auto$rtlil.cc:2976:NotGate$1245
  wire $auto$rtlil.cc:2976:NotGate$1247
  wire $auto$rtlil.cc:2976:NotGate$1251
  wire $auto$rtlil.cc:2976:NotGate$1257
  wire $auto$rtlil.cc:2976:NotGate$1259
  wire $auto$rtlil.cc:2976:NotGate$1263
  wire $auto$rtlil.cc:2976:NotGate$1269
  wire $auto$rtlil.cc:2976:NotGate$1271
  wire $auto$rtlil.cc:2976:NotGate$1275
  wire $auto$rtlil.cc:2976:NotGate$1281
  wire $auto$rtlil.cc:2976:NotGate$1283
  wire $auto$rtlil.cc:2976:NotGate$1287
  wire $auto$rtlil.cc:2976:NotGate$1293
  wire $auto$rtlil.cc:2976:NotGate$1295
  wire $auto$rtlil.cc:2976:NotGate$1299
  wire $auto$rtlil.cc:2976:NotGate$1305
  wire $auto$rtlil.cc:2976:NotGate$1307
  wire $auto$rtlil.cc:2976:NotGate$1311
  wire $auto$rtlil.cc:2976:NotGate$1317
  wire $auto$rtlil.cc:2976:NotGate$1319
  wire $auto$rtlil.cc:2976:NotGate$1323
  wire $auto$rtlil.cc:2976:NotGate$1329
  wire $auto$rtlil.cc:2976:NotGate$1331
  wire $auto$rtlil.cc:2976:NotGate$1335
  wire $auto$rtlil.cc:2976:NotGate$1341
  wire $auto$rtlil.cc:2976:NotGate$1343
  wire $auto$rtlil.cc:2976:NotGate$1347
  wire $auto$rtlil.cc:2976:NotGate$1353
  wire $auto$rtlil.cc:2976:NotGate$1355
  wire $auto$rtlil.cc:2976:NotGate$1359
  wire $auto$rtlil.cc:2976:NotGate$1365
  wire $auto$rtlil.cc:2976:NotGate$1367
  wire $auto$rtlil.cc:2976:NotGate$1371
  wire $auto$rtlil.cc:2976:NotGate$1377
  wire $auto$rtlil.cc:2976:NotGate$1379
  wire $auto$rtlil.cc:2976:NotGate$1383
  wire $auto$rtlil.cc:2976:NotGate$1389
  wire $auto$rtlil.cc:2976:NotGate$1391
  wire $auto$rtlil.cc:2976:NotGate$1395
  wire $auto$rtlil.cc:2976:NotGate$1401
  wire $auto$rtlil.cc:2976:NotGate$1403
  wire $auto$rtlil.cc:2976:NotGate$1407
  wire $auto$rtlil.cc:2976:NotGate$1413
  wire $auto$rtlil.cc:2976:NotGate$1415
  wire $auto$rtlil.cc:2976:NotGate$1419
  wire $auto$rtlil.cc:2976:NotGate$1425
  wire $auto$rtlil.cc:2976:NotGate$1427
  wire $auto$rtlil.cc:2976:NotGate$1431
  wire $auto$rtlil.cc:2976:NotGate$1437
  wire $auto$rtlil.cc:2976:NotGate$1439
  wire $auto$rtlil.cc:2976:NotGate$1443
  wire $auto$rtlil.cc:2977:AndGate$1239
  wire $auto$rtlil.cc:2977:AndGate$1243
  wire $auto$rtlil.cc:2977:AndGate$1249
  wire $auto$rtlil.cc:2977:AndGate$1253
  wire $auto$rtlil.cc:2977:AndGate$1261
  wire $auto$rtlil.cc:2977:AndGate$1265
  wire $auto$rtlil.cc:2977:AndGate$1273
  wire $auto$rtlil.cc:2977:AndGate$1277
  wire $auto$rtlil.cc:2977:AndGate$1285
  wire $auto$rtlil.cc:2977:AndGate$1289
  wire $auto$rtlil.cc:2977:AndGate$1297
  wire $auto$rtlil.cc:2977:AndGate$1301
  wire $auto$rtlil.cc:2977:AndGate$1309
  wire $auto$rtlil.cc:2977:AndGate$1313
  wire $auto$rtlil.cc:2977:AndGate$1321
  wire $auto$rtlil.cc:2977:AndGate$1325
  wire $auto$rtlil.cc:2977:AndGate$1333
  wire $auto$rtlil.cc:2977:AndGate$1337
  wire $auto$rtlil.cc:2977:AndGate$1345
  wire $auto$rtlil.cc:2977:AndGate$1349
  wire $auto$rtlil.cc:2977:AndGate$1357
  wire $auto$rtlil.cc:2977:AndGate$1361
  wire $auto$rtlil.cc:2977:AndGate$1369
  wire $auto$rtlil.cc:2977:AndGate$1373
  wire $auto$rtlil.cc:2977:AndGate$1381
  wire $auto$rtlil.cc:2977:AndGate$1385
  wire $auto$rtlil.cc:2977:AndGate$1393
  wire $auto$rtlil.cc:2977:AndGate$1397
  wire $auto$rtlil.cc:2977:AndGate$1405
  wire $auto$rtlil.cc:2977:AndGate$1409
  wire $auto$rtlil.cc:2977:AndGate$1417
  wire $auto$rtlil.cc:2977:AndGate$1421
  wire $auto$rtlil.cc:2977:AndGate$1429
  wire $auto$rtlil.cc:2977:AndGate$1433
  wire $auto$rtlil.cc:2977:AndGate$1441
  wire $auto$rtlil.cc:2977:AndGate$1445
  wire $auto$rtlil.cc:2979:OrGate$1255
  wire $auto$rtlil.cc:2979:OrGate$1267
  wire $auto$rtlil.cc:2979:OrGate$1279
  wire $auto$rtlil.cc:2979:OrGate$1291
  wire $auto$rtlil.cc:2979:OrGate$1303
  wire $auto$rtlil.cc:2979:OrGate$1315
  wire $auto$rtlil.cc:2979:OrGate$1327
  wire $auto$rtlil.cc:2979:OrGate$1339
  wire $auto$rtlil.cc:2979:OrGate$1351
  wire $auto$rtlil.cc:2979:OrGate$1363
  wire $auto$rtlil.cc:2979:OrGate$1375
  wire $auto$rtlil.cc:2979:OrGate$1387
  wire $auto$rtlil.cc:2979:OrGate$1399
  wire $auto$rtlil.cc:2979:OrGate$1411
  wire $auto$rtlil.cc:2979:OrGate$1423
  wire $auto$rtlil.cc:2979:OrGate$1435
  wire $auto$rtlil.cc:2979:OrGate$1447
  attribute \capacitance "0.60685"
  wire input 2 \A1
  attribute \capacitance "0.542949"
  wire input 3 \A2
  attribute \capacitance "0.556361"
  wire input 8 \A3
  attribute \capacitance "0.607775"
  wire input 4 \B1
  attribute \capacitance "0.543326"
  wire input 5 \B2
  attribute \capacitance "0.560282"
  wire input 9 \B3
  attribute \capacitance "0.653108"
  wire input 6 \C1
  attribute \capacitance "0.609902"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1238
    connect \A $auto$rtlil.cc:2976:NotGate$1235
    connect \B $auto$rtlil.cc:2976:NotGate$1237
    connect \Y $auto$rtlil.cc:2977:AndGate$1239
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1242
    connect \A $auto$rtlil.cc:2977:AndGate$1239
    connect \B $auto$rtlil.cc:2976:NotGate$1241
    connect \Y $auto$rtlil.cc:2977:AndGate$1243
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1248
    connect \A $auto$rtlil.cc:2976:NotGate$1245
    connect \B $auto$rtlil.cc:2976:NotGate$1247
    connect \Y $auto$rtlil.cc:2977:AndGate$1249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1252
    connect \A $auto$rtlil.cc:2977:AndGate$1249
    connect \B $auto$rtlil.cc:2976:NotGate$1251
    connect \Y $auto$rtlil.cc:2977:AndGate$1253
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1260
    connect \A $auto$rtlil.cc:2976:NotGate$1257
    connect \B $auto$rtlil.cc:2976:NotGate$1259
    connect \Y $auto$rtlil.cc:2977:AndGate$1261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1264
    connect \A $auto$rtlil.cc:2977:AndGate$1261
    connect \B $auto$rtlil.cc:2976:NotGate$1263
    connect \Y $auto$rtlil.cc:2977:AndGate$1265
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1272
    connect \A $auto$rtlil.cc:2976:NotGate$1269
    connect \B $auto$rtlil.cc:2976:NotGate$1271
    connect \Y $auto$rtlil.cc:2977:AndGate$1273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1276
    connect \A $auto$rtlil.cc:2977:AndGate$1273
    connect \B $auto$rtlil.cc:2976:NotGate$1275
    connect \Y $auto$rtlil.cc:2977:AndGate$1277
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1284
    connect \A $auto$rtlil.cc:2976:NotGate$1281
    connect \B $auto$rtlil.cc:2976:NotGate$1283
    connect \Y $auto$rtlil.cc:2977:AndGate$1285
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1288
    connect \A $auto$rtlil.cc:2977:AndGate$1285
    connect \B $auto$rtlil.cc:2976:NotGate$1287
    connect \Y $auto$rtlil.cc:2977:AndGate$1289
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1296
    connect \A $auto$rtlil.cc:2976:NotGate$1293
    connect \B $auto$rtlil.cc:2976:NotGate$1295
    connect \Y $auto$rtlil.cc:2977:AndGate$1297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1300
    connect \A $auto$rtlil.cc:2977:AndGate$1297
    connect \B $auto$rtlil.cc:2976:NotGate$1299
    connect \Y $auto$rtlil.cc:2977:AndGate$1301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1308
    connect \A $auto$rtlil.cc:2976:NotGate$1305
    connect \B $auto$rtlil.cc:2976:NotGate$1307
    connect \Y $auto$rtlil.cc:2977:AndGate$1309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1312
    connect \A $auto$rtlil.cc:2977:AndGate$1309
    connect \B $auto$rtlil.cc:2976:NotGate$1311
    connect \Y $auto$rtlil.cc:2977:AndGate$1313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1320
    connect \A $auto$rtlil.cc:2976:NotGate$1317
    connect \B $auto$rtlil.cc:2976:NotGate$1319
    connect \Y $auto$rtlil.cc:2977:AndGate$1321
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1324
    connect \A $auto$rtlil.cc:2977:AndGate$1321
    connect \B $auto$rtlil.cc:2976:NotGate$1323
    connect \Y $auto$rtlil.cc:2977:AndGate$1325
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1332
    connect \A $auto$rtlil.cc:2976:NotGate$1329
    connect \B $auto$rtlil.cc:2976:NotGate$1331
    connect \Y $auto$rtlil.cc:2977:AndGate$1333
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1336
    connect \A $auto$rtlil.cc:2977:AndGate$1333
    connect \B $auto$rtlil.cc:2976:NotGate$1335
    connect \Y $auto$rtlil.cc:2977:AndGate$1337
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1344
    connect \A $auto$rtlil.cc:2976:NotGate$1341
    connect \B $auto$rtlil.cc:2976:NotGate$1343
    connect \Y $auto$rtlil.cc:2977:AndGate$1345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1348
    connect \A $auto$rtlil.cc:2977:AndGate$1345
    connect \B $auto$rtlil.cc:2976:NotGate$1347
    connect \Y $auto$rtlil.cc:2977:AndGate$1349
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1356
    connect \A $auto$rtlil.cc:2976:NotGate$1353
    connect \B $auto$rtlil.cc:2976:NotGate$1355
    connect \Y $auto$rtlil.cc:2977:AndGate$1357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1360
    connect \A $auto$rtlil.cc:2977:AndGate$1357
    connect \B $auto$rtlil.cc:2976:NotGate$1359
    connect \Y $auto$rtlil.cc:2977:AndGate$1361
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1368
    connect \A $auto$rtlil.cc:2976:NotGate$1365
    connect \B $auto$rtlil.cc:2976:NotGate$1367
    connect \Y $auto$rtlil.cc:2977:AndGate$1369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1372
    connect \A $auto$rtlil.cc:2977:AndGate$1369
    connect \B $auto$rtlil.cc:2976:NotGate$1371
    connect \Y $auto$rtlil.cc:2977:AndGate$1373
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1380
    connect \A $auto$rtlil.cc:2976:NotGate$1377
    connect \B $auto$rtlil.cc:2976:NotGate$1379
    connect \Y $auto$rtlil.cc:2977:AndGate$1381
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1384
    connect \A $auto$rtlil.cc:2977:AndGate$1381
    connect \B $auto$rtlil.cc:2976:NotGate$1383
    connect \Y $auto$rtlil.cc:2977:AndGate$1385
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1392
    connect \A $auto$rtlil.cc:2976:NotGate$1389
    connect \B $auto$rtlil.cc:2976:NotGate$1391
    connect \Y $auto$rtlil.cc:2977:AndGate$1393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1396
    connect \A $auto$rtlil.cc:2977:AndGate$1393
    connect \B $auto$rtlil.cc:2976:NotGate$1395
    connect \Y $auto$rtlil.cc:2977:AndGate$1397
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1404
    connect \A $auto$rtlil.cc:2976:NotGate$1401
    connect \B $auto$rtlil.cc:2976:NotGate$1403
    connect \Y $auto$rtlil.cc:2977:AndGate$1405
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1408
    connect \A $auto$rtlil.cc:2977:AndGate$1405
    connect \B $auto$rtlil.cc:2976:NotGate$1407
    connect \Y $auto$rtlil.cc:2977:AndGate$1409
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1416
    connect \A $auto$rtlil.cc:2976:NotGate$1413
    connect \B $auto$rtlil.cc:2976:NotGate$1415
    connect \Y $auto$rtlil.cc:2977:AndGate$1417
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1420
    connect \A $auto$rtlil.cc:2977:AndGate$1417
    connect \B $auto$rtlil.cc:2976:NotGate$1419
    connect \Y $auto$rtlil.cc:2977:AndGate$1421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1428
    connect \A $auto$rtlil.cc:2976:NotGate$1425
    connect \B $auto$rtlil.cc:2976:NotGate$1427
    connect \Y $auto$rtlil.cc:2977:AndGate$1429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1432
    connect \A $auto$rtlil.cc:2977:AndGate$1429
    connect \B $auto$rtlil.cc:2976:NotGate$1431
    connect \Y $auto$rtlil.cc:2977:AndGate$1433
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1440
    connect \A $auto$rtlil.cc:2976:NotGate$1437
    connect \B $auto$rtlil.cc:2976:NotGate$1439
    connect \Y $auto$rtlil.cc:2977:AndGate$1441
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1444
    connect \A $auto$rtlil.cc:2977:AndGate$1441
    connect \B $auto$rtlil.cc:2976:NotGate$1443
    connect \Y $auto$rtlil.cc:2977:AndGate$1445
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1254
    connect \A $auto$rtlil.cc:2977:AndGate$1243
    connect \B $auto$rtlil.cc:2977:AndGate$1253
    connect \Y $auto$rtlil.cc:2979:OrGate$1255
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1266
    connect \A $auto$rtlil.cc:2979:OrGate$1255
    connect \B $auto$rtlil.cc:2977:AndGate$1265
    connect \Y $auto$rtlil.cc:2979:OrGate$1267
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1278
    connect \A $auto$rtlil.cc:2979:OrGate$1267
    connect \B $auto$rtlil.cc:2977:AndGate$1277
    connect \Y $auto$rtlil.cc:2979:OrGate$1279
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1290
    connect \A $auto$rtlil.cc:2979:OrGate$1279
    connect \B $auto$rtlil.cc:2977:AndGate$1289
    connect \Y $auto$rtlil.cc:2979:OrGate$1291
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1302
    connect \A $auto$rtlil.cc:2979:OrGate$1291
    connect \B $auto$rtlil.cc:2977:AndGate$1301
    connect \Y $auto$rtlil.cc:2979:OrGate$1303
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1314
    connect \A $auto$rtlil.cc:2979:OrGate$1303
    connect \B $auto$rtlil.cc:2977:AndGate$1313
    connect \Y $auto$rtlil.cc:2979:OrGate$1315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1326
    connect \A $auto$rtlil.cc:2979:OrGate$1315
    connect \B $auto$rtlil.cc:2977:AndGate$1325
    connect \Y $auto$rtlil.cc:2979:OrGate$1327
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1338
    connect \A $auto$rtlil.cc:2979:OrGate$1327
    connect \B $auto$rtlil.cc:2977:AndGate$1337
    connect \Y $auto$rtlil.cc:2979:OrGate$1339
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1350
    connect \A $auto$rtlil.cc:2979:OrGate$1339
    connect \B $auto$rtlil.cc:2977:AndGate$1349
    connect \Y $auto$rtlil.cc:2979:OrGate$1351
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1362
    connect \A $auto$rtlil.cc:2979:OrGate$1351
    connect \B $auto$rtlil.cc:2977:AndGate$1361
    connect \Y $auto$rtlil.cc:2979:OrGate$1363
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1374
    connect \A $auto$rtlil.cc:2979:OrGate$1363
    connect \B $auto$rtlil.cc:2977:AndGate$1373
    connect \Y $auto$rtlil.cc:2979:OrGate$1375
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1386
    connect \A $auto$rtlil.cc:2979:OrGate$1375
    connect \B $auto$rtlil.cc:2977:AndGate$1385
    connect \Y $auto$rtlil.cc:2979:OrGate$1387
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1398
    connect \A $auto$rtlil.cc:2979:OrGate$1387
    connect \B $auto$rtlil.cc:2977:AndGate$1397
    connect \Y $auto$rtlil.cc:2979:OrGate$1399
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1410
    connect \A $auto$rtlil.cc:2979:OrGate$1399
    connect \B $auto$rtlil.cc:2977:AndGate$1409
    connect \Y $auto$rtlil.cc:2979:OrGate$1411
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1422
    connect \A $auto$rtlil.cc:2979:OrGate$1411
    connect \B $auto$rtlil.cc:2977:AndGate$1421
    connect \Y $auto$rtlil.cc:2979:OrGate$1423
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1434
    connect \A $auto$rtlil.cc:2979:OrGate$1423
    connect \B $auto$rtlil.cc:2977:AndGate$1433
    connect \Y $auto$rtlil.cc:2979:OrGate$1435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1446
    connect \A $auto$rtlil.cc:2979:OrGate$1435
    connect \B $auto$rtlil.cc:2977:AndGate$1445
    connect \Y $auto$rtlil.cc:2979:OrGate$1447
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1234
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1235
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1236
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1237
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1240
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1241
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1244
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1245
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1246
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1247
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1250
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1251
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1256
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1257
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1258
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1259
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1262
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1263
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1268
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1269
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1270
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1274
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1275
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1280
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1281
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1282
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1283
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1286
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1287
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1292
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1294
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1295
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1298
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1299
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1304
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1305
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1306
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1310
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1311
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1316
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1318
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1319
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1322
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1323
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1328
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1329
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1330
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1331
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1334
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1335
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1340
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1341
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1342
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1343
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1346
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1347
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1352
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1353
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1354
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1355
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1358
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1359
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1364
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1365
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1366
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1367
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1370
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1371
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1376
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1377
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1378
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1379
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1382
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1383
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1388
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1390
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1391
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1394
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1395
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1400
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1401
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1402
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1403
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1406
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1407
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1412
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1413
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1414
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1415
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1418
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1419
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1424
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1425
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1426
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1427
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1430
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1431
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1436
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1438
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1439
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1442
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1443
  end
  cell $specify2 $auto$liberty.cc:737:execute$1448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1450
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1451
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1452
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1453
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1454
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1455
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1447
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \AOI333xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1457
  wire $auto$rtlil.cc:2976:NotGate$1459
  wire $auto$rtlil.cc:2976:NotGate$1463
  wire $auto$rtlil.cc:2976:NotGate$1467
  wire $auto$rtlil.cc:2976:NotGate$1469
  wire $auto$rtlil.cc:2976:NotGate$1473
  wire $auto$rtlil.cc:2976:NotGate$1479
  wire $auto$rtlil.cc:2976:NotGate$1481
  wire $auto$rtlil.cc:2976:NotGate$1485
  wire $auto$rtlil.cc:2976:NotGate$1491
  wire $auto$rtlil.cc:2976:NotGate$1493
  wire $auto$rtlil.cc:2976:NotGate$1497
  wire $auto$rtlil.cc:2976:NotGate$1503
  wire $auto$rtlil.cc:2976:NotGate$1505
  wire $auto$rtlil.cc:2976:NotGate$1509
  wire $auto$rtlil.cc:2976:NotGate$1515
  wire $auto$rtlil.cc:2976:NotGate$1517
  wire $auto$rtlil.cc:2976:NotGate$1521
  wire $auto$rtlil.cc:2976:NotGate$1527
  wire $auto$rtlil.cc:2976:NotGate$1529
  wire $auto$rtlil.cc:2976:NotGate$1533
  wire $auto$rtlil.cc:2976:NotGate$1539
  wire $auto$rtlil.cc:2976:NotGate$1541
  wire $auto$rtlil.cc:2976:NotGate$1545
  wire $auto$rtlil.cc:2976:NotGate$1551
  wire $auto$rtlil.cc:2976:NotGate$1553
  wire $auto$rtlil.cc:2976:NotGate$1557
  wire $auto$rtlil.cc:2976:NotGate$1563
  wire $auto$rtlil.cc:2976:NotGate$1565
  wire $auto$rtlil.cc:2976:NotGate$1569
  wire $auto$rtlil.cc:2976:NotGate$1575
  wire $auto$rtlil.cc:2976:NotGate$1577
  wire $auto$rtlil.cc:2976:NotGate$1581
  wire $auto$rtlil.cc:2976:NotGate$1587
  wire $auto$rtlil.cc:2976:NotGate$1589
  wire $auto$rtlil.cc:2976:NotGate$1593
  wire $auto$rtlil.cc:2976:NotGate$1599
  wire $auto$rtlil.cc:2976:NotGate$1601
  wire $auto$rtlil.cc:2976:NotGate$1605
  wire $auto$rtlil.cc:2976:NotGate$1611
  wire $auto$rtlil.cc:2976:NotGate$1613
  wire $auto$rtlil.cc:2976:NotGate$1617
  wire $auto$rtlil.cc:2976:NotGate$1623
  wire $auto$rtlil.cc:2976:NotGate$1625
  wire $auto$rtlil.cc:2976:NotGate$1629
  wire $auto$rtlil.cc:2976:NotGate$1635
  wire $auto$rtlil.cc:2976:NotGate$1637
  wire $auto$rtlil.cc:2976:NotGate$1641
  wire $auto$rtlil.cc:2976:NotGate$1647
  wire $auto$rtlil.cc:2976:NotGate$1649
  wire $auto$rtlil.cc:2976:NotGate$1653
  wire $auto$rtlil.cc:2976:NotGate$1659
  wire $auto$rtlil.cc:2976:NotGate$1661
  wire $auto$rtlil.cc:2976:NotGate$1665
  wire $auto$rtlil.cc:2976:NotGate$1671
  wire $auto$rtlil.cc:2976:NotGate$1673
  wire $auto$rtlil.cc:2976:NotGate$1677
  wire $auto$rtlil.cc:2976:NotGate$1683
  wire $auto$rtlil.cc:2976:NotGate$1685
  wire $auto$rtlil.cc:2976:NotGate$1689
  wire $auto$rtlil.cc:2976:NotGate$1695
  wire $auto$rtlil.cc:2976:NotGate$1697
  wire $auto$rtlil.cc:2976:NotGate$1701
  wire $auto$rtlil.cc:2976:NotGate$1707
  wire $auto$rtlil.cc:2976:NotGate$1709
  wire $auto$rtlil.cc:2976:NotGate$1713
  wire $auto$rtlil.cc:2976:NotGate$1719
  wire $auto$rtlil.cc:2976:NotGate$1721
  wire $auto$rtlil.cc:2976:NotGate$1725
  wire $auto$rtlil.cc:2976:NotGate$1731
  wire $auto$rtlil.cc:2976:NotGate$1733
  wire $auto$rtlil.cc:2976:NotGate$1737
  wire $auto$rtlil.cc:2976:NotGate$1743
  wire $auto$rtlil.cc:2976:NotGate$1745
  wire $auto$rtlil.cc:2976:NotGate$1749
  wire $auto$rtlil.cc:2976:NotGate$1755
  wire $auto$rtlil.cc:2976:NotGate$1757
  wire $auto$rtlil.cc:2976:NotGate$1761
  wire $auto$rtlil.cc:2976:NotGate$1767
  wire $auto$rtlil.cc:2976:NotGate$1769
  wire $auto$rtlil.cc:2976:NotGate$1773
  wire $auto$rtlil.cc:2977:AndGate$1461
  wire $auto$rtlil.cc:2977:AndGate$1465
  wire $auto$rtlil.cc:2977:AndGate$1471
  wire $auto$rtlil.cc:2977:AndGate$1475
  wire $auto$rtlil.cc:2977:AndGate$1483
  wire $auto$rtlil.cc:2977:AndGate$1487
  wire $auto$rtlil.cc:2977:AndGate$1495
  wire $auto$rtlil.cc:2977:AndGate$1499
  wire $auto$rtlil.cc:2977:AndGate$1507
  wire $auto$rtlil.cc:2977:AndGate$1511
  wire $auto$rtlil.cc:2977:AndGate$1519
  wire $auto$rtlil.cc:2977:AndGate$1523
  wire $auto$rtlil.cc:2977:AndGate$1531
  wire $auto$rtlil.cc:2977:AndGate$1535
  wire $auto$rtlil.cc:2977:AndGate$1543
  wire $auto$rtlil.cc:2977:AndGate$1547
  wire $auto$rtlil.cc:2977:AndGate$1555
  wire $auto$rtlil.cc:2977:AndGate$1559
  wire $auto$rtlil.cc:2977:AndGate$1567
  wire $auto$rtlil.cc:2977:AndGate$1571
  wire $auto$rtlil.cc:2977:AndGate$1579
  wire $auto$rtlil.cc:2977:AndGate$1583
  wire $auto$rtlil.cc:2977:AndGate$1591
  wire $auto$rtlil.cc:2977:AndGate$1595
  wire $auto$rtlil.cc:2977:AndGate$1603
  wire $auto$rtlil.cc:2977:AndGate$1607
  wire $auto$rtlil.cc:2977:AndGate$1615
  wire $auto$rtlil.cc:2977:AndGate$1619
  wire $auto$rtlil.cc:2977:AndGate$1627
  wire $auto$rtlil.cc:2977:AndGate$1631
  wire $auto$rtlil.cc:2977:AndGate$1639
  wire $auto$rtlil.cc:2977:AndGate$1643
  wire $auto$rtlil.cc:2977:AndGate$1651
  wire $auto$rtlil.cc:2977:AndGate$1655
  wire $auto$rtlil.cc:2977:AndGate$1663
  wire $auto$rtlil.cc:2977:AndGate$1667
  wire $auto$rtlil.cc:2977:AndGate$1675
  wire $auto$rtlil.cc:2977:AndGate$1679
  wire $auto$rtlil.cc:2977:AndGate$1687
  wire $auto$rtlil.cc:2977:AndGate$1691
  wire $auto$rtlil.cc:2977:AndGate$1699
  wire $auto$rtlil.cc:2977:AndGate$1703
  wire $auto$rtlil.cc:2977:AndGate$1711
  wire $auto$rtlil.cc:2977:AndGate$1715
  wire $auto$rtlil.cc:2977:AndGate$1723
  wire $auto$rtlil.cc:2977:AndGate$1727
  wire $auto$rtlil.cc:2977:AndGate$1735
  wire $auto$rtlil.cc:2977:AndGate$1739
  wire $auto$rtlil.cc:2977:AndGate$1747
  wire $auto$rtlil.cc:2977:AndGate$1751
  wire $auto$rtlil.cc:2977:AndGate$1759
  wire $auto$rtlil.cc:2977:AndGate$1763
  wire $auto$rtlil.cc:2977:AndGate$1771
  wire $auto$rtlil.cc:2977:AndGate$1775
  wire $auto$rtlil.cc:2979:OrGate$1477
  wire $auto$rtlil.cc:2979:OrGate$1489
  wire $auto$rtlil.cc:2979:OrGate$1501
  wire $auto$rtlil.cc:2979:OrGate$1513
  wire $auto$rtlil.cc:2979:OrGate$1525
  wire $auto$rtlil.cc:2979:OrGate$1537
  wire $auto$rtlil.cc:2979:OrGate$1549
  wire $auto$rtlil.cc:2979:OrGate$1561
  wire $auto$rtlil.cc:2979:OrGate$1573
  wire $auto$rtlil.cc:2979:OrGate$1585
  wire $auto$rtlil.cc:2979:OrGate$1597
  wire $auto$rtlil.cc:2979:OrGate$1609
  wire $auto$rtlil.cc:2979:OrGate$1621
  wire $auto$rtlil.cc:2979:OrGate$1633
  wire $auto$rtlil.cc:2979:OrGate$1645
  wire $auto$rtlil.cc:2979:OrGate$1657
  wire $auto$rtlil.cc:2979:OrGate$1669
  wire $auto$rtlil.cc:2979:OrGate$1681
  wire $auto$rtlil.cc:2979:OrGate$1693
  wire $auto$rtlil.cc:2979:OrGate$1705
  wire $auto$rtlil.cc:2979:OrGate$1717
  wire $auto$rtlil.cc:2979:OrGate$1729
  wire $auto$rtlil.cc:2979:OrGate$1741
  wire $auto$rtlil.cc:2979:OrGate$1753
  wire $auto$rtlil.cc:2979:OrGate$1765
  wire $auto$rtlil.cc:2979:OrGate$1777
  attribute \capacitance "0.652281"
  wire input 2 \A1
  attribute \capacitance "0.592817"
  wire input 3 \A2
  attribute \capacitance "0.607223"
  wire input 8 \A3
  attribute \capacitance "0.607811"
  wire input 4 \B1
  attribute \capacitance "0.544107"
  wire input 5 \B2
  attribute \capacitance "0.560546"
  wire input 9 \B3
  attribute \capacitance "0.605636"
  wire input 6 \C1
  attribute \capacitance "0.543362"
  wire input 7 \C2
  attribute \capacitance "0.55676"
  wire input 10 \C3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1460
    connect \A $auto$rtlil.cc:2976:NotGate$1457
    connect \B $auto$rtlil.cc:2976:NotGate$1459
    connect \Y $auto$rtlil.cc:2977:AndGate$1461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1464
    connect \A $auto$rtlil.cc:2977:AndGate$1461
    connect \B $auto$rtlil.cc:2976:NotGate$1463
    connect \Y $auto$rtlil.cc:2977:AndGate$1465
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1470
    connect \A $auto$rtlil.cc:2976:NotGate$1467
    connect \B $auto$rtlil.cc:2976:NotGate$1469
    connect \Y $auto$rtlil.cc:2977:AndGate$1471
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1474
    connect \A $auto$rtlil.cc:2977:AndGate$1471
    connect \B $auto$rtlil.cc:2976:NotGate$1473
    connect \Y $auto$rtlil.cc:2977:AndGate$1475
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1482
    connect \A $auto$rtlil.cc:2976:NotGate$1479
    connect \B $auto$rtlil.cc:2976:NotGate$1481
    connect \Y $auto$rtlil.cc:2977:AndGate$1483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1486
    connect \A $auto$rtlil.cc:2977:AndGate$1483
    connect \B $auto$rtlil.cc:2976:NotGate$1485
    connect \Y $auto$rtlil.cc:2977:AndGate$1487
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1494
    connect \A $auto$rtlil.cc:2976:NotGate$1491
    connect \B $auto$rtlil.cc:2976:NotGate$1493
    connect \Y $auto$rtlil.cc:2977:AndGate$1495
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1498
    connect \A $auto$rtlil.cc:2977:AndGate$1495
    connect \B $auto$rtlil.cc:2976:NotGate$1497
    connect \Y $auto$rtlil.cc:2977:AndGate$1499
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1506
    connect \A $auto$rtlil.cc:2976:NotGate$1503
    connect \B $auto$rtlil.cc:2976:NotGate$1505
    connect \Y $auto$rtlil.cc:2977:AndGate$1507
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1510
    connect \A $auto$rtlil.cc:2977:AndGate$1507
    connect \B $auto$rtlil.cc:2976:NotGate$1509
    connect \Y $auto$rtlil.cc:2977:AndGate$1511
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1518
    connect \A $auto$rtlil.cc:2976:NotGate$1515
    connect \B $auto$rtlil.cc:2976:NotGate$1517
    connect \Y $auto$rtlil.cc:2977:AndGate$1519
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1522
    connect \A $auto$rtlil.cc:2977:AndGate$1519
    connect \B $auto$rtlil.cc:2976:NotGate$1521
    connect \Y $auto$rtlil.cc:2977:AndGate$1523
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1530
    connect \A $auto$rtlil.cc:2976:NotGate$1527
    connect \B $auto$rtlil.cc:2976:NotGate$1529
    connect \Y $auto$rtlil.cc:2977:AndGate$1531
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1534
    connect \A $auto$rtlil.cc:2977:AndGate$1531
    connect \B $auto$rtlil.cc:2976:NotGate$1533
    connect \Y $auto$rtlil.cc:2977:AndGate$1535
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1542
    connect \A $auto$rtlil.cc:2976:NotGate$1539
    connect \B $auto$rtlil.cc:2976:NotGate$1541
    connect \Y $auto$rtlil.cc:2977:AndGate$1543
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1546
    connect \A $auto$rtlil.cc:2977:AndGate$1543
    connect \B $auto$rtlil.cc:2976:NotGate$1545
    connect \Y $auto$rtlil.cc:2977:AndGate$1547
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1554
    connect \A $auto$rtlil.cc:2976:NotGate$1551
    connect \B $auto$rtlil.cc:2976:NotGate$1553
    connect \Y $auto$rtlil.cc:2977:AndGate$1555
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1558
    connect \A $auto$rtlil.cc:2977:AndGate$1555
    connect \B $auto$rtlil.cc:2976:NotGate$1557
    connect \Y $auto$rtlil.cc:2977:AndGate$1559
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1566
    connect \A $auto$rtlil.cc:2976:NotGate$1563
    connect \B $auto$rtlil.cc:2976:NotGate$1565
    connect \Y $auto$rtlil.cc:2977:AndGate$1567
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1570
    connect \A $auto$rtlil.cc:2977:AndGate$1567
    connect \B $auto$rtlil.cc:2976:NotGate$1569
    connect \Y $auto$rtlil.cc:2977:AndGate$1571
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1578
    connect \A $auto$rtlil.cc:2976:NotGate$1575
    connect \B $auto$rtlil.cc:2976:NotGate$1577
    connect \Y $auto$rtlil.cc:2977:AndGate$1579
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1582
    connect \A $auto$rtlil.cc:2977:AndGate$1579
    connect \B $auto$rtlil.cc:2976:NotGate$1581
    connect \Y $auto$rtlil.cc:2977:AndGate$1583
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1590
    connect \A $auto$rtlil.cc:2976:NotGate$1587
    connect \B $auto$rtlil.cc:2976:NotGate$1589
    connect \Y $auto$rtlil.cc:2977:AndGate$1591
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1594
    connect \A $auto$rtlil.cc:2977:AndGate$1591
    connect \B $auto$rtlil.cc:2976:NotGate$1593
    connect \Y $auto$rtlil.cc:2977:AndGate$1595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1602
    connect \A $auto$rtlil.cc:2976:NotGate$1599
    connect \B $auto$rtlil.cc:2976:NotGate$1601
    connect \Y $auto$rtlil.cc:2977:AndGate$1603
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1606
    connect \A $auto$rtlil.cc:2977:AndGate$1603
    connect \B $auto$rtlil.cc:2976:NotGate$1605
    connect \Y $auto$rtlil.cc:2977:AndGate$1607
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1614
    connect \A $auto$rtlil.cc:2976:NotGate$1611
    connect \B $auto$rtlil.cc:2976:NotGate$1613
    connect \Y $auto$rtlil.cc:2977:AndGate$1615
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1618
    connect \A $auto$rtlil.cc:2977:AndGate$1615
    connect \B $auto$rtlil.cc:2976:NotGate$1617
    connect \Y $auto$rtlil.cc:2977:AndGate$1619
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1626
    connect \A $auto$rtlil.cc:2976:NotGate$1623
    connect \B $auto$rtlil.cc:2976:NotGate$1625
    connect \Y $auto$rtlil.cc:2977:AndGate$1627
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1630
    connect \A $auto$rtlil.cc:2977:AndGate$1627
    connect \B $auto$rtlil.cc:2976:NotGate$1629
    connect \Y $auto$rtlil.cc:2977:AndGate$1631
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1638
    connect \A $auto$rtlil.cc:2976:NotGate$1635
    connect \B $auto$rtlil.cc:2976:NotGate$1637
    connect \Y $auto$rtlil.cc:2977:AndGate$1639
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1642
    connect \A $auto$rtlil.cc:2977:AndGate$1639
    connect \B $auto$rtlil.cc:2976:NotGate$1641
    connect \Y $auto$rtlil.cc:2977:AndGate$1643
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1650
    connect \A $auto$rtlil.cc:2976:NotGate$1647
    connect \B $auto$rtlil.cc:2976:NotGate$1649
    connect \Y $auto$rtlil.cc:2977:AndGate$1651
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1654
    connect \A $auto$rtlil.cc:2977:AndGate$1651
    connect \B $auto$rtlil.cc:2976:NotGate$1653
    connect \Y $auto$rtlil.cc:2977:AndGate$1655
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1662
    connect \A $auto$rtlil.cc:2976:NotGate$1659
    connect \B $auto$rtlil.cc:2976:NotGate$1661
    connect \Y $auto$rtlil.cc:2977:AndGate$1663
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1666
    connect \A $auto$rtlil.cc:2977:AndGate$1663
    connect \B $auto$rtlil.cc:2976:NotGate$1665
    connect \Y $auto$rtlil.cc:2977:AndGate$1667
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1674
    connect \A $auto$rtlil.cc:2976:NotGate$1671
    connect \B $auto$rtlil.cc:2976:NotGate$1673
    connect \Y $auto$rtlil.cc:2977:AndGate$1675
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1678
    connect \A $auto$rtlil.cc:2977:AndGate$1675
    connect \B $auto$rtlil.cc:2976:NotGate$1677
    connect \Y $auto$rtlil.cc:2977:AndGate$1679
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1686
    connect \A $auto$rtlil.cc:2976:NotGate$1683
    connect \B $auto$rtlil.cc:2976:NotGate$1685
    connect \Y $auto$rtlil.cc:2977:AndGate$1687
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1690
    connect \A $auto$rtlil.cc:2977:AndGate$1687
    connect \B $auto$rtlil.cc:2976:NotGate$1689
    connect \Y $auto$rtlil.cc:2977:AndGate$1691
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1698
    connect \A $auto$rtlil.cc:2976:NotGate$1695
    connect \B $auto$rtlil.cc:2976:NotGate$1697
    connect \Y $auto$rtlil.cc:2977:AndGate$1699
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1702
    connect \A $auto$rtlil.cc:2977:AndGate$1699
    connect \B $auto$rtlil.cc:2976:NotGate$1701
    connect \Y $auto$rtlil.cc:2977:AndGate$1703
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1710
    connect \A $auto$rtlil.cc:2976:NotGate$1707
    connect \B $auto$rtlil.cc:2976:NotGate$1709
    connect \Y $auto$rtlil.cc:2977:AndGate$1711
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1714
    connect \A $auto$rtlil.cc:2977:AndGate$1711
    connect \B $auto$rtlil.cc:2976:NotGate$1713
    connect \Y $auto$rtlil.cc:2977:AndGate$1715
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1722
    connect \A $auto$rtlil.cc:2976:NotGate$1719
    connect \B $auto$rtlil.cc:2976:NotGate$1721
    connect \Y $auto$rtlil.cc:2977:AndGate$1723
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1726
    connect \A $auto$rtlil.cc:2977:AndGate$1723
    connect \B $auto$rtlil.cc:2976:NotGate$1725
    connect \Y $auto$rtlil.cc:2977:AndGate$1727
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1734
    connect \A $auto$rtlil.cc:2976:NotGate$1731
    connect \B $auto$rtlil.cc:2976:NotGate$1733
    connect \Y $auto$rtlil.cc:2977:AndGate$1735
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1738
    connect \A $auto$rtlil.cc:2977:AndGate$1735
    connect \B $auto$rtlil.cc:2976:NotGate$1737
    connect \Y $auto$rtlil.cc:2977:AndGate$1739
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1746
    connect \A $auto$rtlil.cc:2976:NotGate$1743
    connect \B $auto$rtlil.cc:2976:NotGate$1745
    connect \Y $auto$rtlil.cc:2977:AndGate$1747
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1750
    connect \A $auto$rtlil.cc:2977:AndGate$1747
    connect \B $auto$rtlil.cc:2976:NotGate$1749
    connect \Y $auto$rtlil.cc:2977:AndGate$1751
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1758
    connect \A $auto$rtlil.cc:2976:NotGate$1755
    connect \B $auto$rtlil.cc:2976:NotGate$1757
    connect \Y $auto$rtlil.cc:2977:AndGate$1759
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1762
    connect \A $auto$rtlil.cc:2977:AndGate$1759
    connect \B $auto$rtlil.cc:2976:NotGate$1761
    connect \Y $auto$rtlil.cc:2977:AndGate$1763
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1770
    connect \A $auto$rtlil.cc:2976:NotGate$1767
    connect \B $auto$rtlil.cc:2976:NotGate$1769
    connect \Y $auto$rtlil.cc:2977:AndGate$1771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1774
    connect \A $auto$rtlil.cc:2977:AndGate$1771
    connect \B $auto$rtlil.cc:2976:NotGate$1773
    connect \Y $auto$rtlil.cc:2977:AndGate$1775
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1476
    connect \A $auto$rtlil.cc:2977:AndGate$1465
    connect \B $auto$rtlil.cc:2977:AndGate$1475
    connect \Y $auto$rtlil.cc:2979:OrGate$1477
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1488
    connect \A $auto$rtlil.cc:2979:OrGate$1477
    connect \B $auto$rtlil.cc:2977:AndGate$1487
    connect \Y $auto$rtlil.cc:2979:OrGate$1489
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1500
    connect \A $auto$rtlil.cc:2979:OrGate$1489
    connect \B $auto$rtlil.cc:2977:AndGate$1499
    connect \Y $auto$rtlil.cc:2979:OrGate$1501
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1512
    connect \A $auto$rtlil.cc:2979:OrGate$1501
    connect \B $auto$rtlil.cc:2977:AndGate$1511
    connect \Y $auto$rtlil.cc:2979:OrGate$1513
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1524
    connect \A $auto$rtlil.cc:2979:OrGate$1513
    connect \B $auto$rtlil.cc:2977:AndGate$1523
    connect \Y $auto$rtlil.cc:2979:OrGate$1525
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1536
    connect \A $auto$rtlil.cc:2979:OrGate$1525
    connect \B $auto$rtlil.cc:2977:AndGate$1535
    connect \Y $auto$rtlil.cc:2979:OrGate$1537
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1548
    connect \A $auto$rtlil.cc:2979:OrGate$1537
    connect \B $auto$rtlil.cc:2977:AndGate$1547
    connect \Y $auto$rtlil.cc:2979:OrGate$1549
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1560
    connect \A $auto$rtlil.cc:2979:OrGate$1549
    connect \B $auto$rtlil.cc:2977:AndGate$1559
    connect \Y $auto$rtlil.cc:2979:OrGate$1561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1572
    connect \A $auto$rtlil.cc:2979:OrGate$1561
    connect \B $auto$rtlil.cc:2977:AndGate$1571
    connect \Y $auto$rtlil.cc:2979:OrGate$1573
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1584
    connect \A $auto$rtlil.cc:2979:OrGate$1573
    connect \B $auto$rtlil.cc:2977:AndGate$1583
    connect \Y $auto$rtlil.cc:2979:OrGate$1585
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1596
    connect \A $auto$rtlil.cc:2979:OrGate$1585
    connect \B $auto$rtlil.cc:2977:AndGate$1595
    connect \Y $auto$rtlil.cc:2979:OrGate$1597
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1608
    connect \A $auto$rtlil.cc:2979:OrGate$1597
    connect \B $auto$rtlil.cc:2977:AndGate$1607
    connect \Y $auto$rtlil.cc:2979:OrGate$1609
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1620
    connect \A $auto$rtlil.cc:2979:OrGate$1609
    connect \B $auto$rtlil.cc:2977:AndGate$1619
    connect \Y $auto$rtlil.cc:2979:OrGate$1621
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1632
    connect \A $auto$rtlil.cc:2979:OrGate$1621
    connect \B $auto$rtlil.cc:2977:AndGate$1631
    connect \Y $auto$rtlil.cc:2979:OrGate$1633
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1644
    connect \A $auto$rtlil.cc:2979:OrGate$1633
    connect \B $auto$rtlil.cc:2977:AndGate$1643
    connect \Y $auto$rtlil.cc:2979:OrGate$1645
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1656
    connect \A $auto$rtlil.cc:2979:OrGate$1645
    connect \B $auto$rtlil.cc:2977:AndGate$1655
    connect \Y $auto$rtlil.cc:2979:OrGate$1657
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1668
    connect \A $auto$rtlil.cc:2979:OrGate$1657
    connect \B $auto$rtlil.cc:2977:AndGate$1667
    connect \Y $auto$rtlil.cc:2979:OrGate$1669
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1680
    connect \A $auto$rtlil.cc:2979:OrGate$1669
    connect \B $auto$rtlil.cc:2977:AndGate$1679
    connect \Y $auto$rtlil.cc:2979:OrGate$1681
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1692
    connect \A $auto$rtlil.cc:2979:OrGate$1681
    connect \B $auto$rtlil.cc:2977:AndGate$1691
    connect \Y $auto$rtlil.cc:2979:OrGate$1693
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1704
    connect \A $auto$rtlil.cc:2979:OrGate$1693
    connect \B $auto$rtlil.cc:2977:AndGate$1703
    connect \Y $auto$rtlil.cc:2979:OrGate$1705
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1716
    connect \A $auto$rtlil.cc:2979:OrGate$1705
    connect \B $auto$rtlil.cc:2977:AndGate$1715
    connect \Y $auto$rtlil.cc:2979:OrGate$1717
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1728
    connect \A $auto$rtlil.cc:2979:OrGate$1717
    connect \B $auto$rtlil.cc:2977:AndGate$1727
    connect \Y $auto$rtlil.cc:2979:OrGate$1729
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1740
    connect \A $auto$rtlil.cc:2979:OrGate$1729
    connect \B $auto$rtlil.cc:2977:AndGate$1739
    connect \Y $auto$rtlil.cc:2979:OrGate$1741
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1752
    connect \A $auto$rtlil.cc:2979:OrGate$1741
    connect \B $auto$rtlil.cc:2977:AndGate$1751
    connect \Y $auto$rtlil.cc:2979:OrGate$1753
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1764
    connect \A $auto$rtlil.cc:2979:OrGate$1753
    connect \B $auto$rtlil.cc:2977:AndGate$1763
    connect \Y $auto$rtlil.cc:2979:OrGate$1765
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1776
    connect \A $auto$rtlil.cc:2979:OrGate$1765
    connect \B $auto$rtlil.cc:2977:AndGate$1775
    connect \Y $auto$rtlil.cc:2979:OrGate$1777
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1456
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1457
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1458
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1459
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1462
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1463
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1466
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1468
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1469
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1472
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1473
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1478
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1480
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1481
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1484
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1485
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1490
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1491
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1492
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1493
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1496
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1497
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1502
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1503
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1504
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1505
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1508
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1509
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1514
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1515
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1516
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1517
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1520
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1521
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1526
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1527
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1528
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1529
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1532
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1533
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1538
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1539
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1540
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1541
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1544
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1545
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1550
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1551
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1552
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1553
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1556
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1557
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1562
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1563
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1564
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1568
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1569
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1574
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1575
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1576
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1577
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1580
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1581
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1586
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1587
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1588
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1589
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1592
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1598
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1599
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1600
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1601
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1604
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1610
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1611
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1612
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1613
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1616
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1617
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1622
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1623
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1624
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1628
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1634
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1635
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1636
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1640
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1641
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1646
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1647
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1648
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1649
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1652
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1653
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1658
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1659
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1660
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1661
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1664
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1665
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1670
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1671
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1672
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1673
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1676
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1677
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1682
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1683
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1684
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1685
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1688
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1694
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1695
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1696
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1697
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1700
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1701
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1706
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1707
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1708
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1709
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1712
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1713
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1718
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1719
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1720
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1721
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1724
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1725
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1730
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1731
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1732
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1733
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1736
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1737
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1742
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1743
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1744
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1745
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1748
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1749
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1754
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1756
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1757
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1760
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$1761
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1766
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1767
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1768
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1769
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1772
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$1773
  end
  cell $specify2 $auto$liberty.cc:737:execute$1778
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1779
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1780
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1781
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1782
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1783
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1784
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1777
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \AOI33xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1788
  wire $auto$rtlil.cc:2976:NotGate$1790
  wire $auto$rtlil.cc:2976:NotGate$1794
  wire $auto$rtlil.cc:2976:NotGate$1796
  wire $auto$rtlil.cc:2976:NotGate$1802
  wire $auto$rtlil.cc:2976:NotGate$1804
  wire $auto$rtlil.cc:2976:NotGate$1810
  wire $auto$rtlil.cc:2976:NotGate$1812
  wire $auto$rtlil.cc:2976:NotGate$1818
  wire $auto$rtlil.cc:2976:NotGate$1820
  wire $auto$rtlil.cc:2976:NotGate$1826
  wire $auto$rtlil.cc:2976:NotGate$1828
  wire $auto$rtlil.cc:2976:NotGate$1834
  wire $auto$rtlil.cc:2976:NotGate$1836
  wire $auto$rtlil.cc:2976:NotGate$1842
  wire $auto$rtlil.cc:2976:NotGate$1844
  wire $auto$rtlil.cc:2976:NotGate$1850
  wire $auto$rtlil.cc:2976:NotGate$1852
  wire $auto$rtlil.cc:2977:AndGate$1792
  wire $auto$rtlil.cc:2977:AndGate$1798
  wire $auto$rtlil.cc:2977:AndGate$1806
  wire $auto$rtlil.cc:2977:AndGate$1814
  wire $auto$rtlil.cc:2977:AndGate$1822
  wire $auto$rtlil.cc:2977:AndGate$1830
  wire $auto$rtlil.cc:2977:AndGate$1838
  wire $auto$rtlil.cc:2977:AndGate$1846
  wire $auto$rtlil.cc:2977:AndGate$1854
  wire $auto$rtlil.cc:2979:OrGate$1800
  wire $auto$rtlil.cc:2979:OrGate$1808
  wire $auto$rtlil.cc:2979:OrGate$1816
  wire $auto$rtlil.cc:2979:OrGate$1824
  wire $auto$rtlil.cc:2979:OrGate$1832
  wire $auto$rtlil.cc:2979:OrGate$1840
  wire $auto$rtlil.cc:2979:OrGate$1848
  wire $auto$rtlil.cc:2979:OrGate$1856
  attribute \capacitance "0.482888"
  wire input 2 \A1
  attribute \capacitance "0.469887"
  wire input 3 \A2
  attribute \capacitance "0.530319"
  wire input 6 \A3
  attribute \capacitance "0.555835"
  wire input 4 \B1
  attribute \capacitance "0.501784"
  wire input 5 \B2
  attribute \capacitance "0.521095"
  wire input 7 \B3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1791
    connect \A $auto$rtlil.cc:2976:NotGate$1788
    connect \B $auto$rtlil.cc:2976:NotGate$1790
    connect \Y $auto$rtlil.cc:2977:AndGate$1792
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1797
    connect \A $auto$rtlil.cc:2976:NotGate$1794
    connect \B $auto$rtlil.cc:2976:NotGate$1796
    connect \Y $auto$rtlil.cc:2977:AndGate$1798
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1805
    connect \A $auto$rtlil.cc:2976:NotGate$1802
    connect \B $auto$rtlil.cc:2976:NotGate$1804
    connect \Y $auto$rtlil.cc:2977:AndGate$1806
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1813
    connect \A $auto$rtlil.cc:2976:NotGate$1810
    connect \B $auto$rtlil.cc:2976:NotGate$1812
    connect \Y $auto$rtlil.cc:2977:AndGate$1814
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1821
    connect \A $auto$rtlil.cc:2976:NotGate$1818
    connect \B $auto$rtlil.cc:2976:NotGate$1820
    connect \Y $auto$rtlil.cc:2977:AndGate$1822
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1829
    connect \A $auto$rtlil.cc:2976:NotGate$1826
    connect \B $auto$rtlil.cc:2976:NotGate$1828
    connect \Y $auto$rtlil.cc:2977:AndGate$1830
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1837
    connect \A $auto$rtlil.cc:2976:NotGate$1834
    connect \B $auto$rtlil.cc:2976:NotGate$1836
    connect \Y $auto$rtlil.cc:2977:AndGate$1838
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1845
    connect \A $auto$rtlil.cc:2976:NotGate$1842
    connect \B $auto$rtlil.cc:2976:NotGate$1844
    connect \Y $auto$rtlil.cc:2977:AndGate$1846
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1853
    connect \A $auto$rtlil.cc:2976:NotGate$1850
    connect \B $auto$rtlil.cc:2976:NotGate$1852
    connect \Y $auto$rtlil.cc:2977:AndGate$1854
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1799
    connect \A $auto$rtlil.cc:2977:AndGate$1792
    connect \B $auto$rtlil.cc:2977:AndGate$1798
    connect \Y $auto$rtlil.cc:2979:OrGate$1800
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1807
    connect \A $auto$rtlil.cc:2979:OrGate$1800
    connect \B $auto$rtlil.cc:2977:AndGate$1806
    connect \Y $auto$rtlil.cc:2979:OrGate$1808
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1815
    connect \A $auto$rtlil.cc:2979:OrGate$1808
    connect \B $auto$rtlil.cc:2977:AndGate$1814
    connect \Y $auto$rtlil.cc:2979:OrGate$1816
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1823
    connect \A $auto$rtlil.cc:2979:OrGate$1816
    connect \B $auto$rtlil.cc:2977:AndGate$1822
    connect \Y $auto$rtlil.cc:2979:OrGate$1824
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1831
    connect \A $auto$rtlil.cc:2979:OrGate$1824
    connect \B $auto$rtlil.cc:2977:AndGate$1830
    connect \Y $auto$rtlil.cc:2979:OrGate$1832
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1839
    connect \A $auto$rtlil.cc:2979:OrGate$1832
    connect \B $auto$rtlil.cc:2977:AndGate$1838
    connect \Y $auto$rtlil.cc:2979:OrGate$1840
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1847
    connect \A $auto$rtlil.cc:2979:OrGate$1840
    connect \B $auto$rtlil.cc:2977:AndGate$1846
    connect \Y $auto$rtlil.cc:2979:OrGate$1848
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1855
    connect \A $auto$rtlil.cc:2979:OrGate$1848
    connect \B $auto$rtlil.cc:2977:AndGate$1854
    connect \Y $auto$rtlil.cc:2979:OrGate$1856
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1787
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1788
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1789
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1790
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1793
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1794
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1795
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1796
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1801
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1802
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1803
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1804
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1809
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1810
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1811
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1812
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1817
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1818
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1819
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1820
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1825
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1826
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1827
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1828
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1833
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1834
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1835
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1836
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1841
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1842
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1843
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1844
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1849
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1850
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1851
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$1852
  end
  cell $specify2 $auto$liberty.cc:737:execute$1857
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1858
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1859
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1860
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1856
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.20412"
attribute \whitebox 1
module \BUFx10_ASAP7_75t_R
  attribute \capacitance "1.3354"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.23328"
attribute \whitebox 1
module \BUFx12_ASAP7_75t_R
  attribute \capacitance "1.33622"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.26244"
attribute \whitebox 1
module \BUFx12f_ASAP7_75t_R
  attribute \capacitance "2.60175"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.32076"
attribute \whitebox 1
module \BUFx16f_ASAP7_75t_R
  attribute \capacitance "2.5975"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1866
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.4374"
attribute \whitebox 1
module \BUFx24_ASAP7_75t_R
  attribute \capacitance "2.60735"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1867
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \BUFx2_ASAP7_75t_R
  attribute \capacitance "0.577042"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1868
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \BUFx3_ASAP7_75t_R
  attribute \capacitance "0.693513"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1869
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \BUFx4_ASAP7_75t_R
  attribute \capacitance "0.581966"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1870
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \BUFx4f_ASAP7_75t_R
  attribute \capacitance "1.08995"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1871
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \BUFx5_ASAP7_75t_R
  attribute \capacitance "0.6936"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1872
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \BUFx6f_ASAP7_75t_R
  attribute \capacitance "1.33316"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1873
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \BUFx8_ASAP7_75t_R
  attribute \capacitance "0.938203"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1874
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.34992"
attribute \whitebox 1
module \CKINVDCx10_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1876
  attribute \capacitance "6.68425"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1875
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1876
  end
  cell $specify2 $auto$liberty.cc:737:execute$1877
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1876
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.37908"
attribute \whitebox 1
module \CKINVDCx11_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1879
  attribute \capacitance "7.53406"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1878
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1879
  end
  cell $specify2 $auto$liberty.cc:737:execute$1880
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1879
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.37908"
attribute \whitebox 1
module \CKINVDCx12_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1882
  attribute \capacitance "7.99726"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1881
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1882
  end
  cell $specify2 $auto$liberty.cc:737:execute$1883
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1882
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.40824"
attribute \whitebox 1
module \CKINVDCx14_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1885
  attribute \capacitance "9.30344"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1884
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1885
  end
  cell $specify2 $auto$liberty.cc:737:execute$1886
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1885
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.4374"
attribute \whitebox 1
module \CKINVDCx16_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1888
  attribute \capacitance "10.5588"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1887
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1888
  end
  cell $specify2 $auto$liberty.cc:737:execute$1889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1888
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.55404"
attribute \whitebox 1
module \CKINVDCx20_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1891
  attribute \capacitance "13.2256"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1890
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1891
  end
  cell $specify2 $auto$liberty.cc:737:execute$1892
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1891
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.32076"
attribute \whitebox 1
module \CKINVDCx5p33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1894
  attribute \capacitance "4.04503"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1893
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1894
  end
  cell $specify2 $auto$liberty.cc:737:execute$1895
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1894
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.34992"
attribute \whitebox 1
module \CKINVDCx6p67_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1897
  attribute \capacitance "4.94721"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1896
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1897
  end
  cell $specify2 $auto$liberty.cc:737:execute$1898
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1897
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.32076"
attribute \whitebox 1
module \CKINVDCx8_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1900
  attribute \capacitance "5.39859"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1899
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1900
  end
  cell $specify2 $auto$liberty.cc:737:execute$1901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1900
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.40824"
attribute \whitebox 1
module \CKINVDCx9p33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1903
  attribute \capacitance "6.78063"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1902
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1903
  end
  cell $specify2 $auto$liberty.cc:737:execute$1904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1903
end
attribute \liberty_cell 1
attribute \area "0.37908"
attribute \whitebox 1
module \DFFASRHQNx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3939
  wire $auto$rtlil.cc:2976:NotGate$3941
  wire $auto$rtlil.cc:2976:NotGate$3943
  attribute \capacitance "0.503152"
  wire input 1 \CLK
  attribute \capacitance "0.623429"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "0.802909"
  wire input 4 \RESETN
  attribute \capacitance "1.16446"
  wire input 5 \SETN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3944
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$3945
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3941
    connect \Q \IQN
    connect \R \SETN
    connect \S \RESETN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3938
    connect \A \SETN
    connect \Y $auto$rtlil.cc:2976:NotGate$3939
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3940
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3941
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3942
    connect \A \RESETN
    connect \Y $auto$rtlil.cc:2976:NotGate$3943
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.2916"
attribute \whitebox 1
module \DFFHQNx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3947
  attribute \capacitance "0.52201"
  wire input 1 \CLK
  attribute \capacitance "0.62135"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3948
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$3949
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3947
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3946
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3947
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.30618"
attribute \whitebox 1
module \DFFHQNx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3951
  attribute \capacitance "0.521959"
  wire input 1 \CLK
  attribute \capacitance "0.621553"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3952
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$3953
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3951
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3950
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3951
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.32076"
attribute \whitebox 1
module \DFFHQNx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3955
  attribute \capacitance "0.522174"
  wire input 1 \CLK
  attribute \capacitance "0.621641"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3956
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$3957
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3955
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3954
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3955
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.3645"
attribute \whitebox 1
module \DFFHQx4_ASAP7_75t_R
  attribute \capacitance "0.522765"
  wire input 1 \CLK
  attribute \capacitance "0.621217"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3958
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$3959
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.2916"
attribute \whitebox 1
module \DFFLQNx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3961
  wire $auto$rtlil.cc:2976:NotGate$3963
  attribute \capacitance "0.522936"
  wire input 1 \CLK
  attribute \capacitance "0.620617"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3964
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$3965
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3963
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3960
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3961
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3962
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3963
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.30618"
attribute \whitebox 1
module \DFFLQNx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3967
  wire $auto$rtlil.cc:2976:NotGate$3969
  attribute \capacitance "0.522945"
  wire input 1 \CLK
  attribute \capacitance "0.620698"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3970
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$3971
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3969
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3966
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3967
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3968
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3969
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.32076"
attribute \whitebox 1
module \DFFLQNx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3973
  wire $auto$rtlil.cc:2976:NotGate$3975
  attribute \capacitance "0.523229"
  wire input 1 \CLK
  attribute \capacitance "0.620578"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3976
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$3977
    connect \C \CLK
    connect \D $auto$rtlil.cc:2976:NotGate$3975
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3972
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3973
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3974
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3975
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.3645"
attribute \whitebox 1
module \DFFLQx4_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3979
  attribute \capacitance "0.523809"
  wire input 1 \CLK
  attribute \capacitance "0.620709"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$3980
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$3981
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3978
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3979
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.2187"
attribute \whitebox 1
module \DHLx1_ASAP7_75t_R
  attribute \capacitance "0.519327"
  wire input 1 \CLK
  attribute \capacitance "0.619384"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$3982
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$3983
    connect \D \D
    connect \E \CLK
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.23328"
attribute \whitebox 1
module \DHLx2_ASAP7_75t_R
  attribute \capacitance "0.521049"
  wire input 1 \CLK
  attribute \capacitance "0.619196"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$3984
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$3985
    connect \D \D
    connect \E \CLK
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.24786"
attribute \whitebox 1
module \DHLx3_ASAP7_75t_R
  attribute \capacitance "0.522328"
  wire input 1 \CLK
  attribute \capacitance "0.619505"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$3986
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$3987
    connect \D \D
    connect \E \CLK
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.2187"
attribute \whitebox 1
module \DLLx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3989
  attribute \capacitance "0.526658"
  wire input 1 \CLK
  attribute \capacitance "0.626281"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$3990
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$3991
    connect \D \D
    connect \E \CLK
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3988
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3989
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.23328"
attribute \whitebox 1
module \DLLx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3993
  attribute \capacitance "0.525371"
  wire input 1 \CLK
  attribute \capacitance "0.626061"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$3994
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$3995
    connect \D \D
    connect \E \CLK
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3992
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3993
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "0.24786"
attribute \whitebox 1
module \DLLx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3997
  attribute \capacitance "0.524212"
  wire input 1 \CLK
  attribute \capacitance "0.624002"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$3998
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$3999
    connect \D \D
    connect \E \CLK
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3996
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$3997
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.20412"
attribute \whitebox 1
module \FAx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3371
  wire $auto$rtlil.cc:2976:NotGate$3373
  wire $auto$rtlil.cc:2976:NotGate$3377
  wire $auto$rtlil.cc:2976:NotGate$3379
  wire $auto$rtlil.cc:2976:NotGate$3385
  wire $auto$rtlil.cc:2976:NotGate$3387
  wire $auto$rtlil.cc:2976:NotGate$3395
  wire $auto$rtlil.cc:2976:NotGate$3399
  wire $auto$rtlil.cc:2976:NotGate$3407
  wire $auto$rtlil.cc:2976:NotGate$3415
  wire $auto$rtlil.cc:2976:NotGate$3417
  wire $auto$rtlil.cc:2976:NotGate$3421
  wire $auto$rtlil.cc:2977:AndGate$3375
  wire $auto$rtlil.cc:2977:AndGate$3381
  wire $auto$rtlil.cc:2977:AndGate$3389
  wire $auto$rtlil.cc:2977:AndGate$3393
  wire $auto$rtlil.cc:2977:AndGate$3397
  wire $auto$rtlil.cc:2977:AndGate$3401
  wire $auto$rtlil.cc:2977:AndGate$3403
  wire $auto$rtlil.cc:2977:AndGate$3409
  wire $auto$rtlil.cc:2977:AndGate$3411
  wire $auto$rtlil.cc:2977:AndGate$3419
  wire $auto$rtlil.cc:2977:AndGate$3423
  wire $auto$rtlil.cc:2979:OrGate$3383
  wire $auto$rtlil.cc:2979:OrGate$3391
  wire $auto$rtlil.cc:2979:OrGate$3405
  wire $auto$rtlil.cc:2979:OrGate$3413
  wire $auto$rtlil.cc:2979:OrGate$3425
  attribute \capacitance "1.99775"
  wire input 1 \A
  attribute \capacitance "2.17643"
  wire input 2 \B
  attribute \capacitance "1.61391"
  wire input 3 \CI
  wire output 4 \CON
  wire output 5 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3374
    connect \A $auto$rtlil.cc:2976:NotGate$3371
    connect \B $auto$rtlil.cc:2976:NotGate$3373
    connect \Y $auto$rtlil.cc:2977:AndGate$3375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3380
    connect \A $auto$rtlil.cc:2976:NotGate$3377
    connect \B $auto$rtlil.cc:2976:NotGate$3379
    connect \Y $auto$rtlil.cc:2977:AndGate$3381
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3388
    connect \A $auto$rtlil.cc:2976:NotGate$3385
    connect \B $auto$rtlil.cc:2976:NotGate$3387
    connect \Y $auto$rtlil.cc:2977:AndGate$3389
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3392
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3396
    connect \A $auto$rtlil.cc:2977:AndGate$3393
    connect \B $auto$rtlil.cc:2976:NotGate$3395
    connect \Y $auto$rtlil.cc:2977:AndGate$3397
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3400
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$3399
    connect \Y $auto$rtlil.cc:2977:AndGate$3401
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3402
    connect \A $auto$rtlil.cc:2977:AndGate$3401
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$3403
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3408
    connect \A $auto$rtlil.cc:2976:NotGate$3407
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3409
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3410
    connect \A $auto$rtlil.cc:2977:AndGate$3409
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$3411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3418
    connect \A $auto$rtlil.cc:2976:NotGate$3415
    connect \B $auto$rtlil.cc:2976:NotGate$3417
    connect \Y $auto$rtlil.cc:2977:AndGate$3419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3422
    connect \A $auto$rtlil.cc:2977:AndGate$3419
    connect \B $auto$rtlil.cc:2976:NotGate$3421
    connect \Y $auto$rtlil.cc:2977:AndGate$3423
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3382
    connect \A $auto$rtlil.cc:2977:AndGate$3375
    connect \B $auto$rtlil.cc:2977:AndGate$3381
    connect \Y $auto$rtlil.cc:2979:OrGate$3383
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3390
    connect \A $auto$rtlil.cc:2979:OrGate$3383
    connect \B $auto$rtlil.cc:2977:AndGate$3389
    connect \Y $auto$rtlil.cc:2979:OrGate$3391
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3404
    connect \A $auto$rtlil.cc:2977:AndGate$3397
    connect \B $auto$rtlil.cc:2977:AndGate$3403
    connect \Y $auto$rtlil.cc:2979:OrGate$3405
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3412
    connect \A $auto$rtlil.cc:2979:OrGate$3405
    connect \B $auto$rtlil.cc:2977:AndGate$3411
    connect \Y $auto$rtlil.cc:2979:OrGate$3413
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3424
    connect \A $auto$rtlil.cc:2979:OrGate$3413
    connect \B $auto$rtlil.cc:2977:AndGate$3423
    connect \Y $auto$rtlil.cc:2979:OrGate$3425
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3370
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3371
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3372
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3373
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3376
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3377
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3378
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$3379
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3384
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3385
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3386
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$3387
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3394
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$3395
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3398
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3399
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3406
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3407
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3414
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3415
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3416
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3420
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$3421
  end
  cell $specify2 $auto$liberty.cc:737:execute$3426
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SN
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$3427
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CON
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$3428
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3429
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CON
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SN
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$3431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CON
    connect \EN 1'1
    connect \SRC \A
  end
  connect \CON $auto$rtlil.cc:2979:OrGate$3391
  connect \SN $auto$rtlil.cc:2979:OrGate$3425
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \HAxp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3433
  wire $auto$rtlil.cc:2976:NotGate$3435
  wire $auto$rtlil.cc:2976:NotGate$3441
  wire $auto$rtlil.cc:2976:NotGate$3443
  wire $auto$rtlil.cc:2977:AndGate$3439
  wire $auto$rtlil.cc:2977:AndGate$3445
  wire $auto$rtlil.cc:2979:OrGate$3437
  wire $auto$rtlil.cc:2979:OrGate$3447
  attribute \capacitance "1.06405"
  wire input 1 \A
  attribute \capacitance "0.995477"
  wire input 2 \B
  wire output 3 \CON
  wire output 4 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3438
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3444
    connect \A $auto$rtlil.cc:2976:NotGate$3441
    connect \B $auto$rtlil.cc:2976:NotGate$3443
    connect \Y $auto$rtlil.cc:2977:AndGate$3445
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3436
    connect \A $auto$rtlil.cc:2976:NotGate$3433
    connect \B $auto$rtlil.cc:2976:NotGate$3435
    connect \Y $auto$rtlil.cc:2979:OrGate$3437
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3446
    connect \A $auto$rtlil.cc:2977:AndGate$3439
    connect \B $auto$rtlil.cc:2977:AndGate$3445
    connect \Y $auto$rtlil.cc:2979:OrGate$3447
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3432
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3433
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3434
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3435
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3440
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3441
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3442
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3443
  end
  cell $specify2 $auto$liberty.cc:737:execute$3448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CON
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3450
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SN
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$3451
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CON
    connect \EN 1'1
    connect \SRC \A
  end
  connect \CON $auto$rtlil.cc:2979:OrGate$3437
  connect \SN $auto$rtlil.cc:2979:OrGate$3447
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.05832"
attribute \whitebox 1
module \HB1xp67_ASAP7_75t_R
  attribute \capacitance "0.338359"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1905
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \HB2xp67_ASAP7_75t_R
  attribute \capacitance "0.517041"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1906
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \HB3xp67_ASAP7_75t_R
  attribute \capacitance "0.660732"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1907
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \HB4xp67_ASAP7_75t_R
  attribute \capacitance "0.801889"
  wire input 1 \A
  wire output 2 \Y
  cell $specify2 $auto$liberty.cc:737:execute$1908
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y \A
end
attribute \liberty_cell 1
attribute \area "0.26244"
attribute \blackbox 1
module \ICGx1_ASAP7_75t_R
  attribute \capacitance "2.39348"
  wire input 1 \CLK
  attribute \capacitance "0.469864"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.469883"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.27702"
attribute \blackbox 1
module \ICGx2_ASAP7_75t_R
  attribute \capacitance "2.39226"
  wire input 1 \CLK
  attribute \capacitance "0.46974"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.469072"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.70038"
attribute \blackbox 1
module \ICGx2p67DC_ASAP7_75t_R
  attribute \capacitance "6.53188"
  wire input 1 \CLK
  attribute \capacitance "0.531713"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.505381"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.2916"
attribute \blackbox 1
module \ICGx3_ASAP7_75t_R
  attribute \capacitance "2.39299"
  wire input 1 \CLK
  attribute \capacitance "0.469681"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.469507"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.70038"
attribute \blackbox 1
module \ICGx4DC_ASAP7_75t_R
  attribute \capacitance "6.52493"
  wire input 1 \CLK
  attribute \capacitance "0.531713"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.505381"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.30618"
attribute \blackbox 1
module \ICGx4_ASAP7_75t_R
  attribute \capacitance "2.39058"
  wire input 1 \CLK
  attribute \capacitance "0.469863"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.469499"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.32076"
attribute \blackbox 1
module \ICGx5_ASAP7_75t_R
  attribute \capacitance "2.38996"
  wire input 1 \CLK
  attribute \capacitance "0.46974"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.469072"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.70038"
attribute \blackbox 1
module \ICGx5p33DC_ASAP7_75t_R
  attribute \capacitance "6.53144"
  wire input 1 \CLK
  attribute \capacitance "0.531713"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.505381"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.70038"
attribute \blackbox 1
module \ICGx6p67DC_ASAP7_75t_R
  attribute \capacitance "6.53188"
  wire input 1 \CLK
  attribute \capacitance "0.531713"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.505381"
  wire input 4 \SE
end
attribute \liberty_cell 1
attribute \area "0.70038"
attribute \blackbox 1
module \ICGx8DC_ASAP7_75t_R
  attribute \capacitance "6.5317"
  wire input 1 \CLK
  attribute \capacitance "0.531713"
  wire input 3 \ENA
  wire output 2 \GCLK
  attribute \capacitance "0.505381"
  wire input 4 \SE
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.18954"
attribute \whitebox 1
module \INVx11_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1910
  attribute \capacitance "7.03392"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1909
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1910
  end
  cell $specify2 $auto$liberty.cc:737:execute$1911
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1910
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.2187"
attribute \whitebox 1
module \INVx13_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1913
  attribute \capacitance "8.30096"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1912
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1913
  end
  cell $specify2 $auto$liberty.cc:737:execute$1914
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1913
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.04374"
attribute \whitebox 1
module \INVx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1916
  attribute \capacitance "0.683716"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1915
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1916
  end
  cell $specify2 $auto$liberty.cc:737:execute$1917
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1916
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.05832"
attribute \whitebox 1
module \INVx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1919
  attribute \capacitance "1.32045"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1918
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1919
  end
  cell $specify2 $auto$liberty.cc:737:execute$1920
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1919
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \INVx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1922
  attribute \capacitance "1.95945"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1921
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1922
  end
  cell $specify2 $auto$liberty.cc:737:execute$1923
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1922
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \INVx4_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1925
  attribute \capacitance "2.5933"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1924
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1925
  end
  cell $specify2 $auto$liberty.cc:737:execute$1926
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1925
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \INVx5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1928
  attribute \capacitance "3.22842"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1927
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1928
  end
  cell $specify2 $auto$liberty.cc:737:execute$1929
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1928
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \INVx6_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1931
  attribute \capacitance "3.86653"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1930
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1931
  end
  cell $specify2 $auto$liberty.cc:737:execute$1932
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1931
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \INVx8_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1934
  attribute \capacitance "5.12139"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1933
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1934
  end
  cell $specify2 $auto$liberty.cc:737:execute$1935
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1934
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.04374"
attribute \whitebox 1
module \INVxp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1937
  attribute \capacitance "0.296853"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1936
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1937
  end
  cell $specify2 $auto$liberty.cc:737:execute$1938
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1937
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.04374"
attribute \whitebox 1
module \INVxp67_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1940
  attribute \capacitance "0.485501"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1939
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1940
  end
  cell $specify2 $auto$liberty.cc:737:execute$1941
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1940
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \MAJIxp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3453
  wire $auto$rtlil.cc:2976:NotGate$3455
  wire $auto$rtlil.cc:2976:NotGate$3459
  wire $auto$rtlil.cc:2976:NotGate$3461
  wire $auto$rtlil.cc:2976:NotGate$3467
  wire $auto$rtlil.cc:2976:NotGate$3469
  wire $auto$rtlil.cc:2977:AndGate$3457
  wire $auto$rtlil.cc:2977:AndGate$3463
  wire $auto$rtlil.cc:2977:AndGate$3471
  wire $auto$rtlil.cc:2979:OrGate$3465
  wire $auto$rtlil.cc:2979:OrGate$3473
  attribute \capacitance "0.643321"
  wire input 1 \A
  attribute \capacitance "1.21383"
  wire input 2 \B
  attribute \capacitance "1.05423"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3456
    connect \A $auto$rtlil.cc:2976:NotGate$3453
    connect \B $auto$rtlil.cc:2976:NotGate$3455
    connect \Y $auto$rtlil.cc:2977:AndGate$3457
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3462
    connect \A $auto$rtlil.cc:2976:NotGate$3459
    connect \B $auto$rtlil.cc:2976:NotGate$3461
    connect \Y $auto$rtlil.cc:2977:AndGate$3463
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3470
    connect \A $auto$rtlil.cc:2976:NotGate$3467
    connect \B $auto$rtlil.cc:2976:NotGate$3469
    connect \Y $auto$rtlil.cc:2977:AndGate$3471
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3464
    connect \A $auto$rtlil.cc:2977:AndGate$3457
    connect \B $auto$rtlil.cc:2977:AndGate$3463
    connect \Y $auto$rtlil.cc:2979:OrGate$3465
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3472
    connect \A $auto$rtlil.cc:2979:OrGate$3465
    connect \B $auto$rtlil.cc:2977:AndGate$3471
    connect \Y $auto$rtlil.cc:2979:OrGate$3473
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3452
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3453
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3454
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3455
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3458
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3459
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3460
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3461
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3466
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3468
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3469
  end
  cell $specify2 $auto$liberty.cc:737:execute$3474
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3473
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \MAJx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3478
  wire $auto$rtlil.cc:2977:AndGate$3480
  wire $auto$rtlil.cc:2977:AndGate$3484
  wire $auto$rtlil.cc:2979:OrGate$3482
  wire $auto$rtlil.cc:2979:OrGate$3486
  attribute \capacitance "0.645122"
  wire input 1 \A
  attribute \capacitance "1.22015"
  wire input 2 \B
  attribute \capacitance "1.04827"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3477
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3478
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3479
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3480
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3483
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3484
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3481
    connect \A $auto$rtlil.cc:2977:AndGate$3478
    connect \B $auto$rtlil.cc:2977:AndGate$3480
    connect \Y $auto$rtlil.cc:2979:OrGate$3482
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3485
    connect \A $auto$rtlil.cc:2979:OrGate$3482
    connect \B $auto$rtlil.cc:2977:AndGate$3484
    connect \Y $auto$rtlil.cc:2979:OrGate$3486
  end
  cell $specify2 $auto$liberty.cc:737:execute$3487
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3488
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3486
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \MAJx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$3491
  wire $auto$rtlil.cc:2977:AndGate$3493
  wire $auto$rtlil.cc:2977:AndGate$3497
  wire $auto$rtlil.cc:2979:OrGate$3495
  wire $auto$rtlil.cc:2979:OrGate$3499
  attribute \capacitance "0.646141"
  wire input 1 \A
  attribute \capacitance "1.22541"
  wire input 2 \B
  attribute \capacitance "1.04835"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3490
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3491
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3492
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3496
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$3497
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3494
    connect \A $auto$rtlil.cc:2977:AndGate$3491
    connect \B $auto$rtlil.cc:2977:AndGate$3493
    connect \Y $auto$rtlil.cc:2979:OrGate$3495
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3498
    connect \A $auto$rtlil.cc:2979:OrGate$3495
    connect \B $auto$rtlil.cc:2977:AndGate$3497
    connect \Y $auto$rtlil.cc:2979:OrGate$3499
  end
  cell $specify2 $auto$liberty.cc:737:execute$3500
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3501
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3502
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3499
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \NAND2x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3504
  wire $auto$rtlil.cc:2976:NotGate$3506
  wire $auto$rtlil.cc:2979:OrGate$3508
  attribute \capacitance "1.0629"
  wire input 1 \A
  attribute \capacitance "1.06045"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3507
    connect \A $auto$rtlil.cc:2976:NotGate$3504
    connect \B $auto$rtlil.cc:2976:NotGate$3506
    connect \Y $auto$rtlil.cc:2979:OrGate$3508
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3503
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3504
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3505
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3506
  end
  cell $specify2 $auto$liberty.cc:737:execute$3509
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3510
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3508
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \NAND2x1p5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3512
  wire $auto$rtlil.cc:2976:NotGate$3514
  wire $auto$rtlil.cc:2979:OrGate$3516
  attribute \capacitance "1.60465"
  wire input 1 \A
  attribute \capacitance "1.64153"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3515
    connect \A $auto$rtlil.cc:2976:NotGate$3512
    connect \B $auto$rtlil.cc:2976:NotGate$3514
    connect \Y $auto$rtlil.cc:2979:OrGate$3516
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3511
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3512
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3513
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3514
  end
  cell $specify2 $auto$liberty.cc:737:execute$3517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3516
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \NAND2x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3520
  wire $auto$rtlil.cc:2976:NotGate$3522
  wire $auto$rtlil.cc:2979:OrGate$3524
  attribute \capacitance "2.06519"
  wire input 1 \A
  attribute \capacitance "2.1831"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3523
    connect \A $auto$rtlil.cc:2976:NotGate$3520
    connect \B $auto$rtlil.cc:2976:NotGate$3522
    connect \Y $auto$rtlil.cc:2979:OrGate$3524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3519
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3520
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3521
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3522
  end
  cell $specify2 $auto$liberty.cc:737:execute$3525
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3526
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3524
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.05832"
attribute \whitebox 1
module \NAND2xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3528
  wire $auto$rtlil.cc:2976:NotGate$3530
  wire $auto$rtlil.cc:2979:OrGate$3532
  attribute \capacitance "0.361044"
  wire input 1 \A
  attribute \capacitance "0.370825"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3531
    connect \A $auto$rtlil.cc:2976:NotGate$3528
    connect \B $auto$rtlil.cc:2976:NotGate$3530
    connect \Y $auto$rtlil.cc:2979:OrGate$3532
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3527
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3528
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3529
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3530
  end
  cell $specify2 $auto$liberty.cc:737:execute$3533
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3534
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3532
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.05832"
attribute \whitebox 1
module \NAND2xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3536
  wire $auto$rtlil.cc:2976:NotGate$3538
  wire $auto$rtlil.cc:2979:OrGate$3540
  attribute \capacitance "0.535212"
  wire input 1 \A
  attribute \capacitance "0.564169"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3539
    connect \A $auto$rtlil.cc:2976:NotGate$3536
    connect \B $auto$rtlil.cc:2976:NotGate$3538
    connect \Y $auto$rtlil.cc:2979:OrGate$3540
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3535
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3536
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3537
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3538
  end
  cell $specify2 $auto$liberty.cc:737:execute$3541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3540
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \NAND2xp67_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3544
  wire $auto$rtlil.cc:2976:NotGate$3546
  wire $auto$rtlil.cc:2979:OrGate$3548
  attribute \capacitance "0.806471"
  wire input 1 \A
  attribute \capacitance "0.729803"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3547
    connect \A $auto$rtlil.cc:2976:NotGate$3544
    connect \B $auto$rtlil.cc:2976:NotGate$3546
    connect \Y $auto$rtlil.cc:2979:OrGate$3548
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3543
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3544
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3545
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3546
  end
  cell $specify2 $auto$liberty.cc:737:execute$3549
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3550
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3548
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \NAND3x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3552
  wire $auto$rtlil.cc:2976:NotGate$3554
  wire $auto$rtlil.cc:2976:NotGate$3558
  wire $auto$rtlil.cc:2979:OrGate$3556
  wire $auto$rtlil.cc:2979:OrGate$3560
  attribute \capacitance "1.39036"
  wire input 1 \A
  attribute \capacitance "1.35611"
  wire input 2 \B
  attribute \capacitance "1.30389"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3555
    connect \A $auto$rtlil.cc:2976:NotGate$3552
    connect \B $auto$rtlil.cc:2976:NotGate$3554
    connect \Y $auto$rtlil.cc:2979:OrGate$3556
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3559
    connect \A $auto$rtlil.cc:2979:OrGate$3556
    connect \B $auto$rtlil.cc:2976:NotGate$3558
    connect \Y $auto$rtlil.cc:2979:OrGate$3560
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3551
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3552
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3553
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3554
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3557
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3558
  end
  cell $specify2 $auto$liberty.cc:737:execute$3561
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3562
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3563
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3560
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.2916"
attribute \whitebox 1
module \NAND3x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3565
  wire $auto$rtlil.cc:2976:NotGate$3567
  wire $auto$rtlil.cc:2976:NotGate$3571
  wire $auto$rtlil.cc:2979:OrGate$3569
  wire $auto$rtlil.cc:2979:OrGate$3573
  attribute \capacitance "2.83233"
  wire input 1 \A
  attribute \capacitance "2.77364"
  wire input 2 \B
  attribute \capacitance "2.57196"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3568
    connect \A $auto$rtlil.cc:2976:NotGate$3565
    connect \B $auto$rtlil.cc:2976:NotGate$3567
    connect \Y $auto$rtlil.cc:2979:OrGate$3569
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3572
    connect \A $auto$rtlil.cc:2979:OrGate$3569
    connect \B $auto$rtlil.cc:2976:NotGate$3571
    connect \Y $auto$rtlil.cc:2979:OrGate$3573
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3564
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3566
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3567
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3570
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3571
  end
  cell $specify2 $auto$liberty.cc:737:execute$3574
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3575
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3576
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3573
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \NAND3xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3578
  wire $auto$rtlil.cc:2976:NotGate$3580
  wire $auto$rtlil.cc:2976:NotGate$3584
  wire $auto$rtlil.cc:2979:OrGate$3582
  wire $auto$rtlil.cc:2979:OrGate$3586
  attribute \capacitance "0.555806"
  wire input 1 \A
  attribute \capacitance "0.509474"
  wire input 2 \B
  attribute \capacitance "0.523374"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3581
    connect \A $auto$rtlil.cc:2976:NotGate$3578
    connect \B $auto$rtlil.cc:2976:NotGate$3580
    connect \Y $auto$rtlil.cc:2979:OrGate$3582
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3585
    connect \A $auto$rtlil.cc:2979:OrGate$3582
    connect \B $auto$rtlil.cc:2976:NotGate$3584
    connect \Y $auto$rtlil.cc:2979:OrGate$3586
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3577
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3578
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3579
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3580
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3583
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3584
  end
  cell $specify2 $auto$liberty.cc:737:execute$3587
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3588
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3589
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3586
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \NAND4xp25_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3591
  wire $auto$rtlil.cc:2976:NotGate$3593
  wire $auto$rtlil.cc:2976:NotGate$3597
  wire $auto$rtlil.cc:2976:NotGate$3601
  wire $auto$rtlil.cc:2979:OrGate$3595
  wire $auto$rtlil.cc:2979:OrGate$3599
  wire $auto$rtlil.cc:2979:OrGate$3603
  attribute \capacitance "0.554618"
  wire input 1 \A
  attribute \capacitance "0.50988"
  wire input 2 \B
  attribute \capacitance "0.506104"
  wire input 3 \C
  attribute \capacitance "0.520696"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3594
    connect \A $auto$rtlil.cc:2976:NotGate$3591
    connect \B $auto$rtlil.cc:2976:NotGate$3593
    connect \Y $auto$rtlil.cc:2979:OrGate$3595
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3598
    connect \A $auto$rtlil.cc:2979:OrGate$3595
    connect \B $auto$rtlil.cc:2976:NotGate$3597
    connect \Y $auto$rtlil.cc:2979:OrGate$3599
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3602
    connect \A $auto$rtlil.cc:2979:OrGate$3599
    connect \B $auto$rtlil.cc:2976:NotGate$3601
    connect \Y $auto$rtlil.cc:2979:OrGate$3603
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3590
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3591
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3592
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3596
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3597
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3600
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3601
  end
  cell $specify2 $auto$liberty.cc:737:execute$3604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3607
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3603
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.20412"
attribute \whitebox 1
module \NAND4xp75_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3609
  wire $auto$rtlil.cc:2976:NotGate$3611
  wire $auto$rtlil.cc:2976:NotGate$3615
  wire $auto$rtlil.cc:2976:NotGate$3619
  wire $auto$rtlil.cc:2979:OrGate$3613
  wire $auto$rtlil.cc:2979:OrGate$3617
  wire $auto$rtlil.cc:2979:OrGate$3621
  attribute \capacitance "1.60423"
  wire input 1 \A
  attribute \capacitance "1.60257"
  wire input 2 \B
  attribute \capacitance "1.58915"
  wire input 3 \C
  attribute \capacitance "1.59955"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3612
    connect \A $auto$rtlil.cc:2976:NotGate$3609
    connect \B $auto$rtlil.cc:2976:NotGate$3611
    connect \Y $auto$rtlil.cc:2979:OrGate$3613
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3616
    connect \A $auto$rtlil.cc:2979:OrGate$3613
    connect \B $auto$rtlil.cc:2976:NotGate$3615
    connect \Y $auto$rtlil.cc:2979:OrGate$3617
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3620
    connect \A $auto$rtlil.cc:2979:OrGate$3617
    connect \B $auto$rtlil.cc:2976:NotGate$3619
    connect \Y $auto$rtlil.cc:2979:OrGate$3621
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3608
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3609
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3610
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3611
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3614
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3615
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3618
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3619
  end
  cell $specify2 $auto$liberty.cc:737:execute$3622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3624
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3621
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \NAND5xp2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3627
  wire $auto$rtlil.cc:2976:NotGate$3629
  wire $auto$rtlil.cc:2976:NotGate$3633
  wire $auto$rtlil.cc:2976:NotGate$3637
  wire $auto$rtlil.cc:2976:NotGate$3641
  wire $auto$rtlil.cc:2979:OrGate$3631
  wire $auto$rtlil.cc:2979:OrGate$3635
  wire $auto$rtlil.cc:2979:OrGate$3639
  wire $auto$rtlil.cc:2979:OrGate$3643
  attribute \capacitance "0.550414"
  wire input 1 \A
  attribute \capacitance "0.50697"
  wire input 2 \B
  attribute \capacitance "0.50715"
  wire input 3 \C
  attribute \capacitance "0.504143"
  wire input 4 \D
  attribute \capacitance "0.521383"
  wire input 5 \E
  wire output 6 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3630
    connect \A $auto$rtlil.cc:2976:NotGate$3627
    connect \B $auto$rtlil.cc:2976:NotGate$3629
    connect \Y $auto$rtlil.cc:2979:OrGate$3631
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3634
    connect \A $auto$rtlil.cc:2979:OrGate$3631
    connect \B $auto$rtlil.cc:2976:NotGate$3633
    connect \Y $auto$rtlil.cc:2979:OrGate$3635
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3638
    connect \A $auto$rtlil.cc:2979:OrGate$3635
    connect \B $auto$rtlil.cc:2976:NotGate$3637
    connect \Y $auto$rtlil.cc:2979:OrGate$3639
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3642
    connect \A $auto$rtlil.cc:2979:OrGate$3639
    connect \B $auto$rtlil.cc:2976:NotGate$3641
    connect \Y $auto$rtlil.cc:2979:OrGate$3643
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3626
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3627
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3628
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3632
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3633
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3636
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3640
    connect \A \E
    connect \Y $auto$rtlil.cc:2976:NotGate$3641
  end
  cell $specify2 $auto$liberty.cc:737:execute$3644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \E
  end
  cell $specify2 $auto$liberty.cc:737:execute$3645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3648
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3643
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \NOR2x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3650
  wire $auto$rtlil.cc:2976:NotGate$3652
  wire $auto$rtlil.cc:2977:AndGate$3654
  attribute \capacitance "1.07137"
  wire input 1 \A
  attribute \capacitance "1.08737"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3653
    connect \A $auto$rtlil.cc:2976:NotGate$3650
    connect \B $auto$rtlil.cc:2976:NotGate$3652
    connect \Y $auto$rtlil.cc:2977:AndGate$3654
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3649
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3650
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3651
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3652
  end
  cell $specify2 $auto$liberty.cc:737:execute$3655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3654
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \NOR2x1p5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3658
  wire $auto$rtlil.cc:2976:NotGate$3660
  wire $auto$rtlil.cc:2977:AndGate$3662
  attribute \capacitance "1.63"
  wire input 1 \A
  attribute \capacitance "1.64397"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3661
    connect \A $auto$rtlil.cc:2976:NotGate$3658
    connect \B $auto$rtlil.cc:2976:NotGate$3660
    connect \Y $auto$rtlil.cc:2977:AndGate$3662
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3657
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3658
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3659
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3660
  end
  cell $specify2 $auto$liberty.cc:737:execute$3663
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3662
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \NOR2x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3666
  wire $auto$rtlil.cc:2976:NotGate$3668
  wire $auto$rtlil.cc:2977:AndGate$3670
  attribute \capacitance "2.07101"
  wire input 1 \A
  attribute \capacitance "2.19293"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3669
    connect \A $auto$rtlil.cc:2976:NotGate$3666
    connect \B $auto$rtlil.cc:2976:NotGate$3668
    connect \Y $auto$rtlil.cc:2977:AndGate$3670
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3665
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3667
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3668
  end
  cell $specify2 $auto$liberty.cc:737:execute$3671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3672
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3670
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.05832"
attribute \whitebox 1
module \NOR2xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3674
  wire $auto$rtlil.cc:2976:NotGate$3676
  wire $auto$rtlil.cc:2977:AndGate$3678
  attribute \capacitance "0.36187"
  wire input 1 \A
  attribute \capacitance "0.372682"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3677
    connect \A $auto$rtlil.cc:2976:NotGate$3674
    connect \B $auto$rtlil.cc:2976:NotGate$3676
    connect \Y $auto$rtlil.cc:2977:AndGate$3678
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3673
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3674
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3675
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3676
  end
  cell $specify2 $auto$liberty.cc:737:execute$3679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3680
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3678
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \NOR2xp67_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3682
  wire $auto$rtlil.cc:2976:NotGate$3684
  wire $auto$rtlil.cc:2977:AndGate$3686
  attribute \capacitance "0.81011"
  wire input 1 \A
  attribute \capacitance "0.750331"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3685
    connect \A $auto$rtlil.cc:2976:NotGate$3682
    connect \B $auto$rtlil.cc:2976:NotGate$3684
    connect \Y $auto$rtlil.cc:2977:AndGate$3686
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3681
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3682
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3683
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3684
  end
  cell $specify2 $auto$liberty.cc:737:execute$3687
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3688
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3686
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \NOR3x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3690
  wire $auto$rtlil.cc:2976:NotGate$3692
  wire $auto$rtlil.cc:2976:NotGate$3696
  wire $auto$rtlil.cc:2977:AndGate$3694
  wire $auto$rtlil.cc:2977:AndGate$3698
  attribute \capacitance "1.41099"
  wire input 1 \A
  attribute \capacitance "1.37075"
  wire input 2 \B
  attribute \capacitance "1.32831"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3693
    connect \A $auto$rtlil.cc:2976:NotGate$3690
    connect \B $auto$rtlil.cc:2976:NotGate$3692
    connect \Y $auto$rtlil.cc:2977:AndGate$3694
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3697
    connect \A $auto$rtlil.cc:2977:AndGate$3694
    connect \B $auto$rtlil.cc:2976:NotGate$3696
    connect \Y $auto$rtlil.cc:2977:AndGate$3698
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3689
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3690
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3691
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3692
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3695
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3696
  end
  cell $specify2 $auto$liberty.cc:737:execute$3699
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3700
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3701
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3698
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.2916"
attribute \whitebox 1
module \NOR3x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3703
  wire $auto$rtlil.cc:2976:NotGate$3705
  wire $auto$rtlil.cc:2976:NotGate$3709
  wire $auto$rtlil.cc:2977:AndGate$3707
  wire $auto$rtlil.cc:2977:AndGate$3711
  attribute \capacitance "2.85306"
  wire input 1 \A
  attribute \capacitance "2.78738"
  wire input 2 \B
  attribute \capacitance "2.58795"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3706
    connect \A $auto$rtlil.cc:2976:NotGate$3703
    connect \B $auto$rtlil.cc:2976:NotGate$3705
    connect \Y $auto$rtlil.cc:2977:AndGate$3707
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3710
    connect \A $auto$rtlil.cc:2977:AndGate$3707
    connect \B $auto$rtlil.cc:2976:NotGate$3709
    connect \Y $auto$rtlil.cc:2977:AndGate$3711
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3702
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3703
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3704
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3705
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3708
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3709
  end
  cell $specify2 $auto$liberty.cc:737:execute$3712
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3713
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3714
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3711
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \NOR3xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3716
  wire $auto$rtlil.cc:2976:NotGate$3718
  wire $auto$rtlil.cc:2976:NotGate$3722
  wire $auto$rtlil.cc:2977:AndGate$3720
  wire $auto$rtlil.cc:2977:AndGate$3724
  attribute \capacitance "0.557332"
  wire input 1 \A
  attribute \capacitance "0.510287"
  wire input 2 \B
  attribute \capacitance "0.525268"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3719
    connect \A $auto$rtlil.cc:2976:NotGate$3716
    connect \B $auto$rtlil.cc:2976:NotGate$3718
    connect \Y $auto$rtlil.cc:2977:AndGate$3720
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3723
    connect \A $auto$rtlil.cc:2977:AndGate$3720
    connect \B $auto$rtlil.cc:2976:NotGate$3722
    connect \Y $auto$rtlil.cc:2977:AndGate$3724
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3715
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3716
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3717
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3718
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3721
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3722
  end
  cell $specify2 $auto$liberty.cc:737:execute$3725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3724
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \NOR4xp25_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3729
  wire $auto$rtlil.cc:2976:NotGate$3731
  wire $auto$rtlil.cc:2976:NotGate$3735
  wire $auto$rtlil.cc:2976:NotGate$3739
  wire $auto$rtlil.cc:2977:AndGate$3733
  wire $auto$rtlil.cc:2977:AndGate$3737
  wire $auto$rtlil.cc:2977:AndGate$3741
  attribute \capacitance "0.556696"
  wire input 1 \A
  attribute \capacitance "0.509726"
  wire input 2 \B
  attribute \capacitance "0.507403"
  wire input 3 \C
  attribute \capacitance "0.52088"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3732
    connect \A $auto$rtlil.cc:2976:NotGate$3729
    connect \B $auto$rtlil.cc:2976:NotGate$3731
    connect \Y $auto$rtlil.cc:2977:AndGate$3733
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3736
    connect \A $auto$rtlil.cc:2977:AndGate$3733
    connect \B $auto$rtlil.cc:2976:NotGate$3735
    connect \Y $auto$rtlil.cc:2977:AndGate$3737
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3740
    connect \A $auto$rtlil.cc:2977:AndGate$3737
    connect \B $auto$rtlil.cc:2976:NotGate$3739
    connect \Y $auto$rtlil.cc:2977:AndGate$3741
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3728
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3729
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3730
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3731
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3734
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3738
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3739
  end
  cell $specify2 $auto$liberty.cc:737:execute$3742
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3745
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3741
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.20412"
attribute \whitebox 1
module \NOR4xp75_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3747
  wire $auto$rtlil.cc:2976:NotGate$3749
  wire $auto$rtlil.cc:2976:NotGate$3753
  wire $auto$rtlil.cc:2976:NotGate$3757
  wire $auto$rtlil.cc:2977:AndGate$3751
  wire $auto$rtlil.cc:2977:AndGate$3755
  wire $auto$rtlil.cc:2977:AndGate$3759
  attribute \capacitance "1.60989"
  wire input 1 \A
  attribute \capacitance "1.6075"
  wire input 2 \B
  attribute \capacitance "1.5934"
  wire input 3 \C
  attribute \capacitance "1.60457"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3750
    connect \A $auto$rtlil.cc:2976:NotGate$3747
    connect \B $auto$rtlil.cc:2976:NotGate$3749
    connect \Y $auto$rtlil.cc:2977:AndGate$3751
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3754
    connect \A $auto$rtlil.cc:2977:AndGate$3751
    connect \B $auto$rtlil.cc:2976:NotGate$3753
    connect \Y $auto$rtlil.cc:2977:AndGate$3755
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3758
    connect \A $auto$rtlil.cc:2977:AndGate$3755
    connect \B $auto$rtlil.cc:2976:NotGate$3757
    connect \Y $auto$rtlil.cc:2977:AndGate$3759
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3746
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3747
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3748
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3749
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3752
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3753
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3756
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3757
  end
  cell $specify2 $auto$liberty.cc:737:execute$3760
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3761
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3762
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3763
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3759
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \NOR5xp2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3765
  wire $auto$rtlil.cc:2976:NotGate$3767
  wire $auto$rtlil.cc:2976:NotGate$3771
  wire $auto$rtlil.cc:2976:NotGate$3775
  wire $auto$rtlil.cc:2976:NotGate$3779
  wire $auto$rtlil.cc:2977:AndGate$3769
  wire $auto$rtlil.cc:2977:AndGate$3773
  wire $auto$rtlil.cc:2977:AndGate$3777
  wire $auto$rtlil.cc:2977:AndGate$3781
  attribute \capacitance "0.553877"
  wire input 1 \A
  attribute \capacitance "0.509146"
  wire input 2 \B
  attribute \capacitance "0.507611"
  wire input 3 \C
  attribute \capacitance "0.50652"
  wire input 4 \D
  attribute \capacitance "0.52339"
  wire input 5 \E
  wire output 6 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3768
    connect \A $auto$rtlil.cc:2976:NotGate$3765
    connect \B $auto$rtlil.cc:2976:NotGate$3767
    connect \Y $auto$rtlil.cc:2977:AndGate$3769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3772
    connect \A $auto$rtlil.cc:2977:AndGate$3769
    connect \B $auto$rtlil.cc:2976:NotGate$3771
    connect \Y $auto$rtlil.cc:2977:AndGate$3773
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3776
    connect \A $auto$rtlil.cc:2977:AndGate$3773
    connect \B $auto$rtlil.cc:2976:NotGate$3775
    connect \Y $auto$rtlil.cc:2977:AndGate$3777
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3780
    connect \A $auto$rtlil.cc:2977:AndGate$3777
    connect \B $auto$rtlil.cc:2976:NotGate$3779
    connect \Y $auto$rtlil.cc:2977:AndGate$3781
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3764
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3765
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3766
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3767
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3770
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3771
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3774
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3775
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3778
    connect \A \E
    connect \Y $auto$rtlil.cc:2976:NotGate$3779
  end
  cell $specify2 $auto$liberty.cc:737:execute$3782
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \E
  end
  cell $specify2 $auto$liberty.cc:737:execute$3783
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3784
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3781
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \O2A1O1Ixp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1943
  wire $auto$rtlil.cc:2976:NotGate$1945
  wire $auto$rtlil.cc:2976:NotGate$1949
  wire $auto$rtlil.cc:2976:NotGate$1953
  wire $auto$rtlil.cc:2976:NotGate$1955
  wire $auto$rtlil.cc:2977:AndGate$1947
  wire $auto$rtlil.cc:2977:AndGate$1951
  wire $auto$rtlil.cc:2977:AndGate$1957
  wire $auto$rtlil.cc:2979:OrGate$1959
  attribute \capacitance "0.60355"
  wire input 4 \A1
  attribute \capacitance "0.599824"
  wire input 5 \A2
  attribute \capacitance "0.614695"
  wire input 1 \B
  attribute \capacitance "0.597836"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1946
    connect \A $auto$rtlil.cc:2976:NotGate$1943
    connect \B $auto$rtlil.cc:2976:NotGate$1945
    connect \Y $auto$rtlil.cc:2977:AndGate$1947
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1950
    connect \A $auto$rtlil.cc:2977:AndGate$1947
    connect \B $auto$rtlil.cc:2976:NotGate$1949
    connect \Y $auto$rtlil.cc:2977:AndGate$1951
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1956
    connect \A $auto$rtlil.cc:2976:NotGate$1953
    connect \B $auto$rtlil.cc:2976:NotGate$1955
    connect \Y $auto$rtlil.cc:2977:AndGate$1957
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1958
    connect \A $auto$rtlil.cc:2977:AndGate$1951
    connect \B $auto$rtlil.cc:2977:AndGate$1957
    connect \Y $auto$rtlil.cc:2979:OrGate$1959
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1942
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1943
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1944
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1945
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1948
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$1949
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1952
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$1953
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1954
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$1955
  end
  cell $specify2 $auto$liberty.cc:737:execute$1960
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1961
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1962
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1963
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1959
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \O2A1O1Ixp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$1965
  wire $auto$rtlil.cc:2976:NotGate$1967
  wire $auto$rtlil.cc:2976:NotGate$1971
  wire $auto$rtlil.cc:2976:NotGate$1975
  wire $auto$rtlil.cc:2976:NotGate$1977
  wire $auto$rtlil.cc:2977:AndGate$1969
  wire $auto$rtlil.cc:2977:AndGate$1973
  wire $auto$rtlil.cc:2977:AndGate$1979
  wire $auto$rtlil.cc:2979:OrGate$1981
  attribute \capacitance "0.950036"
  wire input 4 \A1
  attribute \capacitance "0.972891"
  wire input 5 \A2
  attribute \capacitance "0.627113"
  wire input 1 \B
  attribute \capacitance "0.601383"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1968
    connect \A $auto$rtlil.cc:2976:NotGate$1965
    connect \B $auto$rtlil.cc:2976:NotGate$1967
    connect \Y $auto$rtlil.cc:2977:AndGate$1969
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1972
    connect \A $auto$rtlil.cc:2977:AndGate$1969
    connect \B $auto$rtlil.cc:2976:NotGate$1971
    connect \Y $auto$rtlil.cc:2977:AndGate$1973
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1978
    connect \A $auto$rtlil.cc:2976:NotGate$1975
    connect \B $auto$rtlil.cc:2976:NotGate$1977
    connect \Y $auto$rtlil.cc:2977:AndGate$1979
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1980
    connect \A $auto$rtlil.cc:2977:AndGate$1973
    connect \B $auto$rtlil.cc:2977:AndGate$1979
    connect \Y $auto$rtlil.cc:2979:OrGate$1981
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1964
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1965
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1966
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1967
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1970
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$1971
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1974
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$1975
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1976
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$1977
  end
  cell $specify2 $auto$liberty.cc:737:execute$1982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1983
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1984
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1985
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1981
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OA211x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$1987
  wire $auto$rtlil.cc:2977:AndGate$1989
  wire $auto$rtlil.cc:2977:AndGate$1991
  wire $auto$rtlil.cc:2977:AndGate$1993
  wire $auto$rtlil.cc:2979:OrGate$1995
  attribute \capacitance "0.541166"
  wire input 4 \A1
  attribute \capacitance "0.570419"
  wire input 5 \A2
  attribute \capacitance "0.437017"
  wire input 1 \B
  attribute \capacitance "0.447261"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1986
    connect \A \A1
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1987
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1988
    connect \A $auto$rtlil.cc:2977:AndGate$1987
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1989
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1990
    connect \A \A2
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1991
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1992
    connect \A $auto$rtlil.cc:2977:AndGate$1991
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1993
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1994
    connect \A $auto$rtlil.cc:2977:AndGate$1989
    connect \B $auto$rtlil.cc:2977:AndGate$1993
    connect \Y $auto$rtlil.cc:2979:OrGate$1995
  end
  cell $specify2 $auto$liberty.cc:737:execute$1996
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1997
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1998
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1999
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1995
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \OA21x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2001
  wire $auto$rtlil.cc:2977:AndGate$2003
  wire $auto$rtlil.cc:2979:OrGate$2005
  attribute \capacitance "0.618357"
  wire input 3 \A1
  attribute \capacitance "0.64849"
  wire input 4 \A2
  attribute \capacitance "0.636321"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2000
    connect \A \A1
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2001
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2002
    connect \A \A2
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2003
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2004
    connect \A $auto$rtlil.cc:2977:AndGate$2001
    connect \B $auto$rtlil.cc:2977:AndGate$2003
    connect \Y $auto$rtlil.cc:2979:OrGate$2005
  end
  cell $specify2 $auto$liberty.cc:737:execute$2006
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2007
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2008
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2005
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.23328"
attribute \whitebox 1
module \OA221x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2010
  wire $auto$rtlil.cc:2977:AndGate$2012
  wire $auto$rtlil.cc:2977:AndGate$2014
  wire $auto$rtlil.cc:2977:AndGate$2016
  wire $auto$rtlil.cc:2977:AndGate$2020
  wire $auto$rtlil.cc:2977:AndGate$2022
  wire $auto$rtlil.cc:2977:AndGate$2026
  wire $auto$rtlil.cc:2977:AndGate$2028
  wire $auto$rtlil.cc:2979:OrGate$2018
  wire $auto$rtlil.cc:2979:OrGate$2024
  wire $auto$rtlil.cc:2979:OrGate$2030
  attribute \capacitance "0.961795"
  wire input 3 \A1
  attribute \capacitance "1.02501"
  wire input 4 \A2
  attribute \capacitance "0.942725"
  wire input 5 \B1
  attribute \capacitance "1.00898"
  wire input 6 \B2
  attribute \capacitance "0.985599"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2009
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2010
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2011
    connect \A $auto$rtlil.cc:2977:AndGate$2010
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2012
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2013
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2014
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2015
    connect \A $auto$rtlil.cc:2977:AndGate$2014
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2016
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2019
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2020
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2021
    connect \A $auto$rtlil.cc:2977:AndGate$2020
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2022
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2025
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2026
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2027
    connect \A $auto$rtlil.cc:2977:AndGate$2026
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2028
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2017
    connect \A $auto$rtlil.cc:2977:AndGate$2012
    connect \B $auto$rtlil.cc:2977:AndGate$2016
    connect \Y $auto$rtlil.cc:2979:OrGate$2018
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2023
    connect \A $auto$rtlil.cc:2979:OrGate$2018
    connect \B $auto$rtlil.cc:2977:AndGate$2022
    connect \Y $auto$rtlil.cc:2979:OrGate$2024
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2029
    connect \A $auto$rtlil.cc:2979:OrGate$2024
    connect \B $auto$rtlil.cc:2977:AndGate$2028
    connect \Y $auto$rtlil.cc:2979:OrGate$2030
  end
  cell $specify2 $auto$liberty.cc:737:execute$2031
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2032
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2033
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2034
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2035
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2030
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \OA222x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2037
  wire $auto$rtlil.cc:2977:AndGate$2039
  wire $auto$rtlil.cc:2977:AndGate$2041
  wire $auto$rtlil.cc:2977:AndGate$2043
  wire $auto$rtlil.cc:2977:AndGate$2047
  wire $auto$rtlil.cc:2977:AndGate$2049
  wire $auto$rtlil.cc:2977:AndGate$2053
  wire $auto$rtlil.cc:2977:AndGate$2055
  wire $auto$rtlil.cc:2977:AndGate$2059
  wire $auto$rtlil.cc:2977:AndGate$2061
  wire $auto$rtlil.cc:2977:AndGate$2065
  wire $auto$rtlil.cc:2977:AndGate$2067
  wire $auto$rtlil.cc:2977:AndGate$2071
  wire $auto$rtlil.cc:2977:AndGate$2073
  wire $auto$rtlil.cc:2977:AndGate$2077
  wire $auto$rtlil.cc:2977:AndGate$2079
  wire $auto$rtlil.cc:2979:OrGate$2045
  wire $auto$rtlil.cc:2979:OrGate$2051
  wire $auto$rtlil.cc:2979:OrGate$2057
  wire $auto$rtlil.cc:2979:OrGate$2063
  wire $auto$rtlil.cc:2979:OrGate$2069
  wire $auto$rtlil.cc:2979:OrGate$2075
  wire $auto$rtlil.cc:2979:OrGate$2081
  attribute \capacitance "0.652848"
  wire input 2 \A1
  attribute \capacitance "0.609361"
  wire input 3 \A2
  attribute \capacitance "0.608128"
  wire input 4 \B1
  attribute \capacitance "0.56258"
  wire input 5 \B2
  attribute \capacitance "0.611638"
  wire input 6 \C1
  attribute \capacitance "0.578249"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2036
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2037
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2038
    connect \A $auto$rtlil.cc:2977:AndGate$2037
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2039
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2040
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2041
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2042
    connect \A $auto$rtlil.cc:2977:AndGate$2041
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2043
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2046
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2047
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2048
    connect \A $auto$rtlil.cc:2977:AndGate$2047
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2049
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2052
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2053
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2054
    connect \A $auto$rtlil.cc:2977:AndGate$2053
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2055
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2058
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2059
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2060
    connect \A $auto$rtlil.cc:2977:AndGate$2059
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2061
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2064
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2065
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2066
    connect \A $auto$rtlil.cc:2977:AndGate$2065
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2067
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2070
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2071
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2072
    connect \A $auto$rtlil.cc:2977:AndGate$2071
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2073
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2076
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2077
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2078
    connect \A $auto$rtlil.cc:2977:AndGate$2077
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2079
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2044
    connect \A $auto$rtlil.cc:2977:AndGate$2039
    connect \B $auto$rtlil.cc:2977:AndGate$2043
    connect \Y $auto$rtlil.cc:2979:OrGate$2045
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2050
    connect \A $auto$rtlil.cc:2979:OrGate$2045
    connect \B $auto$rtlil.cc:2977:AndGate$2049
    connect \Y $auto$rtlil.cc:2979:OrGate$2051
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2056
    connect \A $auto$rtlil.cc:2979:OrGate$2051
    connect \B $auto$rtlil.cc:2977:AndGate$2055
    connect \Y $auto$rtlil.cc:2979:OrGate$2057
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2062
    connect \A $auto$rtlil.cc:2979:OrGate$2057
    connect \B $auto$rtlil.cc:2977:AndGate$2061
    connect \Y $auto$rtlil.cc:2979:OrGate$2063
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2068
    connect \A $auto$rtlil.cc:2979:OrGate$2063
    connect \B $auto$rtlil.cc:2977:AndGate$2067
    connect \Y $auto$rtlil.cc:2979:OrGate$2069
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2074
    connect \A $auto$rtlil.cc:2979:OrGate$2069
    connect \B $auto$rtlil.cc:2977:AndGate$2073
    connect \Y $auto$rtlil.cc:2979:OrGate$2075
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2080
    connect \A $auto$rtlil.cc:2979:OrGate$2075
    connect \B $auto$rtlil.cc:2977:AndGate$2079
    connect \Y $auto$rtlil.cc:2979:OrGate$2081
  end
  cell $specify2 $auto$liberty.cc:737:execute$2082
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2083
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2084
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2085
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2086
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2087
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2081
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \OA22x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2089
  wire $auto$rtlil.cc:2977:AndGate$2091
  wire $auto$rtlil.cc:2977:AndGate$2095
  wire $auto$rtlil.cc:2977:AndGate$2099
  wire $auto$rtlil.cc:2979:OrGate$2093
  wire $auto$rtlil.cc:2979:OrGate$2097
  wire $auto$rtlil.cc:2979:OrGate$2101
  attribute \capacitance "0.610814"
  wire input 2 \A1
  attribute \capacitance "0.649591"
  wire input 3 \A2
  attribute \capacitance "0.563203"
  wire input 4 \B1
  attribute \capacitance "0.618206"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2088
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2089
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2090
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2091
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2094
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2095
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2098
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2099
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2092
    connect \A $auto$rtlil.cc:2977:AndGate$2089
    connect \B $auto$rtlil.cc:2977:AndGate$2091
    connect \Y $auto$rtlil.cc:2979:OrGate$2093
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2096
    connect \A $auto$rtlil.cc:2979:OrGate$2093
    connect \B $auto$rtlil.cc:2977:AndGate$2095
    connect \Y $auto$rtlil.cc:2979:OrGate$2097
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2100
    connect \A $auto$rtlil.cc:2979:OrGate$2097
    connect \B $auto$rtlil.cc:2977:AndGate$2099
    connect \Y $auto$rtlil.cc:2979:OrGate$2101
  end
  cell $specify2 $auto$liberty.cc:737:execute$2102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2103
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2104
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2105
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2101
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.2187"
attribute \whitebox 1
module \OA31x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2107
  wire $auto$rtlil.cc:2977:AndGate$2109
  wire $auto$rtlil.cc:2977:AndGate$2113
  wire $auto$rtlil.cc:2979:OrGate$2111
  wire $auto$rtlil.cc:2979:OrGate$2115
  attribute \capacitance "0.976859"
  wire input 2 \A1
  attribute \capacitance "0.981166"
  wire input 3 \A2
  attribute \capacitance "1.15869"
  wire input 5 \A3
  attribute \capacitance "0.556164"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2106
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2107
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2108
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2109
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2112
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2113
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2110
    connect \A $auto$rtlil.cc:2977:AndGate$2107
    connect \B $auto$rtlil.cc:2977:AndGate$2109
    connect \Y $auto$rtlil.cc:2979:OrGate$2111
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2114
    connect \A $auto$rtlil.cc:2979:OrGate$2111
    connect \B $auto$rtlil.cc:2977:AndGate$2113
    connect \Y $auto$rtlil.cc:2979:OrGate$2115
  end
  cell $specify2 $auto$liberty.cc:737:execute$2116
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2117
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2118
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2115
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \OA331x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2121
  wire $auto$rtlil.cc:2977:AndGate$2123
  wire $auto$rtlil.cc:2977:AndGate$2125
  wire $auto$rtlil.cc:2977:AndGate$2127
  wire $auto$rtlil.cc:2977:AndGate$2131
  wire $auto$rtlil.cc:2977:AndGate$2133
  wire $auto$rtlil.cc:2977:AndGate$2137
  wire $auto$rtlil.cc:2977:AndGate$2139
  wire $auto$rtlil.cc:2977:AndGate$2143
  wire $auto$rtlil.cc:2977:AndGate$2145
  wire $auto$rtlil.cc:2977:AndGate$2149
  wire $auto$rtlil.cc:2977:AndGate$2151
  wire $auto$rtlil.cc:2977:AndGate$2155
  wire $auto$rtlil.cc:2977:AndGate$2157
  wire $auto$rtlil.cc:2977:AndGate$2161
  wire $auto$rtlil.cc:2977:AndGate$2163
  wire $auto$rtlil.cc:2977:AndGate$2167
  wire $auto$rtlil.cc:2977:AndGate$2169
  wire $auto$rtlil.cc:2979:OrGate$2129
  wire $auto$rtlil.cc:2979:OrGate$2135
  wire $auto$rtlil.cc:2979:OrGate$2141
  wire $auto$rtlil.cc:2979:OrGate$2147
  wire $auto$rtlil.cc:2979:OrGate$2153
  wire $auto$rtlil.cc:2979:OrGate$2159
  wire $auto$rtlil.cc:2979:OrGate$2165
  wire $auto$rtlil.cc:2979:OrGate$2171
  attribute \capacitance "0.607129"
  wire input 2 \A1
  attribute \capacitance "0.542236"
  wire input 3 \A2
  attribute \capacitance "0.566161"
  wire input 7 \A3
  attribute \capacitance "0.607666"
  wire input 4 \B1
  attribute \capacitance "0.543802"
  wire input 5 \B2
  attribute \capacitance "0.560646"
  wire input 8 \B3
  attribute \capacitance "0.669695"
  wire input 6 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2120
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2121
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2122
    connect \A $auto$rtlil.cc:2977:AndGate$2121
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2123
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2124
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2125
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2126
    connect \A $auto$rtlil.cc:2977:AndGate$2125
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2127
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2130
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2131
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2132
    connect \A $auto$rtlil.cc:2977:AndGate$2131
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2133
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2136
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2137
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2138
    connect \A $auto$rtlil.cc:2977:AndGate$2137
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2139
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2142
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2144
    connect \A $auto$rtlil.cc:2977:AndGate$2143
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2145
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2148
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2149
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2150
    connect \A $auto$rtlil.cc:2977:AndGate$2149
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2151
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2154
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2156
    connect \A $auto$rtlil.cc:2977:AndGate$2155
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2157
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2160
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2161
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2162
    connect \A $auto$rtlil.cc:2977:AndGate$2161
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2163
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2166
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2168
    connect \A $auto$rtlil.cc:2977:AndGate$2167
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2169
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2128
    connect \A $auto$rtlil.cc:2977:AndGate$2123
    connect \B $auto$rtlil.cc:2977:AndGate$2127
    connect \Y $auto$rtlil.cc:2979:OrGate$2129
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2134
    connect \A $auto$rtlil.cc:2979:OrGate$2129
    connect \B $auto$rtlil.cc:2977:AndGate$2133
    connect \Y $auto$rtlil.cc:2979:OrGate$2135
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2140
    connect \A $auto$rtlil.cc:2979:OrGate$2135
    connect \B $auto$rtlil.cc:2977:AndGate$2139
    connect \Y $auto$rtlil.cc:2979:OrGate$2141
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2146
    connect \A $auto$rtlil.cc:2979:OrGate$2141
    connect \B $auto$rtlil.cc:2977:AndGate$2145
    connect \Y $auto$rtlil.cc:2979:OrGate$2147
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2152
    connect \A $auto$rtlil.cc:2979:OrGate$2147
    connect \B $auto$rtlil.cc:2977:AndGate$2151
    connect \Y $auto$rtlil.cc:2979:OrGate$2153
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2158
    connect \A $auto$rtlil.cc:2979:OrGate$2153
    connect \B $auto$rtlil.cc:2977:AndGate$2157
    connect \Y $auto$rtlil.cc:2979:OrGate$2159
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2164
    connect \A $auto$rtlil.cc:2979:OrGate$2159
    connect \B $auto$rtlil.cc:2977:AndGate$2163
    connect \Y $auto$rtlil.cc:2979:OrGate$2165
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2170
    connect \A $auto$rtlil.cc:2979:OrGate$2165
    connect \B $auto$rtlil.cc:2977:AndGate$2169
    connect \Y $auto$rtlil.cc:2979:OrGate$2171
  end
  cell $specify2 $auto$liberty.cc:737:execute$2172
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2173
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2174
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2178
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2171
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \OA331x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2180
  wire $auto$rtlil.cc:2977:AndGate$2182
  wire $auto$rtlil.cc:2977:AndGate$2184
  wire $auto$rtlil.cc:2977:AndGate$2186
  wire $auto$rtlil.cc:2977:AndGate$2190
  wire $auto$rtlil.cc:2977:AndGate$2192
  wire $auto$rtlil.cc:2977:AndGate$2196
  wire $auto$rtlil.cc:2977:AndGate$2198
  wire $auto$rtlil.cc:2977:AndGate$2202
  wire $auto$rtlil.cc:2977:AndGate$2204
  wire $auto$rtlil.cc:2977:AndGate$2208
  wire $auto$rtlil.cc:2977:AndGate$2210
  wire $auto$rtlil.cc:2977:AndGate$2214
  wire $auto$rtlil.cc:2977:AndGate$2216
  wire $auto$rtlil.cc:2977:AndGate$2220
  wire $auto$rtlil.cc:2977:AndGate$2222
  wire $auto$rtlil.cc:2977:AndGate$2226
  wire $auto$rtlil.cc:2977:AndGate$2228
  wire $auto$rtlil.cc:2979:OrGate$2188
  wire $auto$rtlil.cc:2979:OrGate$2194
  wire $auto$rtlil.cc:2979:OrGate$2200
  wire $auto$rtlil.cc:2979:OrGate$2206
  wire $auto$rtlil.cc:2979:OrGate$2212
  wire $auto$rtlil.cc:2979:OrGate$2218
  wire $auto$rtlil.cc:2979:OrGate$2224
  wire $auto$rtlil.cc:2979:OrGate$2230
  attribute \capacitance "0.607652"
  wire input 2 \A1
  attribute \capacitance "0.542376"
  wire input 3 \A2
  attribute \capacitance "0.566955"
  wire input 7 \A3
  attribute \capacitance "0.607239"
  wire input 4 \B1
  attribute \capacitance "0.543869"
  wire input 5 \B2
  attribute \capacitance "0.560401"
  wire input 8 \B3
  attribute \capacitance "0.667878"
  wire input 6 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2179
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2180
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2181
    connect \A $auto$rtlil.cc:2977:AndGate$2180
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2182
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2183
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2184
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2185
    connect \A $auto$rtlil.cc:2977:AndGate$2184
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2186
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2189
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2190
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2191
    connect \A $auto$rtlil.cc:2977:AndGate$2190
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2192
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2195
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2196
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2197
    connect \A $auto$rtlil.cc:2977:AndGate$2196
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2198
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2201
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2202
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2203
    connect \A $auto$rtlil.cc:2977:AndGate$2202
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2204
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2207
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2209
    connect \A $auto$rtlil.cc:2977:AndGate$2208
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2210
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2213
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2214
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2215
    connect \A $auto$rtlil.cc:2977:AndGate$2214
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2216
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2219
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2220
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2221
    connect \A $auto$rtlil.cc:2977:AndGate$2220
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2222
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2225
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2226
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2227
    connect \A $auto$rtlil.cc:2977:AndGate$2226
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2228
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2187
    connect \A $auto$rtlil.cc:2977:AndGate$2182
    connect \B $auto$rtlil.cc:2977:AndGate$2186
    connect \Y $auto$rtlil.cc:2979:OrGate$2188
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2193
    connect \A $auto$rtlil.cc:2979:OrGate$2188
    connect \B $auto$rtlil.cc:2977:AndGate$2192
    connect \Y $auto$rtlil.cc:2979:OrGate$2194
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2199
    connect \A $auto$rtlil.cc:2979:OrGate$2194
    connect \B $auto$rtlil.cc:2977:AndGate$2198
    connect \Y $auto$rtlil.cc:2979:OrGate$2200
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2205
    connect \A $auto$rtlil.cc:2979:OrGate$2200
    connect \B $auto$rtlil.cc:2977:AndGate$2204
    connect \Y $auto$rtlil.cc:2979:OrGate$2206
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2211
    connect \A $auto$rtlil.cc:2979:OrGate$2206
    connect \B $auto$rtlil.cc:2977:AndGate$2210
    connect \Y $auto$rtlil.cc:2979:OrGate$2212
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2217
    connect \A $auto$rtlil.cc:2979:OrGate$2212
    connect \B $auto$rtlil.cc:2977:AndGate$2216
    connect \Y $auto$rtlil.cc:2979:OrGate$2218
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2223
    connect \A $auto$rtlil.cc:2979:OrGate$2218
    connect \B $auto$rtlil.cc:2977:AndGate$2222
    connect \Y $auto$rtlil.cc:2979:OrGate$2224
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2229
    connect \A $auto$rtlil.cc:2979:OrGate$2224
    connect \B $auto$rtlil.cc:2977:AndGate$2228
    connect \Y $auto$rtlil.cc:2979:OrGate$2230
  end
  cell $specify2 $auto$liberty.cc:737:execute$2231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2233
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2234
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2235
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2237
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2230
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \OA332x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2239
  wire $auto$rtlil.cc:2977:AndGate$2241
  wire $auto$rtlil.cc:2977:AndGate$2243
  wire $auto$rtlil.cc:2977:AndGate$2245
  wire $auto$rtlil.cc:2977:AndGate$2249
  wire $auto$rtlil.cc:2977:AndGate$2251
  wire $auto$rtlil.cc:2977:AndGate$2255
  wire $auto$rtlil.cc:2977:AndGate$2257
  wire $auto$rtlil.cc:2977:AndGate$2261
  wire $auto$rtlil.cc:2977:AndGate$2263
  wire $auto$rtlil.cc:2977:AndGate$2267
  wire $auto$rtlil.cc:2977:AndGate$2269
  wire $auto$rtlil.cc:2977:AndGate$2273
  wire $auto$rtlil.cc:2977:AndGate$2275
  wire $auto$rtlil.cc:2977:AndGate$2279
  wire $auto$rtlil.cc:2977:AndGate$2281
  wire $auto$rtlil.cc:2977:AndGate$2285
  wire $auto$rtlil.cc:2977:AndGate$2287
  wire $auto$rtlil.cc:2977:AndGate$2291
  wire $auto$rtlil.cc:2977:AndGate$2293
  wire $auto$rtlil.cc:2977:AndGate$2297
  wire $auto$rtlil.cc:2977:AndGate$2299
  wire $auto$rtlil.cc:2977:AndGate$2303
  wire $auto$rtlil.cc:2977:AndGate$2305
  wire $auto$rtlil.cc:2977:AndGate$2309
  wire $auto$rtlil.cc:2977:AndGate$2311
  wire $auto$rtlil.cc:2977:AndGate$2315
  wire $auto$rtlil.cc:2977:AndGate$2317
  wire $auto$rtlil.cc:2977:AndGate$2321
  wire $auto$rtlil.cc:2977:AndGate$2323
  wire $auto$rtlil.cc:2977:AndGate$2327
  wire $auto$rtlil.cc:2977:AndGate$2329
  wire $auto$rtlil.cc:2977:AndGate$2333
  wire $auto$rtlil.cc:2977:AndGate$2335
  wire $auto$rtlil.cc:2977:AndGate$2339
  wire $auto$rtlil.cc:2977:AndGate$2341
  wire $auto$rtlil.cc:2979:OrGate$2247
  wire $auto$rtlil.cc:2979:OrGate$2253
  wire $auto$rtlil.cc:2979:OrGate$2259
  wire $auto$rtlil.cc:2979:OrGate$2265
  wire $auto$rtlil.cc:2979:OrGate$2271
  wire $auto$rtlil.cc:2979:OrGate$2277
  wire $auto$rtlil.cc:2979:OrGate$2283
  wire $auto$rtlil.cc:2979:OrGate$2289
  wire $auto$rtlil.cc:2979:OrGate$2295
  wire $auto$rtlil.cc:2979:OrGate$2301
  wire $auto$rtlil.cc:2979:OrGate$2307
  wire $auto$rtlil.cc:2979:OrGate$2313
  wire $auto$rtlil.cc:2979:OrGate$2319
  wire $auto$rtlil.cc:2979:OrGate$2325
  wire $auto$rtlil.cc:2979:OrGate$2331
  wire $auto$rtlil.cc:2979:OrGate$2337
  wire $auto$rtlil.cc:2979:OrGate$2343
  attribute \capacitance "0.608221"
  wire input 2 \A1
  attribute \capacitance "0.548611"
  wire input 3 \A2
  attribute \capacitance "0.566324"
  wire input 8 \A3
  attribute \capacitance "0.60874"
  wire input 4 \B1
  attribute \capacitance "0.544371"
  wire input 5 \B2
  attribute \capacitance "0.561209"
  wire input 9 \B3
  attribute \capacitance "0.654797"
  wire input 6 \C1
  attribute \capacitance "0.61044"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2238
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2239
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2240
    connect \A $auto$rtlil.cc:2977:AndGate$2239
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2242
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2243
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2244
    connect \A $auto$rtlil.cc:2977:AndGate$2243
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2248
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2250
    connect \A $auto$rtlil.cc:2977:AndGate$2249
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2251
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2254
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2255
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2256
    connect \A $auto$rtlil.cc:2977:AndGate$2255
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2257
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2260
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2262
    connect \A $auto$rtlil.cc:2977:AndGate$2261
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2266
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2267
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2268
    connect \A $auto$rtlil.cc:2977:AndGate$2267
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2269
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2272
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2274
    connect \A $auto$rtlil.cc:2977:AndGate$2273
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2275
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2278
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2279
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2280
    connect \A $auto$rtlil.cc:2977:AndGate$2279
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2284
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2285
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2286
    connect \A $auto$rtlil.cc:2977:AndGate$2285
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2287
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2290
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2292
    connect \A $auto$rtlil.cc:2977:AndGate$2291
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2293
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2296
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2298
    connect \A $auto$rtlil.cc:2977:AndGate$2297
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2299
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2302
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2304
    connect \A $auto$rtlil.cc:2977:AndGate$2303
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2305
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2308
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2310
    connect \A $auto$rtlil.cc:2977:AndGate$2309
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2311
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2314
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2315
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2316
    connect \A $auto$rtlil.cc:2977:AndGate$2315
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2320
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2321
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2322
    connect \A $auto$rtlil.cc:2977:AndGate$2321
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2323
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2326
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2327
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2328
    connect \A $auto$rtlil.cc:2977:AndGate$2327
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2332
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2333
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2334
    connect \A $auto$rtlil.cc:2977:AndGate$2333
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2335
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2338
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2339
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2340
    connect \A $auto$rtlil.cc:2977:AndGate$2339
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2341
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2246
    connect \A $auto$rtlil.cc:2977:AndGate$2241
    connect \B $auto$rtlil.cc:2977:AndGate$2245
    connect \Y $auto$rtlil.cc:2979:OrGate$2247
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2252
    connect \A $auto$rtlil.cc:2979:OrGate$2247
    connect \B $auto$rtlil.cc:2977:AndGate$2251
    connect \Y $auto$rtlil.cc:2979:OrGate$2253
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2258
    connect \A $auto$rtlil.cc:2979:OrGate$2253
    connect \B $auto$rtlil.cc:2977:AndGate$2257
    connect \Y $auto$rtlil.cc:2979:OrGate$2259
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2264
    connect \A $auto$rtlil.cc:2979:OrGate$2259
    connect \B $auto$rtlil.cc:2977:AndGate$2263
    connect \Y $auto$rtlil.cc:2979:OrGate$2265
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2270
    connect \A $auto$rtlil.cc:2979:OrGate$2265
    connect \B $auto$rtlil.cc:2977:AndGate$2269
    connect \Y $auto$rtlil.cc:2979:OrGate$2271
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2276
    connect \A $auto$rtlil.cc:2979:OrGate$2271
    connect \B $auto$rtlil.cc:2977:AndGate$2275
    connect \Y $auto$rtlil.cc:2979:OrGate$2277
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2282
    connect \A $auto$rtlil.cc:2979:OrGate$2277
    connect \B $auto$rtlil.cc:2977:AndGate$2281
    connect \Y $auto$rtlil.cc:2979:OrGate$2283
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2288
    connect \A $auto$rtlil.cc:2979:OrGate$2283
    connect \B $auto$rtlil.cc:2977:AndGate$2287
    connect \Y $auto$rtlil.cc:2979:OrGate$2289
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2294
    connect \A $auto$rtlil.cc:2979:OrGate$2289
    connect \B $auto$rtlil.cc:2977:AndGate$2293
    connect \Y $auto$rtlil.cc:2979:OrGate$2295
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2300
    connect \A $auto$rtlil.cc:2979:OrGate$2295
    connect \B $auto$rtlil.cc:2977:AndGate$2299
    connect \Y $auto$rtlil.cc:2979:OrGate$2301
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2306
    connect \A $auto$rtlil.cc:2979:OrGate$2301
    connect \B $auto$rtlil.cc:2977:AndGate$2305
    connect \Y $auto$rtlil.cc:2979:OrGate$2307
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2312
    connect \A $auto$rtlil.cc:2979:OrGate$2307
    connect \B $auto$rtlil.cc:2977:AndGate$2311
    connect \Y $auto$rtlil.cc:2979:OrGate$2313
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2318
    connect \A $auto$rtlil.cc:2979:OrGate$2313
    connect \B $auto$rtlil.cc:2977:AndGate$2317
    connect \Y $auto$rtlil.cc:2979:OrGate$2319
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2324
    connect \A $auto$rtlil.cc:2979:OrGate$2319
    connect \B $auto$rtlil.cc:2977:AndGate$2323
    connect \Y $auto$rtlil.cc:2979:OrGate$2325
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2330
    connect \A $auto$rtlil.cc:2979:OrGate$2325
    connect \B $auto$rtlil.cc:2977:AndGate$2329
    connect \Y $auto$rtlil.cc:2979:OrGate$2331
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2336
    connect \A $auto$rtlil.cc:2979:OrGate$2331
    connect \B $auto$rtlil.cc:2977:AndGate$2335
    connect \Y $auto$rtlil.cc:2979:OrGate$2337
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2342
    connect \A $auto$rtlil.cc:2979:OrGate$2337
    connect \B $auto$rtlil.cc:2977:AndGate$2341
    connect \Y $auto$rtlil.cc:2979:OrGate$2343
  end
  cell $specify2 $auto$liberty.cc:737:execute$2344
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2345
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2346
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2347
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2348
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2343
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \OA332x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2353
  wire $auto$rtlil.cc:2977:AndGate$2355
  wire $auto$rtlil.cc:2977:AndGate$2357
  wire $auto$rtlil.cc:2977:AndGate$2359
  wire $auto$rtlil.cc:2977:AndGate$2363
  wire $auto$rtlil.cc:2977:AndGate$2365
  wire $auto$rtlil.cc:2977:AndGate$2369
  wire $auto$rtlil.cc:2977:AndGate$2371
  wire $auto$rtlil.cc:2977:AndGate$2375
  wire $auto$rtlil.cc:2977:AndGate$2377
  wire $auto$rtlil.cc:2977:AndGate$2381
  wire $auto$rtlil.cc:2977:AndGate$2383
  wire $auto$rtlil.cc:2977:AndGate$2387
  wire $auto$rtlil.cc:2977:AndGate$2389
  wire $auto$rtlil.cc:2977:AndGate$2393
  wire $auto$rtlil.cc:2977:AndGate$2395
  wire $auto$rtlil.cc:2977:AndGate$2399
  wire $auto$rtlil.cc:2977:AndGate$2401
  wire $auto$rtlil.cc:2977:AndGate$2405
  wire $auto$rtlil.cc:2977:AndGate$2407
  wire $auto$rtlil.cc:2977:AndGate$2411
  wire $auto$rtlil.cc:2977:AndGate$2413
  wire $auto$rtlil.cc:2977:AndGate$2417
  wire $auto$rtlil.cc:2977:AndGate$2419
  wire $auto$rtlil.cc:2977:AndGate$2423
  wire $auto$rtlil.cc:2977:AndGate$2425
  wire $auto$rtlil.cc:2977:AndGate$2429
  wire $auto$rtlil.cc:2977:AndGate$2431
  wire $auto$rtlil.cc:2977:AndGate$2435
  wire $auto$rtlil.cc:2977:AndGate$2437
  wire $auto$rtlil.cc:2977:AndGate$2441
  wire $auto$rtlil.cc:2977:AndGate$2443
  wire $auto$rtlil.cc:2977:AndGate$2447
  wire $auto$rtlil.cc:2977:AndGate$2449
  wire $auto$rtlil.cc:2977:AndGate$2453
  wire $auto$rtlil.cc:2977:AndGate$2455
  wire $auto$rtlil.cc:2979:OrGate$2361
  wire $auto$rtlil.cc:2979:OrGate$2367
  wire $auto$rtlil.cc:2979:OrGate$2373
  wire $auto$rtlil.cc:2979:OrGate$2379
  wire $auto$rtlil.cc:2979:OrGate$2385
  wire $auto$rtlil.cc:2979:OrGate$2391
  wire $auto$rtlil.cc:2979:OrGate$2397
  wire $auto$rtlil.cc:2979:OrGate$2403
  wire $auto$rtlil.cc:2979:OrGate$2409
  wire $auto$rtlil.cc:2979:OrGate$2415
  wire $auto$rtlil.cc:2979:OrGate$2421
  wire $auto$rtlil.cc:2979:OrGate$2427
  wire $auto$rtlil.cc:2979:OrGate$2433
  wire $auto$rtlil.cc:2979:OrGate$2439
  wire $auto$rtlil.cc:2979:OrGate$2445
  wire $auto$rtlil.cc:2979:OrGate$2451
  wire $auto$rtlil.cc:2979:OrGate$2457
  attribute \capacitance "0.608155"
  wire input 2 \A1
  attribute \capacitance "0.548085"
  wire input 3 \A2
  attribute \capacitance "0.56639"
  wire input 8 \A3
  attribute \capacitance "0.608221"
  wire input 4 \B1
  attribute \capacitance "0.544118"
  wire input 5 \B2
  attribute \capacitance "0.560431"
  wire input 9 \B3
  attribute \capacitance "0.654663"
  wire input 6 \C1
  attribute \capacitance "0.610072"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2352
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2353
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2354
    connect \A $auto$rtlil.cc:2977:AndGate$2353
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2355
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2356
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2358
    connect \A $auto$rtlil.cc:2977:AndGate$2357
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2362
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2363
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2364
    connect \A $auto$rtlil.cc:2977:AndGate$2363
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2365
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2368
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2369
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2370
    connect \A $auto$rtlil.cc:2977:AndGate$2369
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2374
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2376
    connect \A $auto$rtlil.cc:2977:AndGate$2375
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2377
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2380
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2381
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2382
    connect \A $auto$rtlil.cc:2977:AndGate$2381
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2383
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2386
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2387
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2388
    connect \A $auto$rtlil.cc:2977:AndGate$2387
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2389
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2392
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2394
    connect \A $auto$rtlil.cc:2977:AndGate$2393
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2395
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2398
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2400
    connect \A $auto$rtlil.cc:2977:AndGate$2399
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2401
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2404
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2405
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2406
    connect \A $auto$rtlil.cc:2977:AndGate$2405
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2410
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2412
    connect \A $auto$rtlil.cc:2977:AndGate$2411
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2413
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2416
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2417
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2418
    connect \A $auto$rtlil.cc:2977:AndGate$2417
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2422
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2423
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2424
    connect \A $auto$rtlil.cc:2977:AndGate$2423
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2425
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2428
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2430
    connect \A $auto$rtlil.cc:2977:AndGate$2429
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2431
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2434
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2435
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2436
    connect \A $auto$rtlil.cc:2977:AndGate$2435
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2437
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2440
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2441
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2442
    connect \A $auto$rtlil.cc:2977:AndGate$2441
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2443
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2446
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2447
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2448
    connect \A $auto$rtlil.cc:2977:AndGate$2447
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2449
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2452
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2454
    connect \A $auto$rtlil.cc:2977:AndGate$2453
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2360
    connect \A $auto$rtlil.cc:2977:AndGate$2355
    connect \B $auto$rtlil.cc:2977:AndGate$2359
    connect \Y $auto$rtlil.cc:2979:OrGate$2361
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2366
    connect \A $auto$rtlil.cc:2979:OrGate$2361
    connect \B $auto$rtlil.cc:2977:AndGate$2365
    connect \Y $auto$rtlil.cc:2979:OrGate$2367
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2372
    connect \A $auto$rtlil.cc:2979:OrGate$2367
    connect \B $auto$rtlil.cc:2977:AndGate$2371
    connect \Y $auto$rtlil.cc:2979:OrGate$2373
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2378
    connect \A $auto$rtlil.cc:2979:OrGate$2373
    connect \B $auto$rtlil.cc:2977:AndGate$2377
    connect \Y $auto$rtlil.cc:2979:OrGate$2379
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2384
    connect \A $auto$rtlil.cc:2979:OrGate$2379
    connect \B $auto$rtlil.cc:2977:AndGate$2383
    connect \Y $auto$rtlil.cc:2979:OrGate$2385
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2390
    connect \A $auto$rtlil.cc:2979:OrGate$2385
    connect \B $auto$rtlil.cc:2977:AndGate$2389
    connect \Y $auto$rtlil.cc:2979:OrGate$2391
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2396
    connect \A $auto$rtlil.cc:2979:OrGate$2391
    connect \B $auto$rtlil.cc:2977:AndGate$2395
    connect \Y $auto$rtlil.cc:2979:OrGate$2397
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2402
    connect \A $auto$rtlil.cc:2979:OrGate$2397
    connect \B $auto$rtlil.cc:2977:AndGate$2401
    connect \Y $auto$rtlil.cc:2979:OrGate$2403
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2408
    connect \A $auto$rtlil.cc:2979:OrGate$2403
    connect \B $auto$rtlil.cc:2977:AndGate$2407
    connect \Y $auto$rtlil.cc:2979:OrGate$2409
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2414
    connect \A $auto$rtlil.cc:2979:OrGate$2409
    connect \B $auto$rtlil.cc:2977:AndGate$2413
    connect \Y $auto$rtlil.cc:2979:OrGate$2415
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2420
    connect \A $auto$rtlil.cc:2979:OrGate$2415
    connect \B $auto$rtlil.cc:2977:AndGate$2419
    connect \Y $auto$rtlil.cc:2979:OrGate$2421
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2426
    connect \A $auto$rtlil.cc:2979:OrGate$2421
    connect \B $auto$rtlil.cc:2977:AndGate$2425
    connect \Y $auto$rtlil.cc:2979:OrGate$2427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2432
    connect \A $auto$rtlil.cc:2979:OrGate$2427
    connect \B $auto$rtlil.cc:2977:AndGate$2431
    connect \Y $auto$rtlil.cc:2979:OrGate$2433
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2438
    connect \A $auto$rtlil.cc:2979:OrGate$2433
    connect \B $auto$rtlil.cc:2977:AndGate$2437
    connect \Y $auto$rtlil.cc:2979:OrGate$2439
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2444
    connect \A $auto$rtlil.cc:2979:OrGate$2439
    connect \B $auto$rtlil.cc:2977:AndGate$2443
    connect \Y $auto$rtlil.cc:2979:OrGate$2445
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2450
    connect \A $auto$rtlil.cc:2979:OrGate$2445
    connect \B $auto$rtlil.cc:2977:AndGate$2449
    connect \Y $auto$rtlil.cc:2979:OrGate$2451
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2456
    connect \A $auto$rtlil.cc:2979:OrGate$2451
    connect \B $auto$rtlil.cc:2977:AndGate$2455
    connect \Y $auto$rtlil.cc:2979:OrGate$2457
  end
  cell $specify2 $auto$liberty.cc:737:execute$2458
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2459
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2460
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2461
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2462
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2463
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2465
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2457
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \OA333x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2467
  wire $auto$rtlil.cc:2977:AndGate$2469
  wire $auto$rtlil.cc:2977:AndGate$2471
  wire $auto$rtlil.cc:2977:AndGate$2473
  wire $auto$rtlil.cc:2977:AndGate$2477
  wire $auto$rtlil.cc:2977:AndGate$2479
  wire $auto$rtlil.cc:2977:AndGate$2483
  wire $auto$rtlil.cc:2977:AndGate$2485
  wire $auto$rtlil.cc:2977:AndGate$2489
  wire $auto$rtlil.cc:2977:AndGate$2491
  wire $auto$rtlil.cc:2977:AndGate$2495
  wire $auto$rtlil.cc:2977:AndGate$2497
  wire $auto$rtlil.cc:2977:AndGate$2501
  wire $auto$rtlil.cc:2977:AndGate$2503
  wire $auto$rtlil.cc:2977:AndGate$2507
  wire $auto$rtlil.cc:2977:AndGate$2509
  wire $auto$rtlil.cc:2977:AndGate$2513
  wire $auto$rtlil.cc:2977:AndGate$2515
  wire $auto$rtlil.cc:2977:AndGate$2519
  wire $auto$rtlil.cc:2977:AndGate$2521
  wire $auto$rtlil.cc:2977:AndGate$2525
  wire $auto$rtlil.cc:2977:AndGate$2527
  wire $auto$rtlil.cc:2977:AndGate$2531
  wire $auto$rtlil.cc:2977:AndGate$2533
  wire $auto$rtlil.cc:2977:AndGate$2537
  wire $auto$rtlil.cc:2977:AndGate$2539
  wire $auto$rtlil.cc:2977:AndGate$2543
  wire $auto$rtlil.cc:2977:AndGate$2545
  wire $auto$rtlil.cc:2977:AndGate$2549
  wire $auto$rtlil.cc:2977:AndGate$2551
  wire $auto$rtlil.cc:2977:AndGate$2555
  wire $auto$rtlil.cc:2977:AndGate$2557
  wire $auto$rtlil.cc:2977:AndGate$2561
  wire $auto$rtlil.cc:2977:AndGate$2563
  wire $auto$rtlil.cc:2977:AndGate$2567
  wire $auto$rtlil.cc:2977:AndGate$2569
  wire $auto$rtlil.cc:2977:AndGate$2573
  wire $auto$rtlil.cc:2977:AndGate$2575
  wire $auto$rtlil.cc:2977:AndGate$2579
  wire $auto$rtlil.cc:2977:AndGate$2581
  wire $auto$rtlil.cc:2977:AndGate$2585
  wire $auto$rtlil.cc:2977:AndGate$2587
  wire $auto$rtlil.cc:2977:AndGate$2591
  wire $auto$rtlil.cc:2977:AndGate$2593
  wire $auto$rtlil.cc:2977:AndGate$2597
  wire $auto$rtlil.cc:2977:AndGate$2599
  wire $auto$rtlil.cc:2977:AndGate$2603
  wire $auto$rtlil.cc:2977:AndGate$2605
  wire $auto$rtlil.cc:2977:AndGate$2609
  wire $auto$rtlil.cc:2977:AndGate$2611
  wire $auto$rtlil.cc:2977:AndGate$2615
  wire $auto$rtlil.cc:2977:AndGate$2617
  wire $auto$rtlil.cc:2977:AndGate$2621
  wire $auto$rtlil.cc:2977:AndGate$2623
  wire $auto$rtlil.cc:2979:OrGate$2475
  wire $auto$rtlil.cc:2979:OrGate$2481
  wire $auto$rtlil.cc:2979:OrGate$2487
  wire $auto$rtlil.cc:2979:OrGate$2493
  wire $auto$rtlil.cc:2979:OrGate$2499
  wire $auto$rtlil.cc:2979:OrGate$2505
  wire $auto$rtlil.cc:2979:OrGate$2511
  wire $auto$rtlil.cc:2979:OrGate$2517
  wire $auto$rtlil.cc:2979:OrGate$2523
  wire $auto$rtlil.cc:2979:OrGate$2529
  wire $auto$rtlil.cc:2979:OrGate$2535
  wire $auto$rtlil.cc:2979:OrGate$2541
  wire $auto$rtlil.cc:2979:OrGate$2547
  wire $auto$rtlil.cc:2979:OrGate$2553
  wire $auto$rtlil.cc:2979:OrGate$2559
  wire $auto$rtlil.cc:2979:OrGate$2565
  wire $auto$rtlil.cc:2979:OrGate$2571
  wire $auto$rtlil.cc:2979:OrGate$2577
  wire $auto$rtlil.cc:2979:OrGate$2583
  wire $auto$rtlil.cc:2979:OrGate$2589
  wire $auto$rtlil.cc:2979:OrGate$2595
  wire $auto$rtlil.cc:2979:OrGate$2601
  wire $auto$rtlil.cc:2979:OrGate$2607
  wire $auto$rtlil.cc:2979:OrGate$2613
  wire $auto$rtlil.cc:2979:OrGate$2619
  wire $auto$rtlil.cc:2979:OrGate$2625
  attribute \capacitance "0.654966"
  wire input 2 \A1
  attribute \capacitance "0.593601"
  wire input 3 \A2
  attribute \capacitance "0.607793"
  wire input 8 \A3
  attribute \capacitance "0.608704"
  wire input 4 \B1
  attribute \capacitance "0.545025"
  wire input 5 \B2
  attribute \capacitance "0.560151"
  wire input 9 \B3
  attribute \capacitance "0.607951"
  wire input 6 \C1
  attribute \capacitance "0.547652"
  wire input 7 \C2
  attribute \capacitance "0.565131"
  wire input 10 \C3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2466
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2467
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2468
    connect \A $auto$rtlil.cc:2977:AndGate$2467
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2469
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2470
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2471
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2472
    connect \A $auto$rtlil.cc:2977:AndGate$2471
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2473
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2476
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2478
    connect \A $auto$rtlil.cc:2977:AndGate$2477
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2479
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2482
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2484
    connect \A $auto$rtlil.cc:2977:AndGate$2483
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2485
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2488
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2489
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2490
    connect \A $auto$rtlil.cc:2977:AndGate$2489
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2491
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2494
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2495
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2496
    connect \A $auto$rtlil.cc:2977:AndGate$2495
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2497
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2500
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2501
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2502
    connect \A $auto$rtlil.cc:2977:AndGate$2501
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2503
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2506
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2507
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2508
    connect \A $auto$rtlil.cc:2977:AndGate$2507
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2512
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2513
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2514
    connect \A $auto$rtlil.cc:2977:AndGate$2513
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2515
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2518
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2519
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2520
    connect \A $auto$rtlil.cc:2977:AndGate$2519
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2524
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2526
    connect \A $auto$rtlil.cc:2977:AndGate$2525
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2527
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2530
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2531
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2532
    connect \A $auto$rtlil.cc:2977:AndGate$2531
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2533
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2536
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2537
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2538
    connect \A $auto$rtlil.cc:2977:AndGate$2537
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2539
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2542
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2543
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2544
    connect \A $auto$rtlil.cc:2977:AndGate$2543
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2545
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2548
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2549
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2550
    connect \A $auto$rtlil.cc:2977:AndGate$2549
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2551
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2554
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2555
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2556
    connect \A $auto$rtlil.cc:2977:AndGate$2555
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2557
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2560
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2561
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2562
    connect \A $auto$rtlil.cc:2977:AndGate$2561
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2563
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2566
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2567
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2568
    connect \A $auto$rtlil.cc:2977:AndGate$2567
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2569
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2572
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2573
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2574
    connect \A $auto$rtlil.cc:2977:AndGate$2573
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2575
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2578
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2579
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2580
    connect \A $auto$rtlil.cc:2977:AndGate$2579
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2581
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2584
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2585
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2586
    connect \A $auto$rtlil.cc:2977:AndGate$2585
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2587
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2590
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2591
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2592
    connect \A $auto$rtlil.cc:2977:AndGate$2591
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2593
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2596
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2597
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2598
    connect \A $auto$rtlil.cc:2977:AndGate$2597
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2599
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2602
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2603
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2604
    connect \A $auto$rtlil.cc:2977:AndGate$2603
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2605
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2608
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2609
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2610
    connect \A $auto$rtlil.cc:2977:AndGate$2609
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2611
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2614
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2615
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2616
    connect \A $auto$rtlil.cc:2977:AndGate$2615
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2617
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2620
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2621
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2622
    connect \A $auto$rtlil.cc:2977:AndGate$2621
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2623
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2474
    connect \A $auto$rtlil.cc:2977:AndGate$2469
    connect \B $auto$rtlil.cc:2977:AndGate$2473
    connect \Y $auto$rtlil.cc:2979:OrGate$2475
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2480
    connect \A $auto$rtlil.cc:2979:OrGate$2475
    connect \B $auto$rtlil.cc:2977:AndGate$2479
    connect \Y $auto$rtlil.cc:2979:OrGate$2481
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2486
    connect \A $auto$rtlil.cc:2979:OrGate$2481
    connect \B $auto$rtlil.cc:2977:AndGate$2485
    connect \Y $auto$rtlil.cc:2979:OrGate$2487
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2492
    connect \A $auto$rtlil.cc:2979:OrGate$2487
    connect \B $auto$rtlil.cc:2977:AndGate$2491
    connect \Y $auto$rtlil.cc:2979:OrGate$2493
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2498
    connect \A $auto$rtlil.cc:2979:OrGate$2493
    connect \B $auto$rtlil.cc:2977:AndGate$2497
    connect \Y $auto$rtlil.cc:2979:OrGate$2499
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2504
    connect \A $auto$rtlil.cc:2979:OrGate$2499
    connect \B $auto$rtlil.cc:2977:AndGate$2503
    connect \Y $auto$rtlil.cc:2979:OrGate$2505
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2510
    connect \A $auto$rtlil.cc:2979:OrGate$2505
    connect \B $auto$rtlil.cc:2977:AndGate$2509
    connect \Y $auto$rtlil.cc:2979:OrGate$2511
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2516
    connect \A $auto$rtlil.cc:2979:OrGate$2511
    connect \B $auto$rtlil.cc:2977:AndGate$2515
    connect \Y $auto$rtlil.cc:2979:OrGate$2517
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2522
    connect \A $auto$rtlil.cc:2979:OrGate$2517
    connect \B $auto$rtlil.cc:2977:AndGate$2521
    connect \Y $auto$rtlil.cc:2979:OrGate$2523
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2528
    connect \A $auto$rtlil.cc:2979:OrGate$2523
    connect \B $auto$rtlil.cc:2977:AndGate$2527
    connect \Y $auto$rtlil.cc:2979:OrGate$2529
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2534
    connect \A $auto$rtlil.cc:2979:OrGate$2529
    connect \B $auto$rtlil.cc:2977:AndGate$2533
    connect \Y $auto$rtlil.cc:2979:OrGate$2535
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2540
    connect \A $auto$rtlil.cc:2979:OrGate$2535
    connect \B $auto$rtlil.cc:2977:AndGate$2539
    connect \Y $auto$rtlil.cc:2979:OrGate$2541
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2546
    connect \A $auto$rtlil.cc:2979:OrGate$2541
    connect \B $auto$rtlil.cc:2977:AndGate$2545
    connect \Y $auto$rtlil.cc:2979:OrGate$2547
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2552
    connect \A $auto$rtlil.cc:2979:OrGate$2547
    connect \B $auto$rtlil.cc:2977:AndGate$2551
    connect \Y $auto$rtlil.cc:2979:OrGate$2553
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2558
    connect \A $auto$rtlil.cc:2979:OrGate$2553
    connect \B $auto$rtlil.cc:2977:AndGate$2557
    connect \Y $auto$rtlil.cc:2979:OrGate$2559
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2564
    connect \A $auto$rtlil.cc:2979:OrGate$2559
    connect \B $auto$rtlil.cc:2977:AndGate$2563
    connect \Y $auto$rtlil.cc:2979:OrGate$2565
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2570
    connect \A $auto$rtlil.cc:2979:OrGate$2565
    connect \B $auto$rtlil.cc:2977:AndGate$2569
    connect \Y $auto$rtlil.cc:2979:OrGate$2571
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2576
    connect \A $auto$rtlil.cc:2979:OrGate$2571
    connect \B $auto$rtlil.cc:2977:AndGate$2575
    connect \Y $auto$rtlil.cc:2979:OrGate$2577
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2582
    connect \A $auto$rtlil.cc:2979:OrGate$2577
    connect \B $auto$rtlil.cc:2977:AndGate$2581
    connect \Y $auto$rtlil.cc:2979:OrGate$2583
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2588
    connect \A $auto$rtlil.cc:2979:OrGate$2583
    connect \B $auto$rtlil.cc:2977:AndGate$2587
    connect \Y $auto$rtlil.cc:2979:OrGate$2589
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2594
    connect \A $auto$rtlil.cc:2979:OrGate$2589
    connect \B $auto$rtlil.cc:2977:AndGate$2593
    connect \Y $auto$rtlil.cc:2979:OrGate$2595
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2600
    connect \A $auto$rtlil.cc:2979:OrGate$2595
    connect \B $auto$rtlil.cc:2977:AndGate$2599
    connect \Y $auto$rtlil.cc:2979:OrGate$2601
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2606
    connect \A $auto$rtlil.cc:2979:OrGate$2601
    connect \B $auto$rtlil.cc:2977:AndGate$2605
    connect \Y $auto$rtlil.cc:2979:OrGate$2607
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2612
    connect \A $auto$rtlil.cc:2979:OrGate$2607
    connect \B $auto$rtlil.cc:2977:AndGate$2611
    connect \Y $auto$rtlil.cc:2979:OrGate$2613
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2618
    connect \A $auto$rtlil.cc:2979:OrGate$2613
    connect \B $auto$rtlil.cc:2977:AndGate$2617
    connect \Y $auto$rtlil.cc:2979:OrGate$2619
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2624
    connect \A $auto$rtlil.cc:2979:OrGate$2619
    connect \B $auto$rtlil.cc:2977:AndGate$2623
    connect \Y $auto$rtlil.cc:2979:OrGate$2625
  end
  cell $specify2 $auto$liberty.cc:737:execute$2626
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2628
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2629
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2631
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2632
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2633
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2634
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2625
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.18954"
attribute \whitebox 1
module \OA333x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2636
  wire $auto$rtlil.cc:2977:AndGate$2638
  wire $auto$rtlil.cc:2977:AndGate$2640
  wire $auto$rtlil.cc:2977:AndGate$2642
  wire $auto$rtlil.cc:2977:AndGate$2646
  wire $auto$rtlil.cc:2977:AndGate$2648
  wire $auto$rtlil.cc:2977:AndGate$2652
  wire $auto$rtlil.cc:2977:AndGate$2654
  wire $auto$rtlil.cc:2977:AndGate$2658
  wire $auto$rtlil.cc:2977:AndGate$2660
  wire $auto$rtlil.cc:2977:AndGate$2664
  wire $auto$rtlil.cc:2977:AndGate$2666
  wire $auto$rtlil.cc:2977:AndGate$2670
  wire $auto$rtlil.cc:2977:AndGate$2672
  wire $auto$rtlil.cc:2977:AndGate$2676
  wire $auto$rtlil.cc:2977:AndGate$2678
  wire $auto$rtlil.cc:2977:AndGate$2682
  wire $auto$rtlil.cc:2977:AndGate$2684
  wire $auto$rtlil.cc:2977:AndGate$2688
  wire $auto$rtlil.cc:2977:AndGate$2690
  wire $auto$rtlil.cc:2977:AndGate$2694
  wire $auto$rtlil.cc:2977:AndGate$2696
  wire $auto$rtlil.cc:2977:AndGate$2700
  wire $auto$rtlil.cc:2977:AndGate$2702
  wire $auto$rtlil.cc:2977:AndGate$2706
  wire $auto$rtlil.cc:2977:AndGate$2708
  wire $auto$rtlil.cc:2977:AndGate$2712
  wire $auto$rtlil.cc:2977:AndGate$2714
  wire $auto$rtlil.cc:2977:AndGate$2718
  wire $auto$rtlil.cc:2977:AndGate$2720
  wire $auto$rtlil.cc:2977:AndGate$2724
  wire $auto$rtlil.cc:2977:AndGate$2726
  wire $auto$rtlil.cc:2977:AndGate$2730
  wire $auto$rtlil.cc:2977:AndGate$2732
  wire $auto$rtlil.cc:2977:AndGate$2736
  wire $auto$rtlil.cc:2977:AndGate$2738
  wire $auto$rtlil.cc:2977:AndGate$2742
  wire $auto$rtlil.cc:2977:AndGate$2744
  wire $auto$rtlil.cc:2977:AndGate$2748
  wire $auto$rtlil.cc:2977:AndGate$2750
  wire $auto$rtlil.cc:2977:AndGate$2754
  wire $auto$rtlil.cc:2977:AndGate$2756
  wire $auto$rtlil.cc:2977:AndGate$2760
  wire $auto$rtlil.cc:2977:AndGate$2762
  wire $auto$rtlil.cc:2977:AndGate$2766
  wire $auto$rtlil.cc:2977:AndGate$2768
  wire $auto$rtlil.cc:2977:AndGate$2772
  wire $auto$rtlil.cc:2977:AndGate$2774
  wire $auto$rtlil.cc:2977:AndGate$2778
  wire $auto$rtlil.cc:2977:AndGate$2780
  wire $auto$rtlil.cc:2977:AndGate$2784
  wire $auto$rtlil.cc:2977:AndGate$2786
  wire $auto$rtlil.cc:2977:AndGate$2790
  wire $auto$rtlil.cc:2977:AndGate$2792
  wire $auto$rtlil.cc:2979:OrGate$2644
  wire $auto$rtlil.cc:2979:OrGate$2650
  wire $auto$rtlil.cc:2979:OrGate$2656
  wire $auto$rtlil.cc:2979:OrGate$2662
  wire $auto$rtlil.cc:2979:OrGate$2668
  wire $auto$rtlil.cc:2979:OrGate$2674
  wire $auto$rtlil.cc:2979:OrGate$2680
  wire $auto$rtlil.cc:2979:OrGate$2686
  wire $auto$rtlil.cc:2979:OrGate$2692
  wire $auto$rtlil.cc:2979:OrGate$2698
  wire $auto$rtlil.cc:2979:OrGate$2704
  wire $auto$rtlil.cc:2979:OrGate$2710
  wire $auto$rtlil.cc:2979:OrGate$2716
  wire $auto$rtlil.cc:2979:OrGate$2722
  wire $auto$rtlil.cc:2979:OrGate$2728
  wire $auto$rtlil.cc:2979:OrGate$2734
  wire $auto$rtlil.cc:2979:OrGate$2740
  wire $auto$rtlil.cc:2979:OrGate$2746
  wire $auto$rtlil.cc:2979:OrGate$2752
  wire $auto$rtlil.cc:2979:OrGate$2758
  wire $auto$rtlil.cc:2979:OrGate$2764
  wire $auto$rtlil.cc:2979:OrGate$2770
  wire $auto$rtlil.cc:2979:OrGate$2776
  wire $auto$rtlil.cc:2979:OrGate$2782
  wire $auto$rtlil.cc:2979:OrGate$2788
  wire $auto$rtlil.cc:2979:OrGate$2794
  attribute \capacitance "0.654018"
  wire input 2 \A1
  attribute \capacitance "0.593291"
  wire input 3 \A2
  attribute \capacitance "0.60795"
  wire input 8 \A3
  attribute \capacitance "0.608585"
  wire input 4 \B1
  attribute \capacitance "0.544091"
  wire input 5 \B2
  attribute \capacitance "0.560659"
  wire input 9 \B3
  attribute \capacitance "0.608111"
  wire input 6 \C1
  attribute \capacitance "0.547525"
  wire input 7 \C2
  attribute \capacitance "0.566444"
  wire input 10 \C3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2635
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2636
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2637
    connect \A $auto$rtlil.cc:2977:AndGate$2636
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2638
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2639
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2640
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2641
    connect \A $auto$rtlil.cc:2977:AndGate$2640
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2642
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2645
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2646
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2647
    connect \A $auto$rtlil.cc:2977:AndGate$2646
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2648
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2651
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2652
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2653
    connect \A $auto$rtlil.cc:2977:AndGate$2652
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2654
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2657
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2658
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2659
    connect \A $auto$rtlil.cc:2977:AndGate$2658
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2660
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2663
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2664
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2665
    connect \A $auto$rtlil.cc:2977:AndGate$2664
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2666
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2669
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2670
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2671
    connect \A $auto$rtlil.cc:2977:AndGate$2670
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2672
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2675
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2676
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2677
    connect \A $auto$rtlil.cc:2977:AndGate$2676
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2678
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2681
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2682
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2683
    connect \A $auto$rtlil.cc:2977:AndGate$2682
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2684
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2687
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2688
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2689
    connect \A $auto$rtlil.cc:2977:AndGate$2688
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2690
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2693
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2694
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2695
    connect \A $auto$rtlil.cc:2977:AndGate$2694
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2696
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2699
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2700
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2701
    connect \A $auto$rtlil.cc:2977:AndGate$2700
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2702
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2705
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2706
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2707
    connect \A $auto$rtlil.cc:2977:AndGate$2706
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2708
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2711
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2712
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2713
    connect \A $auto$rtlil.cc:2977:AndGate$2712
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2714
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2717
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2718
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2719
    connect \A $auto$rtlil.cc:2977:AndGate$2718
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2720
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2723
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2724
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2725
    connect \A $auto$rtlil.cc:2977:AndGate$2724
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2726
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2729
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2730
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2731
    connect \A $auto$rtlil.cc:2977:AndGate$2730
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2732
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2735
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2736
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2737
    connect \A $auto$rtlil.cc:2977:AndGate$2736
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2738
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2741
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2742
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2743
    connect \A $auto$rtlil.cc:2977:AndGate$2742
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2744
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2747
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2748
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2749
    connect \A $auto$rtlil.cc:2977:AndGate$2748
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2750
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2753
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2754
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2755
    connect \A $auto$rtlil.cc:2977:AndGate$2754
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2756
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2759
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2760
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2761
    connect \A $auto$rtlil.cc:2977:AndGate$2760
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2762
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2765
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2766
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2767
    connect \A $auto$rtlil.cc:2977:AndGate$2766
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2768
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2771
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2772
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2773
    connect \A $auto$rtlil.cc:2977:AndGate$2772
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2774
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2777
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2778
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2779
    connect \A $auto$rtlil.cc:2977:AndGate$2778
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$2780
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2783
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2784
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2785
    connect \A $auto$rtlil.cc:2977:AndGate$2784
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$2786
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2789
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2790
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2791
    connect \A $auto$rtlil.cc:2977:AndGate$2790
    connect \B \C3
    connect \Y $auto$rtlil.cc:2977:AndGate$2792
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2643
    connect \A $auto$rtlil.cc:2977:AndGate$2638
    connect \B $auto$rtlil.cc:2977:AndGate$2642
    connect \Y $auto$rtlil.cc:2979:OrGate$2644
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2649
    connect \A $auto$rtlil.cc:2979:OrGate$2644
    connect \B $auto$rtlil.cc:2977:AndGate$2648
    connect \Y $auto$rtlil.cc:2979:OrGate$2650
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2655
    connect \A $auto$rtlil.cc:2979:OrGate$2650
    connect \B $auto$rtlil.cc:2977:AndGate$2654
    connect \Y $auto$rtlil.cc:2979:OrGate$2656
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2661
    connect \A $auto$rtlil.cc:2979:OrGate$2656
    connect \B $auto$rtlil.cc:2977:AndGate$2660
    connect \Y $auto$rtlil.cc:2979:OrGate$2662
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2667
    connect \A $auto$rtlil.cc:2979:OrGate$2662
    connect \B $auto$rtlil.cc:2977:AndGate$2666
    connect \Y $auto$rtlil.cc:2979:OrGate$2668
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2673
    connect \A $auto$rtlil.cc:2979:OrGate$2668
    connect \B $auto$rtlil.cc:2977:AndGate$2672
    connect \Y $auto$rtlil.cc:2979:OrGate$2674
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2679
    connect \A $auto$rtlil.cc:2979:OrGate$2674
    connect \B $auto$rtlil.cc:2977:AndGate$2678
    connect \Y $auto$rtlil.cc:2979:OrGate$2680
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2685
    connect \A $auto$rtlil.cc:2979:OrGate$2680
    connect \B $auto$rtlil.cc:2977:AndGate$2684
    connect \Y $auto$rtlil.cc:2979:OrGate$2686
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2691
    connect \A $auto$rtlil.cc:2979:OrGate$2686
    connect \B $auto$rtlil.cc:2977:AndGate$2690
    connect \Y $auto$rtlil.cc:2979:OrGate$2692
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2697
    connect \A $auto$rtlil.cc:2979:OrGate$2692
    connect \B $auto$rtlil.cc:2977:AndGate$2696
    connect \Y $auto$rtlil.cc:2979:OrGate$2698
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2703
    connect \A $auto$rtlil.cc:2979:OrGate$2698
    connect \B $auto$rtlil.cc:2977:AndGate$2702
    connect \Y $auto$rtlil.cc:2979:OrGate$2704
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2709
    connect \A $auto$rtlil.cc:2979:OrGate$2704
    connect \B $auto$rtlil.cc:2977:AndGate$2708
    connect \Y $auto$rtlil.cc:2979:OrGate$2710
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2715
    connect \A $auto$rtlil.cc:2979:OrGate$2710
    connect \B $auto$rtlil.cc:2977:AndGate$2714
    connect \Y $auto$rtlil.cc:2979:OrGate$2716
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2721
    connect \A $auto$rtlil.cc:2979:OrGate$2716
    connect \B $auto$rtlil.cc:2977:AndGate$2720
    connect \Y $auto$rtlil.cc:2979:OrGate$2722
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2727
    connect \A $auto$rtlil.cc:2979:OrGate$2722
    connect \B $auto$rtlil.cc:2977:AndGate$2726
    connect \Y $auto$rtlil.cc:2979:OrGate$2728
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2733
    connect \A $auto$rtlil.cc:2979:OrGate$2728
    connect \B $auto$rtlil.cc:2977:AndGate$2732
    connect \Y $auto$rtlil.cc:2979:OrGate$2734
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2739
    connect \A $auto$rtlil.cc:2979:OrGate$2734
    connect \B $auto$rtlil.cc:2977:AndGate$2738
    connect \Y $auto$rtlil.cc:2979:OrGate$2740
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2745
    connect \A $auto$rtlil.cc:2979:OrGate$2740
    connect \B $auto$rtlil.cc:2977:AndGate$2744
    connect \Y $auto$rtlil.cc:2979:OrGate$2746
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2751
    connect \A $auto$rtlil.cc:2979:OrGate$2746
    connect \B $auto$rtlil.cc:2977:AndGate$2750
    connect \Y $auto$rtlil.cc:2979:OrGate$2752
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2757
    connect \A $auto$rtlil.cc:2979:OrGate$2752
    connect \B $auto$rtlil.cc:2977:AndGate$2756
    connect \Y $auto$rtlil.cc:2979:OrGate$2758
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2763
    connect \A $auto$rtlil.cc:2979:OrGate$2758
    connect \B $auto$rtlil.cc:2977:AndGate$2762
    connect \Y $auto$rtlil.cc:2979:OrGate$2764
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2769
    connect \A $auto$rtlil.cc:2979:OrGate$2764
    connect \B $auto$rtlil.cc:2977:AndGate$2768
    connect \Y $auto$rtlil.cc:2979:OrGate$2770
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2775
    connect \A $auto$rtlil.cc:2979:OrGate$2770
    connect \B $auto$rtlil.cc:2977:AndGate$2774
    connect \Y $auto$rtlil.cc:2979:OrGate$2776
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2781
    connect \A $auto$rtlil.cc:2979:OrGate$2776
    connect \B $auto$rtlil.cc:2977:AndGate$2780
    connect \Y $auto$rtlil.cc:2979:OrGate$2782
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2787
    connect \A $auto$rtlil.cc:2979:OrGate$2782
    connect \B $auto$rtlil.cc:2977:AndGate$2786
    connect \Y $auto$rtlil.cc:2979:OrGate$2788
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2793
    connect \A $auto$rtlil.cc:2979:OrGate$2788
    connect \B $auto$rtlil.cc:2977:AndGate$2792
    connect \Y $auto$rtlil.cc:2979:OrGate$2794
  end
  cell $specify2 $auto$liberty.cc:737:execute$2795
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2798
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2800
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2801
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2802
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2803
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2794
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \OA33x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2977:AndGate$2805
  wire $auto$rtlil.cc:2977:AndGate$2807
  wire $auto$rtlil.cc:2977:AndGate$2811
  wire $auto$rtlil.cc:2977:AndGate$2815
  wire $auto$rtlil.cc:2977:AndGate$2819
  wire $auto$rtlil.cc:2977:AndGate$2823
  wire $auto$rtlil.cc:2977:AndGate$2827
  wire $auto$rtlil.cc:2977:AndGate$2831
  wire $auto$rtlil.cc:2977:AndGate$2835
  wire $auto$rtlil.cc:2979:OrGate$2809
  wire $auto$rtlil.cc:2979:OrGate$2813
  wire $auto$rtlil.cc:2979:OrGate$2817
  wire $auto$rtlil.cc:2979:OrGate$2821
  wire $auto$rtlil.cc:2979:OrGate$2825
  wire $auto$rtlil.cc:2979:OrGate$2829
  wire $auto$rtlil.cc:2979:OrGate$2833
  wire $auto$rtlil.cc:2979:OrGate$2837
  attribute \capacitance "0.578531"
  wire input 2 \A1
  attribute \capacitance "0.549407"
  wire input 3 \A2
  attribute \capacitance "0.613542"
  wire input 6 \A3
  attribute \capacitance "0.612837"
  wire input 4 \B1
  attribute \capacitance "0.593412"
  wire input 5 \B2
  attribute \capacitance "0.648884"
  wire input 7 \B3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2804
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2805
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2806
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2807
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2810
    connect \A \A1
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2811
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2814
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2815
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2818
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2819
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2822
    connect \A \A2
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2823
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2826
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$2827
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2830
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$2831
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2834
    connect \A \A3
    connect \B \B3
    connect \Y $auto$rtlil.cc:2977:AndGate$2835
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2808
    connect \A $auto$rtlil.cc:2977:AndGate$2805
    connect \B $auto$rtlil.cc:2977:AndGate$2807
    connect \Y $auto$rtlil.cc:2979:OrGate$2809
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2812
    connect \A $auto$rtlil.cc:2979:OrGate$2809
    connect \B $auto$rtlil.cc:2977:AndGate$2811
    connect \Y $auto$rtlil.cc:2979:OrGate$2813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2816
    connect \A $auto$rtlil.cc:2979:OrGate$2813
    connect \B $auto$rtlil.cc:2977:AndGate$2815
    connect \Y $auto$rtlil.cc:2979:OrGate$2817
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2820
    connect \A $auto$rtlil.cc:2979:OrGate$2817
    connect \B $auto$rtlil.cc:2977:AndGate$2819
    connect \Y $auto$rtlil.cc:2979:OrGate$2821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2824
    connect \A $auto$rtlil.cc:2979:OrGate$2821
    connect \B $auto$rtlil.cc:2977:AndGate$2823
    connect \Y $auto$rtlil.cc:2979:OrGate$2825
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2828
    connect \A $auto$rtlil.cc:2979:OrGate$2825
    connect \B $auto$rtlil.cc:2977:AndGate$2827
    connect \Y $auto$rtlil.cc:2979:OrGate$2829
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2832
    connect \A $auto$rtlil.cc:2979:OrGate$2829
    connect \B $auto$rtlil.cc:2977:AndGate$2831
    connect \Y $auto$rtlil.cc:2979:OrGate$2833
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2836
    connect \A $auto$rtlil.cc:2979:OrGate$2833
    connect \B $auto$rtlil.cc:2977:AndGate$2835
    connect \Y $auto$rtlil.cc:2979:OrGate$2837
  end
  cell $specify2 $auto$liberty.cc:737:execute$2838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2839
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2840
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2841
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2842
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2843
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2837
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \OAI211xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2845
  wire $auto$rtlil.cc:2976:NotGate$2847
  wire $auto$rtlil.cc:2976:NotGate$2851
  wire $auto$rtlil.cc:2976:NotGate$2855
  wire $auto$rtlil.cc:2977:AndGate$2849
  wire $auto$rtlil.cc:2979:OrGate$2853
  wire $auto$rtlil.cc:2979:OrGate$2857
  attribute \capacitance "0.535401"
  wire input 4 \A1
  attribute \capacitance "0.569796"
  wire input 5 \A2
  attribute \capacitance "0.517021"
  wire input 1 \B
  attribute \capacitance "0.520705"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2848
    connect \A $auto$rtlil.cc:2976:NotGate$2845
    connect \B $auto$rtlil.cc:2976:NotGate$2847
    connect \Y $auto$rtlil.cc:2977:AndGate$2849
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2852
    connect \A $auto$rtlil.cc:2977:AndGate$2849
    connect \B $auto$rtlil.cc:2976:NotGate$2851
    connect \Y $auto$rtlil.cc:2979:OrGate$2853
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2856
    connect \A $auto$rtlil.cc:2979:OrGate$2853
    connect \B $auto$rtlil.cc:2976:NotGate$2855
    connect \Y $auto$rtlil.cc:2979:OrGate$2857
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2844
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2845
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2846
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2847
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2850
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2851
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2854
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2855
  end
  cell $specify2 $auto$liberty.cc:737:execute$2858
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2859
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2860
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2857
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OAI21x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2863
  wire $auto$rtlil.cc:2976:NotGate$2865
  wire $auto$rtlil.cc:2976:NotGate$2869
  wire $auto$rtlil.cc:2977:AndGate$2867
  wire $auto$rtlil.cc:2979:OrGate$2871
  attribute \capacitance "1.23921"
  wire input 3 \A1
  attribute \capacitance "1.07892"
  wire input 4 \A2
  attribute \capacitance "1.37889"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2866
    connect \A $auto$rtlil.cc:2976:NotGate$2863
    connect \B $auto$rtlil.cc:2976:NotGate$2865
    connect \Y $auto$rtlil.cc:2977:AndGate$2867
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2870
    connect \A $auto$rtlil.cc:2977:AndGate$2867
    connect \B $auto$rtlil.cc:2976:NotGate$2869
    connect \Y $auto$rtlil.cc:2979:OrGate$2871
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2862
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2863
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2864
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2865
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2868
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2869
  end
  cell $specify2 $auto$liberty.cc:737:execute$2872
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2873
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2874
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2871
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \OAI21xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2876
  wire $auto$rtlil.cc:2976:NotGate$2878
  wire $auto$rtlil.cc:2976:NotGate$2882
  wire $auto$rtlil.cc:2977:AndGate$2880
  wire $auto$rtlil.cc:2979:OrGate$2884
  attribute \capacitance "0.443023"
  wire input 3 \A1
  attribute \capacitance "0.465799"
  wire input 4 \A2
  attribute \capacitance "0.455311"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2879
    connect \A $auto$rtlil.cc:2976:NotGate$2876
    connect \B $auto$rtlil.cc:2976:NotGate$2878
    connect \Y $auto$rtlil.cc:2977:AndGate$2880
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2883
    connect \A $auto$rtlil.cc:2977:AndGate$2880
    connect \B $auto$rtlil.cc:2976:NotGate$2882
    connect \Y $auto$rtlil.cc:2979:OrGate$2884
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2875
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2876
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2877
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2878
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2881
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2882
  end
  cell $specify2 $auto$liberty.cc:737:execute$2885
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2886
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2887
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2884
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.0729"
attribute \whitebox 1
module \OAI21xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2889
  wire $auto$rtlil.cc:2976:NotGate$2891
  wire $auto$rtlil.cc:2976:NotGate$2895
  wire $auto$rtlil.cc:2977:AndGate$2893
  wire $auto$rtlil.cc:2979:OrGate$2897
  attribute \capacitance "0.617464"
  wire input 3 \A1
  attribute \capacitance "0.647937"
  wire input 4 \A2
  attribute \capacitance "0.622654"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2892
    connect \A $auto$rtlil.cc:2976:NotGate$2889
    connect \B $auto$rtlil.cc:2976:NotGate$2891
    connect \Y $auto$rtlil.cc:2977:AndGate$2893
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2896
    connect \A $auto$rtlil.cc:2977:AndGate$2893
    connect \B $auto$rtlil.cc:2976:NotGate$2895
    connect \Y $auto$rtlil.cc:2979:OrGate$2897
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2888
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2889
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2890
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2891
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2894
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2895
  end
  cell $specify2 $auto$liberty.cc:737:execute$2898
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2899
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2900
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2897
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \OAI221xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2902
  wire $auto$rtlil.cc:2976:NotGate$2904
  wire $auto$rtlil.cc:2976:NotGate$2908
  wire $auto$rtlil.cc:2976:NotGate$2910
  wire $auto$rtlil.cc:2976:NotGate$2916
  wire $auto$rtlil.cc:2977:AndGate$2906
  wire $auto$rtlil.cc:2977:AndGate$2912
  wire $auto$rtlil.cc:2979:OrGate$2914
  wire $auto$rtlil.cc:2979:OrGate$2918
  attribute \capacitance "0.522371"
  wire input 3 \A1
  attribute \capacitance "0.48674"
  wire input 4 \A2
  attribute \capacitance "0.567696"
  wire input 5 \B1
  attribute \capacitance "0.537842"
  wire input 6 \B2
  attribute \capacitance "0.532527"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2905
    connect \A $auto$rtlil.cc:2976:NotGate$2902
    connect \B $auto$rtlil.cc:2976:NotGate$2904
    connect \Y $auto$rtlil.cc:2977:AndGate$2906
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2911
    connect \A $auto$rtlil.cc:2976:NotGate$2908
    connect \B $auto$rtlil.cc:2976:NotGate$2910
    connect \Y $auto$rtlil.cc:2977:AndGate$2912
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2913
    connect \A $auto$rtlil.cc:2977:AndGate$2906
    connect \B $auto$rtlil.cc:2977:AndGate$2912
    connect \Y $auto$rtlil.cc:2979:OrGate$2914
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2917
    connect \A $auto$rtlil.cc:2979:OrGate$2914
    connect \B $auto$rtlil.cc:2976:NotGate$2916
    connect \Y $auto$rtlil.cc:2979:OrGate$2918
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2901
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2902
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2903
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2904
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2907
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$2908
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2909
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$2910
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2915
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2916
  end
  cell $specify2 $auto$liberty.cc:737:execute$2919
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2920
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2921
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2922
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2923
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2918
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \OAI222xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2925
  wire $auto$rtlil.cc:2976:NotGate$2927
  wire $auto$rtlil.cc:2976:NotGate$2931
  wire $auto$rtlil.cc:2976:NotGate$2933
  wire $auto$rtlil.cc:2976:NotGate$2939
  wire $auto$rtlil.cc:2976:NotGate$2941
  wire $auto$rtlil.cc:2977:AndGate$2929
  wire $auto$rtlil.cc:2977:AndGate$2935
  wire $auto$rtlil.cc:2977:AndGate$2943
  wire $auto$rtlil.cc:2979:OrGate$2937
  wire $auto$rtlil.cc:2979:OrGate$2945
  attribute \capacitance "0.654788"
  wire input 2 \A1
  attribute \capacitance "0.60933"
  wire input 3 \A2
  attribute \capacitance "0.607688"
  wire input 4 \B1
  attribute \capacitance "0.562017"
  wire input 5 \B2
  attribute \capacitance "0.611201"
  wire input 6 \C1
  attribute \capacitance "0.569753"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2928
    connect \A $auto$rtlil.cc:2976:NotGate$2925
    connect \B $auto$rtlil.cc:2976:NotGate$2927
    connect \Y $auto$rtlil.cc:2977:AndGate$2929
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2934
    connect \A $auto$rtlil.cc:2976:NotGate$2931
    connect \B $auto$rtlil.cc:2976:NotGate$2933
    connect \Y $auto$rtlil.cc:2977:AndGate$2935
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2942
    connect \A $auto$rtlil.cc:2976:NotGate$2939
    connect \B $auto$rtlil.cc:2976:NotGate$2941
    connect \Y $auto$rtlil.cc:2977:AndGate$2943
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2936
    connect \A $auto$rtlil.cc:2977:AndGate$2929
    connect \B $auto$rtlil.cc:2977:AndGate$2935
    connect \Y $auto$rtlil.cc:2979:OrGate$2937
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2944
    connect \A $auto$rtlil.cc:2979:OrGate$2937
    connect \B $auto$rtlil.cc:2977:AndGate$2943
    connect \Y $auto$rtlil.cc:2979:OrGate$2945
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2924
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2925
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2926
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2927
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2930
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$2931
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2932
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$2933
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2938
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$2939
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2940
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$2941
  end
  cell $specify2 $auto$liberty.cc:737:execute$2946
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2947
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2948
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2949
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2950
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2951
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2945
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \OAI22x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2953
  wire $auto$rtlil.cc:2976:NotGate$2955
  wire $auto$rtlil.cc:2976:NotGate$2959
  wire $auto$rtlil.cc:2976:NotGate$2961
  wire $auto$rtlil.cc:2977:AndGate$2957
  wire $auto$rtlil.cc:2977:AndGate$2963
  wire $auto$rtlil.cc:2979:OrGate$2965
  attribute \capacitance "1.19764"
  wire input 2 \A1
  attribute \capacitance "1.33519"
  wire input 3 \A2
  attribute \capacitance "1.10439"
  wire input 4 \B1
  attribute \capacitance "1.24926"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2956
    connect \A $auto$rtlil.cc:2976:NotGate$2953
    connect \B $auto$rtlil.cc:2976:NotGate$2955
    connect \Y $auto$rtlil.cc:2977:AndGate$2957
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2962
    connect \A $auto$rtlil.cc:2976:NotGate$2959
    connect \B $auto$rtlil.cc:2976:NotGate$2961
    connect \Y $auto$rtlil.cc:2977:AndGate$2963
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2964
    connect \A $auto$rtlil.cc:2977:AndGate$2957
    connect \B $auto$rtlil.cc:2977:AndGate$2963
    connect \Y $auto$rtlil.cc:2979:OrGate$2965
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2952
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2953
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2954
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2955
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2958
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$2959
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2960
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$2961
  end
  cell $specify2 $auto$liberty.cc:737:execute$2966
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2967
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2968
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2969
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2965
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \OAI22xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2971
  wire $auto$rtlil.cc:2976:NotGate$2973
  wire $auto$rtlil.cc:2976:NotGate$2977
  wire $auto$rtlil.cc:2976:NotGate$2979
  wire $auto$rtlil.cc:2977:AndGate$2975
  wire $auto$rtlil.cc:2977:AndGate$2981
  wire $auto$rtlil.cc:2979:OrGate$2983
  attribute \capacitance "0.465453"
  wire input 2 \A1
  attribute \capacitance "0.489013"
  wire input 3 \A2
  attribute \capacitance "0.423979"
  wire input 4 \B1
  attribute \capacitance "0.45626"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2974
    connect \A $auto$rtlil.cc:2976:NotGate$2971
    connect \B $auto$rtlil.cc:2976:NotGate$2973
    connect \Y $auto$rtlil.cc:2977:AndGate$2975
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2980
    connect \A $auto$rtlil.cc:2976:NotGate$2977
    connect \B $auto$rtlil.cc:2976:NotGate$2979
    connect \Y $auto$rtlil.cc:2977:AndGate$2981
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2982
    connect \A $auto$rtlil.cc:2977:AndGate$2975
    connect \B $auto$rtlil.cc:2977:AndGate$2981
    connect \Y $auto$rtlil.cc:2979:OrGate$2983
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2970
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2971
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2972
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2973
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2976
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$2977
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2978
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$2979
  end
  cell $specify2 $auto$liberty.cc:737:execute$2984
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2985
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2986
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2987
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2983
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \OAI22xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$2989
  wire $auto$rtlil.cc:2976:NotGate$2991
  wire $auto$rtlil.cc:2976:NotGate$2995
  wire $auto$rtlil.cc:2976:NotGate$2997
  wire $auto$rtlil.cc:2977:AndGate$2993
  wire $auto$rtlil.cc:2977:AndGate$2999
  wire $auto$rtlil.cc:2979:OrGate$3001
  attribute \capacitance "0.612952"
  wire input 2 \A1
  attribute \capacitance "0.648214"
  wire input 3 \A2
  attribute \capacitance "0.567441"
  wire input 4 \B1
  attribute \capacitance "0.611821"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2992
    connect \A $auto$rtlil.cc:2976:NotGate$2989
    connect \B $auto$rtlil.cc:2976:NotGate$2991
    connect \Y $auto$rtlil.cc:2977:AndGate$2993
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2998
    connect \A $auto$rtlil.cc:2976:NotGate$2995
    connect \B $auto$rtlil.cc:2976:NotGate$2997
    connect \Y $auto$rtlil.cc:2977:AndGate$2999
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3000
    connect \A $auto$rtlil.cc:2977:AndGate$2993
    connect \B $auto$rtlil.cc:2977:AndGate$2999
    connect \Y $auto$rtlil.cc:2979:OrGate$3001
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2988
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2989
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2990
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$2991
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2994
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$2995
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2996
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$2997
  end
  cell $specify2 $auto$liberty.cc:737:execute$3002
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3003
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3004
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3005
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3001
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \OAI311xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3007
  wire $auto$rtlil.cc:2976:NotGate$3009
  wire $auto$rtlil.cc:2976:NotGate$3013
  wire $auto$rtlil.cc:2976:NotGate$3017
  wire $auto$rtlil.cc:2976:NotGate$3021
  wire $auto$rtlil.cc:2977:AndGate$3011
  wire $auto$rtlil.cc:2977:AndGate$3015
  wire $auto$rtlil.cc:2979:OrGate$3019
  wire $auto$rtlil.cc:2979:OrGate$3023
  attribute \capacitance "0.618719"
  wire input 2 \A1
  attribute \capacitance "0.537961"
  wire input 3 \A2
  attribute \capacitance "0.566707"
  wire input 6 \A3
  attribute \capacitance "0.539702"
  wire input 4 \B1
  attribute \capacitance "0.564781"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3010
    connect \A $auto$rtlil.cc:2976:NotGate$3007
    connect \B $auto$rtlil.cc:2976:NotGate$3009
    connect \Y $auto$rtlil.cc:2977:AndGate$3011
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3014
    connect \A $auto$rtlil.cc:2977:AndGate$3011
    connect \B $auto$rtlil.cc:2976:NotGate$3013
    connect \Y $auto$rtlil.cc:2977:AndGate$3015
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3018
    connect \A $auto$rtlil.cc:2977:AndGate$3015
    connect \B $auto$rtlil.cc:2976:NotGate$3017
    connect \Y $auto$rtlil.cc:2979:OrGate$3019
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3022
    connect \A $auto$rtlil.cc:2979:OrGate$3019
    connect \B $auto$rtlil.cc:2976:NotGate$3021
    connect \Y $auto$rtlil.cc:2979:OrGate$3023
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3006
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3007
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3008
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3009
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3012
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3013
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3016
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3017
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3020
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3021
  end
  cell $specify2 $auto$liberty.cc:737:execute$3024
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3025
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3026
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3027
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3028
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3023
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \OAI31xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3030
  wire $auto$rtlil.cc:2976:NotGate$3032
  wire $auto$rtlil.cc:2976:NotGate$3036
  wire $auto$rtlil.cc:2976:NotGate$3040
  wire $auto$rtlil.cc:2977:AndGate$3034
  wire $auto$rtlil.cc:2977:AndGate$3038
  wire $auto$rtlil.cc:2979:OrGate$3042
  attribute \capacitance "0.549941"
  wire input 3 \A1
  attribute \capacitance "0.471204"
  wire input 4 \A2
  attribute \capacitance "0.485927"
  wire input 5 \A3
  attribute \capacitance "0.514162"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3033
    connect \A $auto$rtlil.cc:2976:NotGate$3030
    connect \B $auto$rtlil.cc:2976:NotGate$3032
    connect \Y $auto$rtlil.cc:2977:AndGate$3034
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3037
    connect \A $auto$rtlil.cc:2977:AndGate$3034
    connect \B $auto$rtlil.cc:2976:NotGate$3036
    connect \Y $auto$rtlil.cc:2977:AndGate$3038
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3041
    connect \A $auto$rtlil.cc:2977:AndGate$3038
    connect \B $auto$rtlil.cc:2976:NotGate$3040
    connect \Y $auto$rtlil.cc:2979:OrGate$3042
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3029
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3030
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3031
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3032
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3035
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3036
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3039
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3040
  end
  cell $specify2 $auto$liberty.cc:737:execute$3043
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3044
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3045
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3046
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3042
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.18954"
attribute \whitebox 1
module \OAI31xp67_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3048
  wire $auto$rtlil.cc:2976:NotGate$3050
  wire $auto$rtlil.cc:2976:NotGate$3054
  wire $auto$rtlil.cc:2976:NotGate$3058
  wire $auto$rtlil.cc:2977:AndGate$3052
  wire $auto$rtlil.cc:2977:AndGate$3056
  wire $auto$rtlil.cc:2979:OrGate$3060
  attribute \capacitance "1.24225"
  wire input 3 \A1
  attribute \capacitance "1.14333"
  wire input 4 \A2
  attribute \capacitance "1.14042"
  wire input 5 \A3
  attribute \capacitance "0.98068"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3051
    connect \A $auto$rtlil.cc:2976:NotGate$3048
    connect \B $auto$rtlil.cc:2976:NotGate$3050
    connect \Y $auto$rtlil.cc:2977:AndGate$3052
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3055
    connect \A $auto$rtlil.cc:2977:AndGate$3052
    connect \B $auto$rtlil.cc:2976:NotGate$3054
    connect \Y $auto$rtlil.cc:2977:AndGate$3056
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3059
    connect \A $auto$rtlil.cc:2977:AndGate$3056
    connect \B $auto$rtlil.cc:2976:NotGate$3058
    connect \Y $auto$rtlil.cc:2979:OrGate$3060
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3047
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3048
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3049
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3050
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3053
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3054
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3057
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3058
  end
  cell $specify2 $auto$liberty.cc:737:execute$3061
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3062
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3063
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3064
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3060
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OAI321xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3066
  wire $auto$rtlil.cc:2976:NotGate$3068
  wire $auto$rtlil.cc:2976:NotGate$3072
  wire $auto$rtlil.cc:2976:NotGate$3076
  wire $auto$rtlil.cc:2976:NotGate$3078
  wire $auto$rtlil.cc:2976:NotGate$3084
  wire $auto$rtlil.cc:2977:AndGate$3070
  wire $auto$rtlil.cc:2977:AndGate$3074
  wire $auto$rtlil.cc:2977:AndGate$3080
  wire $auto$rtlil.cc:2979:OrGate$3082
  wire $auto$rtlil.cc:2979:OrGate$3086
  attribute \capacitance "0.606386"
  wire input 3 \A1
  attribute \capacitance "0.536295"
  wire input 4 \A2
  attribute \capacitance "0.567637"
  wire input 7 \A3
  attribute \capacitance "0.533629"
  wire input 5 \B1
  attribute \capacitance "0.564017"
  wire input 6 \B2
  attribute \capacitance "0.575121"
  wire input 1 \C
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3069
    connect \A $auto$rtlil.cc:2976:NotGate$3066
    connect \B $auto$rtlil.cc:2976:NotGate$3068
    connect \Y $auto$rtlil.cc:2977:AndGate$3070
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3073
    connect \A $auto$rtlil.cc:2977:AndGate$3070
    connect \B $auto$rtlil.cc:2976:NotGate$3072
    connect \Y $auto$rtlil.cc:2977:AndGate$3074
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3079
    connect \A $auto$rtlil.cc:2976:NotGate$3076
    connect \B $auto$rtlil.cc:2976:NotGate$3078
    connect \Y $auto$rtlil.cc:2977:AndGate$3080
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3081
    connect \A $auto$rtlil.cc:2977:AndGate$3074
    connect \B $auto$rtlil.cc:2977:AndGate$3080
    connect \Y $auto$rtlil.cc:2979:OrGate$3082
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3085
    connect \A $auto$rtlil.cc:2979:OrGate$3082
    connect \B $auto$rtlil.cc:2976:NotGate$3084
    connect \Y $auto$rtlil.cc:2979:OrGate$3086
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3065
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3066
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3067
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3068
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3071
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3072
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3075
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3076
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3077
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3078
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3083
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3084
  end
  cell $specify2 $auto$liberty.cc:737:execute$3087
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3088
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3089
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3090
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3091
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3092
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3086
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \OAI322xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3094
  wire $auto$rtlil.cc:2976:NotGate$3096
  wire $auto$rtlil.cc:2976:NotGate$3100
  wire $auto$rtlil.cc:2976:NotGate$3104
  wire $auto$rtlil.cc:2976:NotGate$3106
  wire $auto$rtlil.cc:2976:NotGate$3112
  wire $auto$rtlil.cc:2976:NotGate$3114
  wire $auto$rtlil.cc:2977:AndGate$3098
  wire $auto$rtlil.cc:2977:AndGate$3102
  wire $auto$rtlil.cc:2977:AndGate$3108
  wire $auto$rtlil.cc:2977:AndGate$3116
  wire $auto$rtlil.cc:2979:OrGate$3110
  wire $auto$rtlil.cc:2979:OrGate$3118
  attribute \capacitance "0.611662"
  wire input 2 \A1
  attribute \capacitance "0.543293"
  wire input 3 \A2
  attribute \capacitance "0.558806"
  wire input 8 \A3
  attribute \capacitance "0.561246"
  wire input 4 \B1
  attribute \capacitance "0.487185"
  wire input 5 \B2
  attribute \capacitance "0.56504"
  wire input 6 \C1
  attribute \capacitance "0.557643"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3097
    connect \A $auto$rtlil.cc:2976:NotGate$3094
    connect \B $auto$rtlil.cc:2976:NotGate$3096
    connect \Y $auto$rtlil.cc:2977:AndGate$3098
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3101
    connect \A $auto$rtlil.cc:2977:AndGate$3098
    connect \B $auto$rtlil.cc:2976:NotGate$3100
    connect \Y $auto$rtlil.cc:2977:AndGate$3102
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3107
    connect \A $auto$rtlil.cc:2976:NotGate$3104
    connect \B $auto$rtlil.cc:2976:NotGate$3106
    connect \Y $auto$rtlil.cc:2977:AndGate$3108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3115
    connect \A $auto$rtlil.cc:2976:NotGate$3112
    connect \B $auto$rtlil.cc:2976:NotGate$3114
    connect \Y $auto$rtlil.cc:2977:AndGate$3116
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3109
    connect \A $auto$rtlil.cc:2977:AndGate$3102
    connect \B $auto$rtlil.cc:2977:AndGate$3108
    connect \Y $auto$rtlil.cc:2979:OrGate$3110
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3117
    connect \A $auto$rtlil.cc:2979:OrGate$3110
    connect \B $auto$rtlil.cc:2977:AndGate$3116
    connect \Y $auto$rtlil.cc:2979:OrGate$3118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3093
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3094
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3095
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3096
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3099
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3100
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3103
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3105
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3106
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3111
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3112
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3113
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$3114
  end
  cell $specify2 $auto$liberty.cc:737:execute$3119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3120
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3121
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3122
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3123
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3124
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3125
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3118
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \OAI32xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3127
  wire $auto$rtlil.cc:2976:NotGate$3129
  wire $auto$rtlil.cc:2976:NotGate$3133
  wire $auto$rtlil.cc:2976:NotGate$3137
  wire $auto$rtlil.cc:2976:NotGate$3139
  wire $auto$rtlil.cc:2977:AndGate$3131
  wire $auto$rtlil.cc:2977:AndGate$3135
  wire $auto$rtlil.cc:2977:AndGate$3141
  wire $auto$rtlil.cc:2979:OrGate$3143
  attribute \capacitance "0.532745"
  wire input 2 \A1
  attribute \capacitance "0.469837"
  wire input 3 \A2
  attribute \capacitance "0.508416"
  wire input 6 \A3
  attribute \capacitance "0.447171"
  wire input 4 \B1
  attribute \capacitance "0.47437"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3130
    connect \A $auto$rtlil.cc:2976:NotGate$3127
    connect \B $auto$rtlil.cc:2976:NotGate$3129
    connect \Y $auto$rtlil.cc:2977:AndGate$3131
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3134
    connect \A $auto$rtlil.cc:2977:AndGate$3131
    connect \B $auto$rtlil.cc:2976:NotGate$3133
    connect \Y $auto$rtlil.cc:2977:AndGate$3135
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3140
    connect \A $auto$rtlil.cc:2976:NotGate$3137
    connect \B $auto$rtlil.cc:2976:NotGate$3139
    connect \Y $auto$rtlil.cc:2977:AndGate$3141
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3142
    connect \A $auto$rtlil.cc:2977:AndGate$3135
    connect \B $auto$rtlil.cc:2977:AndGate$3141
    connect \Y $auto$rtlil.cc:2979:OrGate$3143
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3126
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3127
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3128
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3129
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3132
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3133
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3136
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3137
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3138
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3139
  end
  cell $specify2 $auto$liberty.cc:737:execute$3144
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3145
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3146
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3147
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3148
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3143
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \OAI331xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3150
  wire $auto$rtlil.cc:2976:NotGate$3152
  wire $auto$rtlil.cc:2976:NotGate$3156
  wire $auto$rtlil.cc:2976:NotGate$3160
  wire $auto$rtlil.cc:2976:NotGate$3162
  wire $auto$rtlil.cc:2976:NotGate$3166
  wire $auto$rtlil.cc:2976:NotGate$3172
  wire $auto$rtlil.cc:2977:AndGate$3154
  wire $auto$rtlil.cc:2977:AndGate$3158
  wire $auto$rtlil.cc:2977:AndGate$3164
  wire $auto$rtlil.cc:2977:AndGate$3168
  wire $auto$rtlil.cc:2979:OrGate$3170
  wire $auto$rtlil.cc:2979:OrGate$3174
  attribute \capacitance "0.606058"
  wire input 2 \A1
  attribute \capacitance "0.542289"
  wire input 3 \A2
  attribute \capacitance "0.556581"
  wire input 7 \A3
  attribute \capacitance "0.607831"
  wire input 4 \B1
  attribute \capacitance "0.543459"
  wire input 5 \B2
  attribute \capacitance "0.561015"
  wire input 8 \B3
  attribute \capacitance "0.668395"
  wire input 6 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3153
    connect \A $auto$rtlil.cc:2976:NotGate$3150
    connect \B $auto$rtlil.cc:2976:NotGate$3152
    connect \Y $auto$rtlil.cc:2977:AndGate$3154
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3157
    connect \A $auto$rtlil.cc:2977:AndGate$3154
    connect \B $auto$rtlil.cc:2976:NotGate$3156
    connect \Y $auto$rtlil.cc:2977:AndGate$3158
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3163
    connect \A $auto$rtlil.cc:2976:NotGate$3160
    connect \B $auto$rtlil.cc:2976:NotGate$3162
    connect \Y $auto$rtlil.cc:2977:AndGate$3164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3167
    connect \A $auto$rtlil.cc:2977:AndGate$3164
    connect \B $auto$rtlil.cc:2976:NotGate$3166
    connect \Y $auto$rtlil.cc:2977:AndGate$3168
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3169
    connect \A $auto$rtlil.cc:2977:AndGate$3158
    connect \B $auto$rtlil.cc:2977:AndGate$3168
    connect \Y $auto$rtlil.cc:2979:OrGate$3170
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3173
    connect \A $auto$rtlil.cc:2979:OrGate$3170
    connect \B $auto$rtlil.cc:2976:NotGate$3172
    connect \Y $auto$rtlil.cc:2979:OrGate$3174
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3149
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3150
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3151
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3152
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3155
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3156
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3159
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3160
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3161
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3162
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3165
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$3166
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3171
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3172
  end
  cell $specify2 $auto$liberty.cc:737:execute$3175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3178
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3179
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3180
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3181
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3174
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.1458"
attribute \whitebox 1
module \OAI332xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3183
  wire $auto$rtlil.cc:2976:NotGate$3185
  wire $auto$rtlil.cc:2976:NotGate$3189
  wire $auto$rtlil.cc:2976:NotGate$3193
  wire $auto$rtlil.cc:2976:NotGate$3195
  wire $auto$rtlil.cc:2976:NotGate$3199
  wire $auto$rtlil.cc:2976:NotGate$3205
  wire $auto$rtlil.cc:2976:NotGate$3207
  wire $auto$rtlil.cc:2977:AndGate$3187
  wire $auto$rtlil.cc:2977:AndGate$3191
  wire $auto$rtlil.cc:2977:AndGate$3197
  wire $auto$rtlil.cc:2977:AndGate$3201
  wire $auto$rtlil.cc:2977:AndGate$3209
  wire $auto$rtlil.cc:2979:OrGate$3203
  wire $auto$rtlil.cc:2979:OrGate$3211
  attribute \capacitance "0.606252"
  wire input 2 \A1
  attribute \capacitance "0.54253"
  wire input 3 \A2
  attribute \capacitance "0.556686"
  wire input 8 \A3
  attribute \capacitance "0.607975"
  wire input 4 \B1
  attribute \capacitance "0.544043"
  wire input 5 \B2
  attribute \capacitance "0.561179"
  wire input 9 \B3
  attribute \capacitance "0.653717"
  wire input 6 \C1
  attribute \capacitance "0.608836"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3186
    connect \A $auto$rtlil.cc:2976:NotGate$3183
    connect \B $auto$rtlil.cc:2976:NotGate$3185
    connect \Y $auto$rtlil.cc:2977:AndGate$3187
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3190
    connect \A $auto$rtlil.cc:2977:AndGate$3187
    connect \B $auto$rtlil.cc:2976:NotGate$3189
    connect \Y $auto$rtlil.cc:2977:AndGate$3191
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3196
    connect \A $auto$rtlil.cc:2976:NotGate$3193
    connect \B $auto$rtlil.cc:2976:NotGate$3195
    connect \Y $auto$rtlil.cc:2977:AndGate$3197
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3200
    connect \A $auto$rtlil.cc:2977:AndGate$3197
    connect \B $auto$rtlil.cc:2976:NotGate$3199
    connect \Y $auto$rtlil.cc:2977:AndGate$3201
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3208
    connect \A $auto$rtlil.cc:2976:NotGate$3205
    connect \B $auto$rtlil.cc:2976:NotGate$3207
    connect \Y $auto$rtlil.cc:2977:AndGate$3209
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3202
    connect \A $auto$rtlil.cc:2977:AndGate$3191
    connect \B $auto$rtlil.cc:2977:AndGate$3201
    connect \Y $auto$rtlil.cc:2979:OrGate$3203
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3210
    connect \A $auto$rtlil.cc:2979:OrGate$3203
    connect \B $auto$rtlil.cc:2977:AndGate$3209
    connect \Y $auto$rtlil.cc:2979:OrGate$3211
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3182
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3183
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3184
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3185
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3188
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3192
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3193
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3194
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3195
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3198
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$3199
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3204
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3205
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3206
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$3207
  end
  cell $specify2 $auto$liberty.cc:737:execute$3212
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3213
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3216
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3217
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3218
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3219
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3211
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \OAI333xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3221
  wire $auto$rtlil.cc:2976:NotGate$3223
  wire $auto$rtlil.cc:2976:NotGate$3227
  wire $auto$rtlil.cc:2976:NotGate$3231
  wire $auto$rtlil.cc:2976:NotGate$3233
  wire $auto$rtlil.cc:2976:NotGate$3237
  wire $auto$rtlil.cc:2976:NotGate$3243
  wire $auto$rtlil.cc:2976:NotGate$3245
  wire $auto$rtlil.cc:2976:NotGate$3249
  wire $auto$rtlil.cc:2977:AndGate$3225
  wire $auto$rtlil.cc:2977:AndGate$3229
  wire $auto$rtlil.cc:2977:AndGate$3235
  wire $auto$rtlil.cc:2977:AndGate$3239
  wire $auto$rtlil.cc:2977:AndGate$3247
  wire $auto$rtlil.cc:2977:AndGate$3251
  wire $auto$rtlil.cc:2979:OrGate$3241
  wire $auto$rtlil.cc:2979:OrGate$3253
  attribute \capacitance "0.653139"
  wire input 2 \A1
  attribute \capacitance "0.592905"
  wire input 3 \A2
  attribute \capacitance "0.60777"
  wire input 8 \A3
  attribute \capacitance "0.607905"
  wire input 4 \B1
  attribute \capacitance "0.544452"
  wire input 5 \B2
  attribute \capacitance "0.561076"
  wire input 9 \B3
  attribute \capacitance "0.605398"
  wire input 6 \C1
  attribute \capacitance "0.543366"
  wire input 7 \C2
  attribute \capacitance "0.556823"
  wire input 10 \C3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3224
    connect \A $auto$rtlil.cc:2976:NotGate$3221
    connect \B $auto$rtlil.cc:2976:NotGate$3223
    connect \Y $auto$rtlil.cc:2977:AndGate$3225
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3228
    connect \A $auto$rtlil.cc:2977:AndGate$3225
    connect \B $auto$rtlil.cc:2976:NotGate$3227
    connect \Y $auto$rtlil.cc:2977:AndGate$3229
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3234
    connect \A $auto$rtlil.cc:2976:NotGate$3231
    connect \B $auto$rtlil.cc:2976:NotGate$3233
    connect \Y $auto$rtlil.cc:2977:AndGate$3235
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3238
    connect \A $auto$rtlil.cc:2977:AndGate$3235
    connect \B $auto$rtlil.cc:2976:NotGate$3237
    connect \Y $auto$rtlil.cc:2977:AndGate$3239
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3246
    connect \A $auto$rtlil.cc:2976:NotGate$3243
    connect \B $auto$rtlil.cc:2976:NotGate$3245
    connect \Y $auto$rtlil.cc:2977:AndGate$3247
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3250
    connect \A $auto$rtlil.cc:2977:AndGate$3247
    connect \B $auto$rtlil.cc:2976:NotGate$3249
    connect \Y $auto$rtlil.cc:2977:AndGate$3251
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3240
    connect \A $auto$rtlil.cc:2977:AndGate$3229
    connect \B $auto$rtlil.cc:2977:AndGate$3239
    connect \Y $auto$rtlil.cc:2979:OrGate$3241
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3252
    connect \A $auto$rtlil.cc:2979:OrGate$3241
    connect \B $auto$rtlil.cc:2977:AndGate$3251
    connect \Y $auto$rtlil.cc:2979:OrGate$3253
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3220
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3221
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3222
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3223
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3226
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3227
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3230
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3231
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3232
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3233
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3236
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$3237
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3242
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3244
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$3245
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3248
    connect \A \C3
    connect \Y $auto$rtlil.cc:2976:NotGate$3249
  end
  cell $specify2 $auto$liberty.cc:737:execute$3254
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3256
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3257
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3258
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3259
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3260
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3261
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3253
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OAI33xp33_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3264
  wire $auto$rtlil.cc:2976:NotGate$3266
  wire $auto$rtlil.cc:2976:NotGate$3270
  wire $auto$rtlil.cc:2976:NotGate$3274
  wire $auto$rtlil.cc:2976:NotGate$3276
  wire $auto$rtlil.cc:2976:NotGate$3280
  wire $auto$rtlil.cc:2977:AndGate$3268
  wire $auto$rtlil.cc:2977:AndGate$3272
  wire $auto$rtlil.cc:2977:AndGate$3278
  wire $auto$rtlil.cc:2977:AndGate$3282
  wire $auto$rtlil.cc:2979:OrGate$3284
  attribute \capacitance "0.48492"
  wire input 2 \A1
  attribute \capacitance "0.470708"
  wire input 3 \A2
  attribute \capacitance "0.53169"
  wire input 6 \A3
  attribute \capacitance "0.557028"
  wire input 4 \B1
  attribute \capacitance "0.502272"
  wire input 5 \B2
  attribute \capacitance "0.522391"
  wire input 7 \B3
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3267
    connect \A $auto$rtlil.cc:2976:NotGate$3264
    connect \B $auto$rtlil.cc:2976:NotGate$3266
    connect \Y $auto$rtlil.cc:2977:AndGate$3268
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3271
    connect \A $auto$rtlil.cc:2977:AndGate$3268
    connect \B $auto$rtlil.cc:2976:NotGate$3270
    connect \Y $auto$rtlil.cc:2977:AndGate$3272
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3277
    connect \A $auto$rtlil.cc:2976:NotGate$3274
    connect \B $auto$rtlil.cc:2976:NotGate$3276
    connect \Y $auto$rtlil.cc:2977:AndGate$3278
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3281
    connect \A $auto$rtlil.cc:2977:AndGate$3278
    connect \B $auto$rtlil.cc:2976:NotGate$3280
    connect \Y $auto$rtlil.cc:2977:AndGate$3282
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3283
    connect \A $auto$rtlil.cc:2977:AndGate$3272
    connect \B $auto$rtlil.cc:2977:AndGate$3282
    connect \Y $auto$rtlil.cc:2979:OrGate$3284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3263
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3264
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3265
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3266
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3269
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$3270
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3273
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3274
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3275
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3276
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3279
    connect \A \B3
    connect \Y $auto$rtlil.cc:2976:NotGate$3280
  end
  cell $specify2 $auto$liberty.cc:737:execute$3285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3286
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3287
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3288
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$3289
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3290
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3284
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \OR2x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3788
  attribute \capacitance "0.546703"
  wire input 1 \A
  attribute \capacitance "0.560142"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3787
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3788
  end
  cell $specify2 $auto$liberty.cc:737:execute$3789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3788
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OR2x4_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3792
  attribute \capacitance "0.544704"
  wire input 1 \A
  attribute \capacitance "0.559788"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3791
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3792
  end
  cell $specify2 $auto$liberty.cc:737:execute$3793
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3794
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3792
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \OR2x6_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3796
  attribute \capacitance "1.09807"
  wire input 1 \A
  attribute \capacitance "1.08341"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3795
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3796
  end
  cell $specify2 $auto$liberty.cc:737:execute$3797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3798
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3796
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.08748"
attribute \whitebox 1
module \OR3x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3800
  wire $auto$rtlil.cc:2979:OrGate$3802
  attribute \capacitance "0.63994"
  wire input 1 \A
  attribute \capacitance "0.600175"
  wire input 2 \B
  attribute \capacitance "0.600724"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3799
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3800
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3801
    connect \A $auto$rtlil.cc:2979:OrGate$3800
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3802
  end
  cell $specify2 $auto$liberty.cc:737:execute$3803
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3804
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3805
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3802
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \OR3x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3807
  wire $auto$rtlil.cc:2979:OrGate$3809
  attribute \capacitance "0.639042"
  wire input 1 \A
  attribute \capacitance "0.597615"
  wire input 2 \B
  attribute \capacitance "0.628262"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3806
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3807
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3808
    connect \A $auto$rtlil.cc:2979:OrGate$3807
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3809
  end
  cell $specify2 $auto$liberty.cc:737:execute$3810
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3811
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3812
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3809
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \OR3x4_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3814
  wire $auto$rtlil.cc:2979:OrGate$3816
  attribute \capacitance "0.63817"
  wire input 1 \A
  attribute \capacitance "0.597907"
  wire input 2 \B
  attribute \capacitance "0.626775"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3813
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3814
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3815
    connect \A $auto$rtlil.cc:2979:OrGate$3814
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3816
  end
  cell $specify2 $auto$liberty.cc:737:execute$3817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3816
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.10206"
attribute \whitebox 1
module \OR4x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3821
  wire $auto$rtlil.cc:2979:OrGate$3823
  wire $auto$rtlil.cc:2979:OrGate$3825
  attribute \capacitance "0.64198"
  wire input 1 \A
  attribute \capacitance "0.599479"
  wire input 2 \B
  attribute \capacitance "0.595577"
  wire input 3 \C
  attribute \capacitance "0.614068"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3820
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3822
    connect \A $auto$rtlil.cc:2979:OrGate$3821
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3823
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3824
    connect \A $auto$rtlil.cc:2979:OrGate$3823
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$3825
  end
  cell $specify2 $auto$liberty.cc:737:execute$3826
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3827
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3828
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3829
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3825
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OR4x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3831
  wire $auto$rtlil.cc:2979:OrGate$3833
  wire $auto$rtlil.cc:2979:OrGate$3835
  attribute \capacitance "0.641831"
  wire input 1 \A
  attribute \capacitance "0.598258"
  wire input 2 \B
  attribute \capacitance "0.595663"
  wire input 3 \C
  attribute \capacitance "0.612583"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3830
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3831
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3832
    connect \A $auto$rtlil.cc:2979:OrGate$3831
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3833
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3834
    connect \A $auto$rtlil.cc:2979:OrGate$3833
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$3835
  end
  cell $specify2 $auto$liberty.cc:737:execute$3836
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3839
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3835
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.11664"
attribute \whitebox 1
module \OR5x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3841
  wire $auto$rtlil.cc:2979:OrGate$3843
  wire $auto$rtlil.cc:2979:OrGate$3845
  wire $auto$rtlil.cc:2979:OrGate$3847
  attribute \capacitance "0.556111"
  wire input 1 \A
  attribute \capacitance "0.508016"
  wire input 2 \B
  attribute \capacitance "0.506791"
  wire input 3 \C
  attribute \capacitance "0.508167"
  wire input 4 \D
  attribute \capacitance "0.545744"
  wire input 5 \E
  wire output 6 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3840
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3841
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3842
    connect \A $auto$rtlil.cc:2979:OrGate$3841
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3843
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3844
    connect \A $auto$rtlil.cc:2979:OrGate$3843
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$3845
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3846
    connect \A $auto$rtlil.cc:2979:OrGate$3845
    connect \B \E
    connect \Y $auto$rtlil.cc:2979:OrGate$3847
  end
  cell $specify2 $auto$liberty.cc:737:execute$3848
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \E
  end
  cell $specify2 $auto$liberty.cc:737:execute$3849
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3850
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3851
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3852
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3847
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \OR5x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2979:OrGate$3854
  wire $auto$rtlil.cc:2979:OrGate$3856
  wire $auto$rtlil.cc:2979:OrGate$3858
  wire $auto$rtlil.cc:2979:OrGate$3860
  attribute \capacitance "0.556325"
  wire input 1 \A
  attribute \capacitance "0.508986"
  wire input 2 \B
  attribute \capacitance "0.506774"
  wire input 3 \C
  attribute \capacitance "0.50854"
  wire input 4 \D
  attribute \capacitance "0.545457"
  wire input 5 \E
  wire output 6 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3853
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$3854
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3855
    connect \A $auto$rtlil.cc:2979:OrGate$3854
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$3856
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3857
    connect \A $auto$rtlil.cc:2979:OrGate$3856
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$3858
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3859
    connect \A $auto$rtlil.cc:2979:OrGate$3858
    connect \B \E
    connect \Y $auto$rtlil.cc:2979:OrGate$3860
  end
  cell $specify2 $auto$liberty.cc:737:execute$3861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \E
  end
  cell $specify2 $auto$liberty.cc:737:execute$3862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3860
end
attribute \hdlname "ROM"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:2.1-27.10"
module \ROM
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10.20-10.44"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10$4206_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11.20-11.44"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4207_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11.19-12.32"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4208_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:4.22-4.29"
  wire width 31 input 3 \address
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:5.23-5.26"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:6.22-6.24"
  wire input 2 \en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:8.23-8.28"
  wire width 32 output 4 \instr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10.20-10.44"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10$4206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A \address
    connect \B 31'0000000000000000000000000000000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10$4206_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11.20-11.44"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A \address
    connect \B 31'0000000000000000000000000000100
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4207_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10.19-12.32"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10$4209
    parameter \WIDTH 32
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4208_Y
    connect \B 32'10000000000000000000001100110111
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:10$4206_Y
    connect \Y \instr
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11.19-12.32"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4208
    parameter \WIDTH 32
    connect \A 0
    connect \B 197607
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4207_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/rom.v:11$4208_Y
  end
end
attribute \liberty_cell 1
attribute \area "0.3645"
attribute \whitebox 1
module \SDFHx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4001
  wire $auto$rtlil.cc:2976:NotGate$4003
  wire $auto$rtlil.cc:2976:NotGate$4007
  wire $auto$rtlil.cc:2976:NotGate$4009
  wire $auto$rtlil.cc:2976:NotGate$4015
  wire $auto$rtlil.cc:2977:AndGate$4005
  wire $auto$rtlil.cc:2977:AndGate$4011
  wire $auto$rtlil.cc:2977:AndGate$4017
  wire $auto$rtlil.cc:2979:OrGate$4013
  wire $auto$rtlil.cc:2979:OrGate$4019
  attribute \capacitance "0.519554"
  wire input 1 \CLK
  attribute \capacitance "0.607129"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.15473"
  wire input 4 \SE
  attribute \capacitance "0.640626"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4004
    connect \A $auto$rtlil.cc:2976:NotGate$4001
    connect \B $auto$rtlil.cc:2976:NotGate$4003
    connect \Y $auto$rtlil.cc:2977:AndGate$4005
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4010
    connect \A $auto$rtlil.cc:2976:NotGate$4007
    connect \B $auto$rtlil.cc:2976:NotGate$4009
    connect \Y $auto$rtlil.cc:2977:AndGate$4011
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4016
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4015
    connect \Y $auto$rtlil.cc:2977:AndGate$4017
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4012
    connect \A $auto$rtlil.cc:2977:AndGate$4005
    connect \B $auto$rtlil.cc:2977:AndGate$4011
    connect \Y $auto$rtlil.cc:2979:OrGate$4013
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4018
    connect \A $auto$rtlil.cc:2979:OrGate$4013
    connect \B $auto$rtlil.cc:2977:AndGate$4017
    connect \Y $auto$rtlil.cc:2979:OrGate$4019
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4020
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$4021
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4019
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4000
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4001
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4002
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4003
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4006
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4007
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4008
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4009
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4014
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4015
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.37908"
attribute \whitebox 1
module \SDFHx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4023
  wire $auto$rtlil.cc:2976:NotGate$4025
  wire $auto$rtlil.cc:2976:NotGate$4029
  wire $auto$rtlil.cc:2976:NotGate$4031
  wire $auto$rtlil.cc:2976:NotGate$4037
  wire $auto$rtlil.cc:2977:AndGate$4027
  wire $auto$rtlil.cc:2977:AndGate$4033
  wire $auto$rtlil.cc:2977:AndGate$4039
  wire $auto$rtlil.cc:2979:OrGate$4035
  wire $auto$rtlil.cc:2979:OrGate$4041
  attribute \capacitance "0.509122"
  wire input 1 \CLK
  attribute \capacitance "0.575222"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.15504"
  wire input 4 \SE
  attribute \capacitance "0.617323"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4026
    connect \A $auto$rtlil.cc:2976:NotGate$4023
    connect \B $auto$rtlil.cc:2976:NotGate$4025
    connect \Y $auto$rtlil.cc:2977:AndGate$4027
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4032
    connect \A $auto$rtlil.cc:2976:NotGate$4029
    connect \B $auto$rtlil.cc:2976:NotGate$4031
    connect \Y $auto$rtlil.cc:2977:AndGate$4033
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4038
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4037
    connect \Y $auto$rtlil.cc:2977:AndGate$4039
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4034
    connect \A $auto$rtlil.cc:2977:AndGate$4027
    connect \B $auto$rtlil.cc:2977:AndGate$4033
    connect \Y $auto$rtlil.cc:2979:OrGate$4035
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4040
    connect \A $auto$rtlil.cc:2979:OrGate$4035
    connect \B $auto$rtlil.cc:2977:AndGate$4039
    connect \Y $auto$rtlil.cc:2979:OrGate$4041
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4042
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$4043
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4041
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4022
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4023
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4024
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4025
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4028
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4029
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4030
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4031
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4036
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4037
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.39366"
attribute \whitebox 1
module \SDFHx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4045
  wire $auto$rtlil.cc:2976:NotGate$4047
  wire $auto$rtlil.cc:2976:NotGate$4051
  wire $auto$rtlil.cc:2976:NotGate$4053
  wire $auto$rtlil.cc:2976:NotGate$4059
  wire $auto$rtlil.cc:2977:AndGate$4049
  wire $auto$rtlil.cc:2977:AndGate$4055
  wire $auto$rtlil.cc:2977:AndGate$4061
  wire $auto$rtlil.cc:2979:OrGate$4057
  wire $auto$rtlil.cc:2979:OrGate$4063
  attribute \capacitance "0.509434"
  wire input 1 \CLK
  attribute \capacitance "0.575801"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.15522"
  wire input 4 \SE
  attribute \capacitance "0.617263"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4048
    connect \A $auto$rtlil.cc:2976:NotGate$4045
    connect \B $auto$rtlil.cc:2976:NotGate$4047
    connect \Y $auto$rtlil.cc:2977:AndGate$4049
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4054
    connect \A $auto$rtlil.cc:2976:NotGate$4051
    connect \B $auto$rtlil.cc:2976:NotGate$4053
    connect \Y $auto$rtlil.cc:2977:AndGate$4055
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4060
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4059
    connect \Y $auto$rtlil.cc:2977:AndGate$4061
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4056
    connect \A $auto$rtlil.cc:2977:AndGate$4049
    connect \B $auto$rtlil.cc:2977:AndGate$4055
    connect \Y $auto$rtlil.cc:2979:OrGate$4057
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4062
    connect \A $auto$rtlil.cc:2979:OrGate$4057
    connect \B $auto$rtlil.cc:2977:AndGate$4061
    connect \Y $auto$rtlil.cc:2979:OrGate$4063
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4064
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$4065
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4063
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4044
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4045
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4046
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4047
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4050
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4051
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4052
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4053
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4058
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4059
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.45198"
attribute \whitebox 1
module \SDFHx4_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4067
  wire $auto$rtlil.cc:2976:NotGate$4069
  wire $auto$rtlil.cc:2976:NotGate$4073
  wire $auto$rtlil.cc:2976:NotGate$4075
  wire $auto$rtlil.cc:2976:NotGate$4081
  wire $auto$rtlil.cc:2977:AndGate$4071
  wire $auto$rtlil.cc:2977:AndGate$4077
  wire $auto$rtlil.cc:2977:AndGate$4083
  wire $auto$rtlil.cc:2979:OrGate$4079
  wire $auto$rtlil.cc:2979:OrGate$4085
  attribute \capacitance "0.687964"
  wire input 1 \CLK
  attribute \capacitance "0.623713"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.33129"
  wire input 4 \SE
  attribute \capacitance "0.618045"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4070
    connect \A $auto$rtlil.cc:2976:NotGate$4067
    connect \B $auto$rtlil.cc:2976:NotGate$4069
    connect \Y $auto$rtlil.cc:2977:AndGate$4071
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4076
    connect \A $auto$rtlil.cc:2976:NotGate$4073
    connect \B $auto$rtlil.cc:2976:NotGate$4075
    connect \Y $auto$rtlil.cc:2977:AndGate$4077
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4082
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4081
    connect \Y $auto$rtlil.cc:2977:AndGate$4083
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4078
    connect \A $auto$rtlil.cc:2977:AndGate$4071
    connect \B $auto$rtlil.cc:2977:AndGate$4077
    connect \Y $auto$rtlil.cc:2979:OrGate$4079
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4084
    connect \A $auto$rtlil.cc:2979:OrGate$4079
    connect \B $auto$rtlil.cc:2977:AndGate$4083
    connect \Y $auto$rtlil.cc:2979:OrGate$4085
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4086
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$4087
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4085
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4066
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4067
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4068
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4069
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4072
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4073
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4074
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4080
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4081
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.3645"
attribute \whitebox 1
module \SDFLx1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4089
  wire $auto$rtlil.cc:2976:NotGate$4091
  wire $auto$rtlil.cc:2976:NotGate$4093
  wire $auto$rtlil.cc:2976:NotGate$4097
  wire $auto$rtlil.cc:2976:NotGate$4099
  wire $auto$rtlil.cc:2976:NotGate$4105
  wire $auto$rtlil.cc:2977:AndGate$4095
  wire $auto$rtlil.cc:2977:AndGate$4101
  wire $auto$rtlil.cc:2977:AndGate$4107
  wire $auto$rtlil.cc:2979:OrGate$4103
  wire $auto$rtlil.cc:2979:OrGate$4109
  attribute \capacitance "0.50348"
  wire input 1 \CLK
  attribute \capacitance "0.575705"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.48459"
  wire input 4 \SE
  attribute \capacitance "0.617497"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4094
    connect \A $auto$rtlil.cc:2976:NotGate$4091
    connect \B $auto$rtlil.cc:2976:NotGate$4093
    connect \Y $auto$rtlil.cc:2977:AndGate$4095
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4100
    connect \A $auto$rtlil.cc:2976:NotGate$4097
    connect \B $auto$rtlil.cc:2976:NotGate$4099
    connect \Y $auto$rtlil.cc:2977:AndGate$4101
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4106
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4105
    connect \Y $auto$rtlil.cc:2977:AndGate$4107
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4102
    connect \A $auto$rtlil.cc:2977:AndGate$4095
    connect \B $auto$rtlil.cc:2977:AndGate$4101
    connect \Y $auto$rtlil.cc:2979:OrGate$4103
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4108
    connect \A $auto$rtlil.cc:2979:OrGate$4103
    connect \B $auto$rtlil.cc:2977:AndGate$4107
    connect \Y $auto$rtlil.cc:2979:OrGate$4109
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4110
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$4111
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4109
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4088
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$4089
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4090
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4091
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4092
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4093
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4096
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4097
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4098
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4099
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4104
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4105
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.37908"
attribute \whitebox 1
module \SDFLx2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4113
  wire $auto$rtlil.cc:2976:NotGate$4115
  wire $auto$rtlil.cc:2976:NotGate$4117
  wire $auto$rtlil.cc:2976:NotGate$4121
  wire $auto$rtlil.cc:2976:NotGate$4123
  wire $auto$rtlil.cc:2976:NotGate$4129
  wire $auto$rtlil.cc:2977:AndGate$4119
  wire $auto$rtlil.cc:2977:AndGate$4125
  wire $auto$rtlil.cc:2977:AndGate$4131
  wire $auto$rtlil.cc:2979:OrGate$4127
  wire $auto$rtlil.cc:2979:OrGate$4133
  attribute \capacitance "0.503855"
  wire input 1 \CLK
  attribute \capacitance "0.576322"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.49166"
  wire input 4 \SE
  attribute \capacitance "0.617427"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4118
    connect \A $auto$rtlil.cc:2976:NotGate$4115
    connect \B $auto$rtlil.cc:2976:NotGate$4117
    connect \Y $auto$rtlil.cc:2977:AndGate$4119
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4124
    connect \A $auto$rtlil.cc:2976:NotGate$4121
    connect \B $auto$rtlil.cc:2976:NotGate$4123
    connect \Y $auto$rtlil.cc:2977:AndGate$4125
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4130
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4129
    connect \Y $auto$rtlil.cc:2977:AndGate$4131
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4126
    connect \A $auto$rtlil.cc:2977:AndGate$4119
    connect \B $auto$rtlil.cc:2977:AndGate$4125
    connect \Y $auto$rtlil.cc:2979:OrGate$4127
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4132
    connect \A $auto$rtlil.cc:2979:OrGate$4127
    connect \B $auto$rtlil.cc:2977:AndGate$4131
    connect \Y $auto$rtlil.cc:2979:OrGate$4133
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4134
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$4135
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4133
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4112
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$4113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4114
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4115
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4116
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4120
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4121
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4122
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4123
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4128
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4129
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.39366"
attribute \whitebox 1
module \SDFLx3_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4137
  wire $auto$rtlil.cc:2976:NotGate$4139
  wire $auto$rtlil.cc:2976:NotGate$4141
  wire $auto$rtlil.cc:2976:NotGate$4145
  wire $auto$rtlil.cc:2976:NotGate$4147
  wire $auto$rtlil.cc:2976:NotGate$4153
  wire $auto$rtlil.cc:2977:AndGate$4143
  wire $auto$rtlil.cc:2977:AndGate$4149
  wire $auto$rtlil.cc:2977:AndGate$4155
  wire $auto$rtlil.cc:2979:OrGate$4151
  wire $auto$rtlil.cc:2979:OrGate$4157
  attribute \capacitance "0.503595"
  wire input 1 \CLK
  attribute \capacitance "0.575897"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.49014"
  wire input 4 \SE
  attribute \capacitance "0.617125"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4142
    connect \A $auto$rtlil.cc:2976:NotGate$4139
    connect \B $auto$rtlil.cc:2976:NotGate$4141
    connect \Y $auto$rtlil.cc:2977:AndGate$4143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4148
    connect \A $auto$rtlil.cc:2976:NotGate$4145
    connect \B $auto$rtlil.cc:2976:NotGate$4147
    connect \Y $auto$rtlil.cc:2977:AndGate$4149
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4154
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4153
    connect \Y $auto$rtlil.cc:2977:AndGate$4155
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4150
    connect \A $auto$rtlil.cc:2977:AndGate$4143
    connect \B $auto$rtlil.cc:2977:AndGate$4149
    connect \Y $auto$rtlil.cc:2979:OrGate$4151
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4156
    connect \A $auto$rtlil.cc:2979:OrGate$4151
    connect \B $auto$rtlil.cc:2977:AndGate$4155
    connect \Y $auto$rtlil.cc:2979:OrGate$4157
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4158
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$4159
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4157
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4136
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$4137
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4138
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4139
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4140
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4141
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4144
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4145
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4146
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4147
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4152
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4153
  end
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.45198"
attribute \whitebox 1
module \SDFLx4_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$4161
  wire $auto$rtlil.cc:2976:NotGate$4163
  wire $auto$rtlil.cc:2976:NotGate$4165
  wire $auto$rtlil.cc:2976:NotGate$4169
  wire $auto$rtlil.cc:2976:NotGate$4171
  wire $auto$rtlil.cc:2976:NotGate$4177
  wire $auto$rtlil.cc:2977:AndGate$4167
  wire $auto$rtlil.cc:2977:AndGate$4173
  wire $auto$rtlil.cc:2977:AndGate$4179
  wire $auto$rtlil.cc:2979:OrGate$4175
  wire $auto$rtlil.cc:2979:OrGate$4181
  attribute \capacitance "0.691711"
  wire input 1 \CLK
  attribute \capacitance "0.62403"
  wire input 2 \D
  wire \IQN
  wire \IQNN
  wire output 3 \QN
  attribute \capacitance "1.33154"
  wire input 4 \SE
  attribute \capacitance "0.617881"
  wire input 5 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4166
    connect \A $auto$rtlil.cc:2976:NotGate$4163
    connect \B $auto$rtlil.cc:2976:NotGate$4165
    connect \Y $auto$rtlil.cc:2977:AndGate$4167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4172
    connect \A $auto$rtlil.cc:2976:NotGate$4169
    connect \B $auto$rtlil.cc:2976:NotGate$4171
    connect \Y $auto$rtlil.cc:2977:AndGate$4173
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4178
    connect \A \SE
    connect \B $auto$rtlil.cc:2976:NotGate$4177
    connect \Y $auto$rtlil.cc:2977:AndGate$4179
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4174
    connect \A $auto$rtlil.cc:2977:AndGate$4167
    connect \B $auto$rtlil.cc:2977:AndGate$4173
    connect \Y $auto$rtlil.cc:2979:OrGate$4175
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4180
    connect \A $auto$rtlil.cc:2979:OrGate$4175
    connect \B $auto$rtlil.cc:2977:AndGate$4179
    connect \Y $auto$rtlil.cc:2979:OrGate$4181
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4182
    connect \A \IQN
    connect \Y \IQNN
  end
  cell $_DFF_N_ $auto$liberty.cc:243:create_ff$4183
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4181
    connect \Q \IQN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4160
    connect \A \CLK
    connect \Y $auto$rtlil.cc:2976:NotGate$4161
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4162
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4163
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4164
    connect \A \SE
    connect \Y $auto$rtlil.cc:2976:NotGate$4165
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4168
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$4169
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4170
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4171
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4176
    connect \A \SI
    connect \Y $auto$rtlil.cc:2976:NotGate$4177
  end
  connect \QN \IQN
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.04374"
attribute \whitebox 1
module \TIEHIx1_ASAP7_75t_R
  wire output 1 \H
  connect \H 1'1
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.04374"
attribute \whitebox 1
module \TIELOx1_ASAP7_75t_R
  wire output 1 \L
  connect \L 1'0
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \XNOR2x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3869
  wire $auto$rtlil.cc:2976:NotGate$3871
  wire $auto$rtlil.cc:2977:AndGate$3867
  wire $auto$rtlil.cc:2977:AndGate$3873
  wire $auto$rtlil.cc:2979:OrGate$3875
  attribute \capacitance "1.64066"
  wire input 1 \A
  attribute \capacitance "1.65219"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3866
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3867
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3872
    connect \A $auto$rtlil.cc:2976:NotGate$3869
    connect \B $auto$rtlil.cc:2976:NotGate$3871
    connect \Y $auto$rtlil.cc:2977:AndGate$3873
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3874
    connect \A $auto$rtlil.cc:2977:AndGate$3867
    connect \B $auto$rtlil.cc:2977:AndGate$3873
    connect \Y $auto$rtlil.cc:2979:OrGate$3875
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3868
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3869
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3870
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3871
  end
  cell $specify2 $auto$liberty.cc:737:execute$3876
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3877
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3875
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \XNOR2x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3881
  wire $auto$rtlil.cc:2976:NotGate$3883
  wire $auto$rtlil.cc:2977:AndGate$3879
  wire $auto$rtlil.cc:2977:AndGate$3885
  wire $auto$rtlil.cc:2979:OrGate$3887
  attribute \capacitance "1.05454"
  wire input 1 \A
  attribute \capacitance "1.00551"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3878
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3879
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3884
    connect \A $auto$rtlil.cc:2976:NotGate$3881
    connect \B $auto$rtlil.cc:2976:NotGate$3883
    connect \Y $auto$rtlil.cc:2977:AndGate$3885
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3886
    connect \A $auto$rtlil.cc:2977:AndGate$3879
    connect \B $auto$rtlil.cc:2977:AndGate$3885
    connect \Y $auto$rtlil.cc:2979:OrGate$3887
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3880
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3881
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3882
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3883
  end
  cell $specify2 $auto$liberty.cc:737:execute$3888
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3887
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \XNOR2xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3893
  wire $auto$rtlil.cc:2976:NotGate$3895
  wire $auto$rtlil.cc:2977:AndGate$3891
  wire $auto$rtlil.cc:2977:AndGate$3897
  wire $auto$rtlil.cc:2979:OrGate$3899
  attribute \capacitance "1.05313"
  wire input 1 \A
  attribute \capacitance "1.04269"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3890
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3891
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3896
    connect \A $auto$rtlil.cc:2976:NotGate$3893
    connect \B $auto$rtlil.cc:2976:NotGate$3895
    connect \Y $auto$rtlil.cc:2977:AndGate$3897
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3898
    connect \A $auto$rtlil.cc:2977:AndGate$3891
    connect \B $auto$rtlil.cc:2977:AndGate$3897
    connect \Y $auto$rtlil.cc:2979:OrGate$3899
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3892
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3893
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3894
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3895
  end
  cell $specify2 $auto$liberty.cc:737:execute$3900
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3899
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.17496"
attribute \whitebox 1
module \XOR2x1_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3903
  wire $auto$rtlil.cc:2976:NotGate$3907
  wire $auto$rtlil.cc:2977:AndGate$3905
  wire $auto$rtlil.cc:2977:AndGate$3909
  wire $auto$rtlil.cc:2979:OrGate$3911
  attribute \capacitance "1.65301"
  wire input 1 \A
  attribute \capacitance "1.65058"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3904
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$3903
    connect \Y $auto$rtlil.cc:2977:AndGate$3905
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3908
    connect \A $auto$rtlil.cc:2976:NotGate$3907
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3909
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3910
    connect \A $auto$rtlil.cc:2977:AndGate$3905
    connect \B $auto$rtlil.cc:2977:AndGate$3909
    connect \Y $auto$rtlil.cc:2979:OrGate$3911
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3902
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3903
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3906
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3907
  end
  cell $specify2 $auto$liberty.cc:737:execute$3912
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3913
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3911
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.16038"
attribute \whitebox 1
module \XOR2x2_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3915
  wire $auto$rtlil.cc:2976:NotGate$3919
  wire $auto$rtlil.cc:2977:AndGate$3917
  wire $auto$rtlil.cc:2977:AndGate$3921
  wire $auto$rtlil.cc:2979:OrGate$3923
  attribute \capacitance "0.996682"
  wire input 1 \A
  attribute \capacitance "1.05439"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3916
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$3915
    connect \Y $auto$rtlil.cc:2977:AndGate$3917
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3920
    connect \A $auto$rtlil.cc:2976:NotGate$3919
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3921
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3922
    connect \A $auto$rtlil.cc:2977:AndGate$3917
    connect \B $auto$rtlil.cc:2977:AndGate$3921
    connect \Y $auto$rtlil.cc:2979:OrGate$3923
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3914
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3915
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3918
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3919
  end
  cell $specify2 $auto$liberty.cc:737:execute$3924
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3925
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3923
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.13122"
attribute \whitebox 1
module \XOR2xp5_ASAP7_75t_R
  wire $auto$rtlil.cc:2976:NotGate$3927
  wire $auto$rtlil.cc:2976:NotGate$3931
  wire $auto$rtlil.cc:2977:AndGate$3929
  wire $auto$rtlil.cc:2977:AndGate$3933
  wire $auto$rtlil.cc:2979:OrGate$3935
  attribute \capacitance "1.06562"
  wire input 1 \A
  attribute \capacitance "1.06148"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3928
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$3927
    connect \Y $auto$rtlil.cc:2977:AndGate$3929
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3932
    connect \A $auto$rtlil.cc:2976:NotGate$3931
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$3933
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3934
    connect \A $auto$rtlil.cc:2977:AndGate$3929
    connect \B $auto$rtlil.cc:2977:AndGate$3933
    connect \Y $auto$rtlil.cc:2979:OrGate$3935
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3926
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3927
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3930
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3931
  end
  cell $specify2 $auto$liberty.cc:737:execute$3936
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3937
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3935
end
attribute \hdlname "adder"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/adder.v:1.1-6.10"
module \adder
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/adder.v:1.28-1.29"
  wire width 32 input 1 \a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/adder.v:1.31-1.32"
  wire width 32 input 2 \b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/adder.v:2.29-2.30"
  wire width 32 output 3 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/adder.v:4.15-4.20"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/adder.v:4$4291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \b
    connect \Y \y
  end
end
attribute \hdlname "alu"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:1.1-30.10"
module \alu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:18.4-26.13"
  wire width 32 $0\result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14.17-14.24"
  wire width 33 $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4281_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14.17-14.37"
  wire width 33 $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4282_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:20.26-20.33"
  wire width 33 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:20$4285_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28.18-28.25"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4288_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12.29-12.61"
  wire width 33 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4278_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:21.26-21.33"
  wire width 33 $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:21$4286_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28.18-28.25"
  wire $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4287_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:11.17-11.43"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:11$4276_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12.31-12.57"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4277_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12.16-13.40"
  wire width 33 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4280_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:13.10-13.36"
  wire $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:13$4279_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:15.18-15.25"
  wire width 33 $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:15$4283_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:1.32-1.33"
  wire width 32 input 1 \a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:7.18-7.20"
  wire width 33 \a2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:2.31-2.38"
  wire width 4 input 3 \alucont
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:1.35-1.36"
  wire width 32 input 2 \b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:7.22-7.24"
  wire width 33 \b2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:9.18-9.22"
  wire width 32 \exor
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:4.31-4.37"
  wire width 32 output 5 \result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:8.18-8.21"
  wire width 32 \slt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:3.18-3.29"
  wire input 4 \sltunsigned
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:7.26-7.29"
  wire width 33 \sum
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:5.19-5.23"
  wire output 6 \zero
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14.17-14.24"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A \a2
    connect \B \b2
    connect \Y $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4281_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14.17-14.37"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 33
    connect \A $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4281_Y
    connect \B \alucont [2]
    connect \Y $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4282_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:20.26-20.33"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:20$4285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A \a2
    connect \B \b2
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:20$4285_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28.18-28.25"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4287_Y
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4288_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12.29-12.61"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4277_Y \b }
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4278_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:21.26-21.33"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:21$4286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A \a2
    connect \B \b2
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:21$4286_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28.18-28.25"
  cell $reduce_or $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \exor
    connect \Y $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4287_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:11.17-11.43"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:11$4276
    parameter \WIDTH 1
    connect \A \a [31]
    connect \B 1'0
    connect \S \sltunsigned
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:11$4276_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12.31-12.57"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4277
    parameter \WIDTH 1
    connect \A \b [31]
    connect \B 1'0
    connect \S \sltunsigned
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4277_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12.16-13.40"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4280
    parameter \WIDTH 33
    connect \A { $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:13$4279_Y \b }
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4278_Y
    connect \S \alucont [2]
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4280_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:13.10-13.36"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:13$4279
    parameter \WIDTH 1
    connect \A \b [31]
    connect \B 1'0
    connect \S \sltunsigned
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:13$4279_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:15.18-15.25"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:15$4283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A \a2
    connect \B \b2
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:15$4283_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:18.4-26.13"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:18$4284
    assign $0\result[31:0] \result
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:19.6-26.13"
    switch { \alucont [3] \alucont [1:0] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:0.0-0.0"
      case 3'000
        assign $0\result[31:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:20$4285_Y [31:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:0.0-0.0"
      case 3'001
        assign $0\result[31:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:21$4286_Y [31:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:0.0-0.0"
      case 3'010
        assign $0\result[31:0] \sum [31:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:0.0-0.0"
      case 3'011
        assign $0\result[31:0] \slt
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:0.0-0.0"
      case 3'100
        assign $0\result[31:0] \exor
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:0.0-0.0"
      case 
        assign $0\result[31:0] 0
    end
    sync always
      update \result $0\result[31:0]
  end
  connect \a2 { $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:11$4276_Y \a }
  connect \b2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:12$4280_Y
  connect \sum $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:14$4282_Y
  connect \exor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:15$4283_Y [31:0]
  connect \slt { 31'0000000000000000000000000000000 \sum [32] }
  connect \zero $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/alu.v:28$4288_Y
end
attribute \hdlname "aludec"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:1.1-350.10"
module \aludec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire $0\alu2src[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire width 4 $0\alucontrol[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire $0\lb[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire $0\lbu[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire $0\lh[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire $0\lhu[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire width 2 $0\shtype[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  wire $0\sltunsigned[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:6.25-6.32"
  wire output 6 \alu2src
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:4.33-4.43"
  wire width 4 output 4 \alucontrol
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:3.34-3.39"
  wire width 3 input 3 \aluop
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:2.28-2.34"
  wire width 3 input 2 \funct3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:1.34-1.41"
  wire input 1 \funct7b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:8.29-8.31"
  wire output 9 \lb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:8.38-8.41"
  wire output 11 \lbu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:8.25-8.27"
  wire output 8 \lh
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:8.33-8.36"
  wire output 10 \lhu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:5.27-5.33"
  wire width 2 output 5 \shtype
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:7.25-7.36"
  wire output 7 \sltunsigned
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10.4-348.13"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:10$4268
    assign $0\alu2src[0:0] \alu2src
    assign $0\sltunsigned[0:0] \sltunsigned
    assign $0\alucontrol[3:0] \alucontrol
    assign $0\shtype[1:0] \shtype
    assign $0\lh[0:0] \lh
    assign $0\lb[0:0] \lb
    assign $0\lhu[0:0] \lhu
    assign $0\lbu[0:0] \lbu
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:11.6-348.13"
    switch \aluop
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
      case 3'000
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:14.13-123.20"
        switch { \funct7b \funct3 }
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0001
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'1
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0101
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'01
            assign $0\alu2src[0:0] 1'1
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'-111
            assign $0\alucontrol[3:0] 4'0000
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'-100
            assign $0\alucontrol[3:0] 4'1000
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'-110
            assign $0\alucontrol[3:0] 4'0001
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'-010
            assign $0\alucontrol[3:0] 4'0111
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'1101
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'10
            assign $0\alu2src[0:0] 1'1
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'-011
            assign $0\alucontrol[3:0] 4'0111
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'1
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
      case 3'100
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:127.4-199.11"
        switch \funct3
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 3'000
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'1
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 3'001
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'1
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 3'010
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 3'100
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'1
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 3'101
            assign $0\alucontrol[3:0] 4'0010
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'1
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'1
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 
            assign $0\alucontrol[3:0] 4'0000
            assign $0\shtype[1:0] 2'00
            assign $0\alu2src[0:0] 1'0
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
      case 3'010
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:202.4-335.11"
        switch { \funct7b \funct3 }
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0000
            assign $0\alucontrol[3:0] 4'0010
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0001
            assign $0\alucontrol[3:0] 4'0010
            assign $0\alu2src[0:0] 1'1
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0100
            assign $0\alucontrol[3:0] 4'1000
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0101
            assign $0\alucontrol[3:0] 4'0010
            assign $0\alu2src[0:0] 1'1
            assign $0\shtype[1:0] 2'01
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'1101
            assign $0\alucontrol[3:0] 4'0010
            assign $0\alu2src[0:0] 1'1
            assign $0\shtype[1:0] 2'10
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'1000
            assign $0\alucontrol[3:0] 4'0110
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0111
            assign $0\alucontrol[3:0] 4'0000
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0110
            assign $0\alucontrol[3:0] 4'0001
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0010
            assign $0\alucontrol[3:0] 4'0111
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 4'0011
            assign $0\alucontrol[3:0] 4'0111
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'1
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
          case 
            assign $0\alucontrol[3:0] 4'0000
            assign $0\alu2src[0:0] 1'0
            assign $0\shtype[1:0] 2'00
            assign $0\sltunsigned[0:0] 1'0
            assign $0\lh[0:0] 1'0
            assign $0\lb[0:0] 1'0
            assign $0\lhu[0:0] 1'0
            assign $0\lbu[0:0] 1'0
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/aludec.v:0.0-0.0"
      case 
        assign $0\alucontrol[3:0] 4'0000
        assign $0\alu2src[0:0] 1'0
        assign $0\shtype[1:0] 2'00
        assign $0\sltunsigned[0:0] 1'0
        assign $0\lh[0:0] 1'0
        assign $0\lb[0:0] 1'0
        assign $0\lhu[0:0] 1'0
        assign $0\lbu[0:0] 1'0
    end
    sync always
      update \alu2src $0\alu2src[0:0]
      update \sltunsigned $0\sltunsigned[0:0]
      update \alucontrol $0\alucontrol[3:0]
      update \shtype $0\shtype[1:0]
      update \lh $0\lh[0:0]
      update \lb $0\lb[0:0]
      update \lhu $0\lhu[0:0]
      update \lbu $0\lbu[0:0]
  end
end
attribute \hdlname "controller"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:1.1-62.10"
module \controller
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.39"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4223_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.52"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4225_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.65"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4227_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.70"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4228_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.24"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4229_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.37"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4231_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.49"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4232_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.55"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4234_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.24"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4236_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.37"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4238_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.50"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4240_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.55"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4241_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.25"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4244_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.38"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4246_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.50"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4247_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.56"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4249_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.24"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4251_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.36"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4252_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.49"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4254_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.54"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4255_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.24"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4257_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.36"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4258_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.48"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4259_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.61"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4261_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.29-52.39"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4222_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.42-52.52"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4224_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.55-52.65"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4226_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.27-53.37"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4230_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.52-53.55"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4233_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.27-54.37"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4237_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.40-54.50"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4239_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.15-55.25"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4243_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.28-55.38"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4245_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.53-55.56"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4248_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.39-56.49"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4253_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:50.7-50.22"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:50$4221_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-53.56"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4235_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-54.56"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4242_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-55.57"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4250_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-56.55"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4256_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-57.62"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4262_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.53-57.60"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4260_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:14.14-14.21"
  wire output 17 \alu2src
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:22.9-22.21"
  wire \alu2src_fake
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:12.33-12.43"
  wire width 4 output 15 \alucontrol
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:23.15-23.30"
  wire width 4 \alucontrol_fake
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:21.18-21.23"
  wire width 3 \aluop
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:4.35-4.41"
  wire output 7 \alusrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:25.15-25.26"
  wire \auipc_cntrl
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:6.14-6.20"
  wire output 9 \branch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:15.21-15.23"
  wire input 20 \eq
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:2.19-2.25"
  wire width 3 input 3 \funct3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:1.37-1.43"
  wire width 7 input 2 \funct7
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:15.13-15.15"
  wire input 18 \gt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:11.19-11.22"
  wire width 3 output 14 \imm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:19.18-19.20"
  wire output 25 \lb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:19.27-19.30"
  wire output 27 \lbu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:19.14-19.16"
  wire output 24 \lh
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:19.22-19.25"
  wire output 26 \lhu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:15.17-15.19"
  wire input 19 \lt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:18.14-18.21"
  wire output 23 \memread
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:3.28-3.36"
  wire output 4 \memtoreg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:3.38-3.46"
  wire output 5 \memwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:1.33-1.35"
  wire width 7 input 1 \op
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:8.14-8.19"
  wire output 11 \pcadd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:9.14-9.19"
  wire output 12 \pcext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:4.28-4.33"
  wire output 6 \pcsrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:5.28-5.36"
  wire output 8 \regwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:13.19-13.25"
  wire width 2 output 16 \shtype
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:17.14-17.25"
  wire output 22 \sltunsigned
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:7.14-7.21"
  wire output 10 \storepc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:24.15-24.28"
  wire \storepc_local
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:16.14-16.21"
  wire output 21 \suspend
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:10.14-10.20"
  wire output 13 \unsign
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.39"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4222_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4223_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.52"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4223_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4224_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4225_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.65"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4225_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4226_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4227_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.20-52.70"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4227_Y
    connect \B \eq
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4228_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.24"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B \funct3 [2]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4229_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.37"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4229_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4230_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4231_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.49"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4231_Y
    connect \B \funct3 [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4232_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.6-53.55"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4232_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4233_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4234_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.24"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B \funct3 [2]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4236_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.37"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4236_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4237_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4238_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.50"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4238_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4239_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4240_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.6-54.55"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4240_Y
    connect \B \lt
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4241_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.25"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4243_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4244_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.38"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4244_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4245_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4246_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.50"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4246_Y
    connect \B \funct3 [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4247_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.6-55.56"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4247_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4248_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4249_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.24"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B \funct3 [2]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4251_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.36"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4251_Y
    connect \B \funct3 [1]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4252_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.49"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4252_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4253_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4254_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.6-56.54"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4254_Y
    connect \B \lt
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4255_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.24"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B \funct3 [2]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4257_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.36"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4257_Y
    connect \B \funct3 [1]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4258_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.48"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4258_Y
    connect \B \funct3 [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4259_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.6-57.61"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4259_Y
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4260_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4261_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:59.20-59.38"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:59$4264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch
    connect \B \funct3 [1]
    connect \Y \unsign
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.29-52.39"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [2]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4222_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.42-52.52"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4224_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.55-52.65"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4226_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.27-53.37"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4230_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53.52-53.55"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lt
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4233_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.27-54.37"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4237_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54.40-54.50"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4239_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.15-55.25"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [2]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4243_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.28-55.38"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4245_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55.53-55.56"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \eq
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4248_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56.39-56.49"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3 [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4253_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:50.7-50.22"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:50$4221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imm [2]
    connect \B \branch
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:50$4221_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-53.56"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4228_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:53$4234_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4235_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-54.56"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4235_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:54$4241_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4242_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-55.57"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4242_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:55$4249_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4250_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-56.55"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4250_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:56$4255_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4256_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-57.62"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4256_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4261_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4262_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52.19-58.20"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:52$4262_Y
    connect \B \storepc_local
    connect \Y \pcsrc
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57.53-57.60"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gt
    connect \B \eq
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:57$4260_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:60.21-60.48"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:60$4265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \storepc_local
    connect \B \auipc_cntrl
    connect \Y \storepc
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:39.12-46.48"
  cell \aludec \ad
    connect \alu2src \alu2src_fake
    connect \alucontrol \alucontrol_fake
    connect \aluop \aluop
    connect \funct3 \funct3
    connect \funct7b \funct7 [5]
    connect \lb \lb
    connect \lbu \lbu
    connect \lh \lh
    connect \lhu \lhu
    connect \shtype \shtype
    connect \sltunsigned \sltunsigned
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:27.12-38.27"
  cell \maindec \md
    connect \aluop \aluop
    connect \alusrc \alusrc
    connect \auipc_cntrl \auipc_cntrl
    connect \branch \branch
    connect \eq \eq
    connect \gt \gt
    connect \imm \imm
    connect \lt \lt
    connect \memread \memread
    connect \memtoreg \memtoreg
    connect \memwrite \memwrite
    connect \op \op
    connect \pcadd \pcadd
    connect \pcext \pcext
    connect \regwrite \regwrite
    connect \storepc \storepc_local
    connect \suspend \suspend
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:48.14-48.69"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000000001 \mx1
    connect \d0 \alu2src_fake
    connect \d1 1'0
    connect \s \imm [2]
    connect \y \alu2src
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:49.14-50.39"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000000100 \mx2
    connect \d0 \alucontrol_fake
    connect \d1 4'0010
    connect \s $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/controller.v:50$4221_Y
    connect \y \alucontrol
  end
end
attribute \hdlname "datapath"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:2.1-119.10"
module \datapath
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106.16-106.33"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107.16-107.32"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108.10-108.35"
  wire width 2 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4219_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:113.10-113.34"
  wire width 2 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:113$4220_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106.29-106.33"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4214_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107.28-107.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4216_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108.24-108.33"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4218_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82.31-82.38"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82$4210_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83.35-83.42"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83$4212_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:8.17-8.20"
  wire width 32 input 10 \ISR
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:7.16-7.22"
  wire input 9 \ISRsel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:14.16-14.23"
  wire input 20 \alu2src
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:11.17-11.27"
  wire width 4 input 15 \alucontrol
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:16.17-16.23"
  wire width 32 output 23 \aluout
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:27.34-27.41"
  wire width 32 \aluout2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:12.16-12.22"
  wire input 16 \alusrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:2.30-2.33"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:29.17-29.22"
  wire \compA
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:29.23-29.28"
  wire \compB
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:10.25-10.27"
  wire output 14 \eq
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:10.17-10.19"
  wire output 12 \gt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:4.17-4.20"
  wire width 3 input 4 \imm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:3.17-3.22"
  wire width 32 input 3 \instr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:19.20-19.22"
  wire input 28 \lb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:19.29-19.32"
  wire input 30 \lbu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:19.16-19.18"
  wire input 27 \lh
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:19.24-19.27"
  wire input 29 \lhu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:10.21-10.23"
  wire output 13 \lt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:15.16-15.24"
  wire input 21 \memtoreg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:20.16-20.24"
  wire input 31 \memwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:5.17-5.19"
  wire width 32 output 5 \pc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:30.24-30.31"
  wire width 32 \pcISRin
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:6.23-6.28"
  wire input 7 \pcadd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:6.30-6.35"
  wire input 8 \pcext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:30.33-30.42"
  wire width 32 \pcext_imm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:22.31-22.40"
  wire width 32 \pcimm_sum
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:22.42-22.48"
  wire width 32 \pcjalr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:23.24-23.30"
  wire width 32 \pcnext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:6.16-6.21"
  wire input 6 \pcsrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:22.24-22.29"
  wire width 32 \pcsum
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:22.50-22.57"
  wire width 32 \pctoreg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:17.17-17.25"
  wire width 32 input 25 \readdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:33.24-33.33"
  wire width 32 \readdata4
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:15.26-15.34"
  wire input 22 \regwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:2.35-2.40"
  wire input 2 \reset
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:26.24-26.30"
  wire width 32 \result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:26.32-26.39"
  wire width 32 \result2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:28.23-28.26"
  wire width 5 \rs1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:27.24-27.32"
  wire width 32 \shoutput
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:13.17-13.23"
  wire width 2 input 19 \shtype
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:24.24-24.31"
  wire width 32 \signimm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:12.33-12.44"
  wire input 18 \sltunsigned
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:25.24-25.29"
  wire width 32 \srca2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:25.31-25.35"
  wire width 32 \srcb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:12.24-12.31"
  wire input 17 \storepc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:18.16-18.23"
  wire input 26 \suspend
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:9.16-9.22"
  wire input 11 \unsign
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:34.24-34.33"
  wire width 32 \writedata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:16.25-16.35"
  wire width 32 output 24 \writedata4
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:32.17-32.21"
  attribute \unused_bits "0"
  wire \zero
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106.16-106.33"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \readdata [15]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4214_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107.16-107.32"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \readdata [7]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4216_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108.10-108.35"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A { \lb \lh }
    connect \B { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4218_Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4218_Y }
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4219_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:113.10-113.34"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:113$4220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A { \lb \lh }
    connect \B { \memwrite \memwrite }
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:113$4220_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106.29-106.33"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lhu
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4214_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107.28-107.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lbu
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4216_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108.24-108.33"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \memwrite
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4218_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82.31-82.38"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82$4210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unsign
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82$4210_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83.35-83.42"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83$4212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unsign
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83$4212_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82.19-82.38"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82$4211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \srca2 [31]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:82$4210_Y
    connect \Y \compA
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83.19-83.42"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83$4213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \writedata [31]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:83$4212_Y
    connect \Y \compB
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:43.15-44.45"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \ISRmux
    connect \d0 \pcISRin
    connect \d1 \ISR
    connect \s \ISRsel
    connect \y \pcnext
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:90.8-94.18"
  cell \alu \alu
    connect \a \srca2
    connect \alucont \alucontrol
    connect \b \srcb
    connect \result \aluout2
    connect \sltunsigned \sltunsigned
    connect \zero \zero
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:86.17-88.37"
  cell \magcompare32 \compare
    connect \A { \compA \srca2 [30:0] }
    connect \B { \compB \writedata [30:0] }
    connect \EQ \eq
    connect \GT \gt
    connect \LT \lt
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:105.15-108.52"
  cell $paramod\mux3\WIDTH=s32'00000000000000000000000000100000 \halfbytemux1
    connect \d0 \readdata
    connect \d1 { $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:106$4215_Y \readdata [15:0] }
    connect \d2 { $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:107$4217_Y \readdata [7:0] }
    connect \s $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:108$4219_Y
    connect \y \readdata4
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:110.15-113.52"
  cell $paramod\mux3\WIDTH=s32'00000000000000000000000000100000 \halfbytemux2
    connect \d0 \writedata
    connect \d1 { 16'0000000000000000 \writedata [15:0] }
    connect \d2 { 24'000000000000000000000000 \writedata [7:0] }
    connect \s $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:113$4220_Y
    connect \y \writedata4
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:76.15-77.25"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \memsrcmux
    connect \d0 \writedata
    connect \d1 \pcext_imm
    connect \s \alusrc
    connect \y \srcb
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:49.10-49.49"
  cell \adder \pcadder
    connect \a \pc
    connect \b 4
    connect \y \pcsum
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:68.15-69.49"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \pcextmux
    connect \d0 \signimm
    connect \d1 { \signimm [30:0] 1'0 }
    connect \s \pcext
    connect \y \pcext_imm
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:74.10-74.57"
  cell \adder \pcimm
    connect \a \pcjalr
    connect \b \pcext_imm
    connect \y \pcimm_sum
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:40.15-41.44"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \pcmux
    connect \d0 \pcsum
    connect \d1 \pcimm_sum
    connect \s \pcsrc
    connect \y \pcISRin
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:55.15-56.45"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \pcmux2
    connect \d0 \pcimm_sum
    connect \d1 \pcsum
    connect \s \pcsrc
    connect \y \pctoreg
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:46.16-47.41"
  cell $paramod\flopr\WIDTH=s32'00000000000000000000000000100000 \pcreg
    connect \clk \clk
    connect \d \pcnext
    connect \q \pc
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:71.15-72.46"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \pcsrcmux
    connect \d0 \srca2
    connect \d1 \pc
    connect \s \pcadd
    connect \y \pcjalr
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:116.15-117.47"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \resmux
    connect \d0 \aluout
    connect \d1 \readdata4
    connect \s \memtoreg
    connect \y \result
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:60.12-63.38"
  cell \regfile \rf
    connect \clk \clk
    connect \ra1 \rs1
    connect \ra2 \instr [24:20]
    connect \rd1 \srca2
    connect \rd2 \writedata
    connect \wa3 \instr [11:7]
    connect \wd3 \result2
    connect \we3 \regwrite
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:53.14-54.27"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000000101 \rs1mux
    connect \d0 \instr [19:15]
    connect \d1 5'00000
    connect \s \imm [2]
    connect \y \rs1
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:66.12-66.55"
  cell \signext \se
    connect \a \instr
    connect \sel \imm
    connect \y \signimm
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:97.12-98.35"
  cell \shifter \shift
    connect \a \srca2
    connect \shamt \srcb [4:0]
    connect \shtype \shtype
    connect \y \shoutput
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:101.15-102.47"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \srccmux
    connect \d0 \aluout2
    connect \d1 \shoutput
    connect \s \alu2src
    connect \y \aluout
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/datapath.v:57.15-58.30"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \storepcmux
    connect \d0 \result
    connect \d1 \pctoreg
    connect \s \storepc
    connect \y \result2
  end
end
attribute \hdlname "dmem"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:10.1-69.10"
module \dmem
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:60.4-67.7"
  wire width 32 $0\mem_out[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31.2-43.7"
  wire width 4 $0\we_mem[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:60.4-67.7"
  wire width 32 $1\mem_out[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31.2-43.7"
  wire width 4 $1\we_mem[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31.2-43.7"
  wire width 4 $2\we_mem[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31.2-43.7"
  wire width 4 $3\we_mem[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31.2-43.7"
  wire width 4 $4\we_mem[3:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26.21-26.38"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4190_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27.11-27.28"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4191_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28.11-28.28"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4192_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53.22-53.39"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4198_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54.8-54.25"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4199_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55.8-55.25"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4200_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32.11-32.15"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32$4197_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26.20-29.17"
  wire width 4 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4195_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27.10-29.17"
  wire width 4 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4194_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28.10-29.17"
  wire width 4 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4193_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53.21-56.12"
  wire width 2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4203_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54.7-56.12"
  wire width 2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4202_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55.7-56.12"
  wire width 2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4201_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:18.17-18.23"
  wire width 4 \ce_mem
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:12.12-12.15"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:20.18-20.29"
  wire width 32 \inter_dmem0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:21.18-21.29"
  wire width 32 \inter_dmem1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:22.18-22.29"
  wire width 32 \inter_dmem2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:23.18-23.29"
  wire width 32 \inter_dmem3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:14.18-14.26"
  wire width 32 input 3 \mem_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:15.18-15.26"
  wire width 32 input 4 \mem_data
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:16.18-16.25"
  wire width 32 output 5 \mem_out
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:13.12-13.15"
  wire input 2 \r_w
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:17.17-17.24"
  wire width 2 \sel_mem
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:19.17-19.23"
  wire width 4 \we_mem
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26.21-26.38"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr [31]
    connect \B 1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4190_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27.11-27.28"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr [23]
    connect \B 1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4191_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28.11-28.28"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr [15]
    connect \B 1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4192_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53.22-53.39"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr [31]
    connect \B 1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4198_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54.8-54.25"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr [23]
    connect \B 1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4199_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55.8-55.25"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_addr [15]
    connect \B 1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4200_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32.11-32.15"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32$4197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_w
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32$4197_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26.20-29.17"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4195
    parameter \WIDTH 4
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4194_Y
    connect \B 4'1000
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4190_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4195_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27.10-29.17"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4194
    parameter \WIDTH 4
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4193_Y
    connect \B 4'0100
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4191_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:27$4194_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28.10-29.17"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4193
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B 4'0010
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4192_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:28$4193_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53.21-56.12"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4203
    parameter \WIDTH 2
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4202_Y
    connect \B 2'11
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4198_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4203_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54.7-56.12"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4202
    parameter \WIDTH 2
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4201_Y
    connect \B 2'10
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4199_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:54$4202_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55.7-56.12"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4201
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'01
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4200_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:55$4201_Y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:45.18-45.143"
  cell \fakeram7_256x32 \dmem0
    connect \addr_in \mem_addr [7:0]
    connect \ce_in \ce_mem [0]
    connect \clk \clk
    connect \rd_out \inter_dmem0
    connect \wd_in \mem_data
    connect \we_in \we_mem [0]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:47.18-47.143"
  cell \fakeram7_256x32 \dmem1
    connect \addr_in \mem_addr [15:8]
    connect \ce_in \ce_mem [1]
    connect \clk \clk
    connect \rd_out \inter_dmem1
    connect \wd_in \mem_data
    connect \we_in \we_mem [1]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:49.18-49.144"
  cell \fakeram7_256x32 \dmem2
    connect \addr_in \mem_addr [23:16]
    connect \ce_in \ce_mem [2]
    connect \clk \clk
    connect \rd_out \inter_dmem2
    connect \wd_in \mem_data
    connect \we_in \we_mem [2]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:51.18-51.144"
  cell \fakeram7_256x32 \dmem3
    connect \addr_in \mem_addr [31:24]
    connect \ce_in \ce_mem [3]
    connect \clk \clk
    connect \rd_out \inter_dmem3
    connect \wd_in \mem_data
    connect \we_in \we_mem [3]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31.2-43.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:31$4196
    assign { } { }
    assign $0\we_mem[3:0] $1\we_mem[3:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32.7-42.10"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32$4197_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:32.11-32.15"
      case 1'1
        assign { } { }
        assign $1\we_mem[3:0] 4'0000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:34.11-34.15"
      case 
        assign { } { }
        assign $1\we_mem[3:0] $2\we_mem[3:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:34.16-42.10"
        switch \mem_addr [31]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:34.20-34.32"
          case 1'1
            assign { } { }
            assign $2\we_mem[3:0] 4'1000
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:36.11-36.15"
          case 
            assign { } { }
            assign $2\we_mem[3:0] $3\we_mem[3:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:36.16-42.10"
            switch \mem_addr [23]
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:36.20-36.32"
              case 1'1
                assign { } { }
                assign $3\we_mem[3:0] 4'0100
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:38.11-38.15"
              case 
                assign { } { }
                assign $3\we_mem[3:0] $4\we_mem[3:0]
                attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:38.16-42.10"
                switch \mem_addr [15]
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:38.20-38.32"
                  case 1'1
                    assign { } { }
                    assign $4\we_mem[3:0] 4'0010
                  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:40.11-40.15"
                  case 
                    assign { } { }
                    assign $4\we_mem[3:0] 4'0001
                end
            end
        end
    end
    sync always
      update \we_mem $0\we_mem[3:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:60.4-67.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:60$4204
    assign { } { }
    assign $0\mem_out[31:0] $1\mem_out[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:61.7-66.14"
    switch \sel_mem
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\mem_out[31:0] \inter_dmem3
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\mem_out[31:0] \inter_dmem2
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\mem_out[31:0] \inter_dmem1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\mem_out[31:0] \inter_dmem0
      case 
        assign $1\mem_out[31:0] \mem_out
    end
    sync always
      update \mem_out $0\mem_out[31:0]
  end
  connect \ce_mem $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:26$4195_Y
  connect \sel_mem $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/dmem.v:53$4203_Y
end
attribute \liberty_cell 1
attribute \area "48.449"
attribute \blackbox 1
module \fakeram7_256x32
  wire width 8 input 4 \addr_in
  attribute \capacitance "3.3225"
  wire input 1 \ce_in
  attribute \capacitance "2.3606"
  wire input 2 \clk
  wire width 32 output 5 \rd_out
  wire width 32 input 6 \wd_in
  attribute \capacitance "0.0000"
  wire input 3 \we_in
end
attribute \hdlname "magcompare2b"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:5.1-19.10"
module \magcompare2b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.26"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4319_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.29-14.40"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4322_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.29-14.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4323_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.48-14.58"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4326_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.48-14.63"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4327_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.16-17.26"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4330_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.29-17.38"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4331_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.29-17.44"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4333_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.47-17.57"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4336_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.47-17.63"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4338_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.21"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4318_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.29-14.34"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4320_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.35-14.40"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4321_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.48-14.53"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4325_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.21-17.26"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4329_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.39-17.44"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4332_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.52-17.57"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4335_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.58-17.63"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4337_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.45"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4324_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.16-17.44"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4334_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:7.16-7.17"
  wire width 2 input 3 \A
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:8.16-8.17"
  wire width 2 input 4 \B
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:11.16-11.18"
  wire output 2 \GT
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:10.16-10.18"
  wire output 1 \LT
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.26"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4318_Y
    connect \B \B [1]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4319_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.29-14.40"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4320_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4321_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4322_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.29-14.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4322_Y
    connect \B \B [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4323_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.48-14.58"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4325_Y
    connect \B \B [1]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4326_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.48-14.63"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4326_Y
    connect \B \B [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4327_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.16-17.26"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [1]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4329_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4330_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.29-17.38"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [1]
    connect \B \A [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4331_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.29-17.44"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4331_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4332_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4333_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.47-17.57"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [0]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4335_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4336_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.47-17.63"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4336_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4337_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4338_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.21"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4318_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.29-14.34"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4320_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.35-14.40"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4321_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.48-14.53"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4325_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.21-17.26"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \B [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4329_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.39-17.44"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \B [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4332_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.52-17.57"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \B [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4335_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.58-17.63"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \B [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4337_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.45"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4319_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4323_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4324_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14.16-14.63"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4324_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:14$4327_Y
    connect \Y \LT
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.16-17.44"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4330_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4333_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4334_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17.16-17.63"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4334_Y
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2b.v:17$4338_Y
    connect \Y \GT
  end
end
attribute \hdlname "magcompare2c"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:5.1-19.10"
module \magcompare2c
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14.27-14.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4313_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17.27-17.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4316_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17.27-17.36"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4315_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14.27-14.36"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4312_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:11.16-11.18"
  wire output 2 \GT
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:8.16-8.21"
  wire width 2 input 3 \GT_in
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:10.16-10.18"
  wire output 1 \LT
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:7.16-7.21"
  wire width 2 input 4 \LT_in
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14.27-14.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4312_Y
    connect \B \GT_in [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4313_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17.27-17.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4315_Y
    connect \B \LT_in [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4316_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17.27-17.36"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \GT_in [1]
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4315_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14.27-14.36"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \LT_in [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4312_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14.16-14.45"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \GT_in [1]
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:14$4313_Y
    connect \Y \GT
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17.16-17.45"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \LT_in [1]
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare2c.v:17$4316_Y
    connect \Y \LT
  end
end
attribute \hdlname "magcompare32"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:9.1-65.10"
module \magcompare32
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63.18-63.25"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63$4289_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:11.22-11.23"
  wire width 32 input 4 \A
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:12.22-12.23"
  wire width 32 input 5 \B
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:15.22-15.24"
  wire output 3 \EQ
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:16.22-16.24"
  wire output 1 \GT
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:14.22-14.24"
  wire output 2 \LT
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:18.22-18.23"
  wire width 16 \s
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:19.22-19.23"
  wire width 16 \t
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:20.22-20.23"
  wire width 8 \u
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:21.22-21.23"
  wire width 8 \v
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:22.22-22.23"
  wire width 4 \w
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:23.22-23.23"
  wire width 4 \x
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:24.22-24.23"
  wire width 2 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:25.22-25.23"
  wire width 2 \z
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63.16-63.26"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63$4290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63$4289_Y
    connect \Y \EQ
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63.18-63.25"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63$4289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \LT
    connect \B \GT
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:63$4289_Y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:27.17-27.49"
  cell \magcompare2b \mag1
    connect \A \A [1:0]
    connect \B \B [1:0]
    connect \GT \t [0]
    connect \LT \s [0]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:42.17-42.56"
  cell \magcompare2b \mag10
    connect \A \A [31:30]
    connect \B \B [31:30]
    connect \GT \t [15]
    connect \LT \s [15]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:28.17-28.49"
  cell \magcompare2b \mag2
    connect \A \A [3:2]
    connect \B \B [3:2]
    connect \GT \t [1]
    connect \LT \s [1]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:44.17-44.50"
  cell \magcompare2c \mag21
    connect \GT \v [0]
    connect \GT_in \t [1:0]
    connect \LT \u [0]
    connect \LT_in \s [1:0]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:45.17-45.50"
  cell \magcompare2c \mag22
    connect \GT \v [1]
    connect \GT_in \t [3:2]
    connect \LT \u [1]
    connect \LT_in \s [3:2]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:46.17-46.50"
  cell \magcompare2c \mag23
    connect \GT \v [2]
    connect \GT_in \t [5:4]
    connect \LT \u [2]
    connect \LT_in \s [5:4]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:47.17-47.50"
  cell \magcompare2c \mag24
    connect \GT \v [3]
    connect \GT_in \t [7:6]
    connect \LT \u [3]
    connect \LT_in \s [7:6]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:48.17-48.50"
  cell \magcompare2c \mag25
    connect \GT \v [4]
    connect \GT_in \t [9:8]
    connect \LT \u [4]
    connect \LT_in \s [9:8]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:49.17-49.54"
  cell \magcompare2c \mag26
    connect \GT \v [5]
    connect \GT_in \t [11:10]
    connect \LT \u [5]
    connect \LT_in \s [11:10]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:50.17-50.54"
  cell \magcompare2c \mag27
    connect \GT \v [6]
    connect \GT_in \t [13:12]
    connect \LT \u [6]
    connect \LT_in \s [13:12]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:51.17-51.54"
  cell \magcompare2c \mag28
    connect \GT \v [7]
    connect \GT_in \t [15:14]
    connect \LT \u [7]
    connect \LT_in \s [15:14]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:29.17-29.49"
  cell \magcompare2b \mag3
    connect \A \A [5:4]
    connect \B \B [5:4]
    connect \GT \t [2]
    connect \LT \s [2]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:53.17-53.50"
  cell \magcompare2c \mag31
    connect \GT \x [0]
    connect \GT_in \v [1:0]
    connect \LT \w [0]
    connect \LT_in \u [1:0]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:54.17-54.50"
  cell \magcompare2c \mag32
    connect \GT \x [1]
    connect \GT_in \v [3:2]
    connect \LT \w [1]
    connect \LT_in \u [3:2]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:55.17-55.50"
  cell \magcompare2c \mag33
    connect \GT \x [2]
    connect \GT_in \v [5:4]
    connect \LT \w [2]
    connect \LT_in \u [5:4]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:56.17-56.50"
  cell \magcompare2c \mag34
    connect \GT \x [3]
    connect \GT_in \v [7:6]
    connect \LT \w [3]
    connect \LT_in \u [7:6]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:58.17-58.50"
  cell \magcompare2c \mag39
    connect \GT \z [0]
    connect \GT_in \x [1:0]
    connect \LT \y [0]
    connect \LT_in \w [1:0]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:59.17-59.50"
  cell \magcompare2c \mag3A
    connect \GT \z [1]
    connect \GT_in \x [3:2]
    connect \LT \y [1]
    connect \LT_in \w [3:2]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:61.17-61.46"
  cell \magcompare2c \mag3F
    connect \GT \GT
    connect \GT_in \z
    connect \LT \LT
    connect \LT_in \y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:30.17-30.49"
  cell \magcompare2b \mag4
    connect \A \A [7:6]
    connect \B \B [7:6]
    connect \GT \t [3]
    connect \LT \s [3]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:31.17-31.49"
  cell \magcompare2b \mag5
    connect \A \A [9:8]
    connect \B \B [9:8]
    connect \GT \t [4]
    connect \LT \s [4]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:32.17-32.53"
  cell \magcompare2b \mag6
    connect \A \A [11:10]
    connect \B \B [11:10]
    connect \GT \t [5]
    connect \LT \s [5]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:33.17-33.53"
  cell \magcompare2b \mag7
    connect \A \A [13:12]
    connect \B \B [13:12]
    connect \GT \t [6]
    connect \LT \s [6]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:34.17-34.53"
  cell \magcompare2b \mag8
    connect \A \A [15:14]
    connect \B \B [15:14]
    connect \GT \t [7]
    connect \LT \s [7]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:35.17-35.53"
  cell \magcompare2b \mag9
    connect \A \A [17:16]
    connect \B \B [17:16]
    connect \GT \t [8]
    connect \LT \s [8]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:36.17-36.53"
  cell \magcompare2b \magA
    connect \A \A [19:18]
    connect \B \B [19:18]
    connect \GT \t [9]
    connect \LT \s [9]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:37.17-37.55"
  cell \magcompare2b \magB
    connect \A \A [21:20]
    connect \B \B [21:20]
    connect \GT \t [10]
    connect \LT \s [10]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:38.17-38.55"
  cell \magcompare2b \magC
    connect \A \A [23:22]
    connect \B \B [23:22]
    connect \GT \t [11]
    connect \LT \s [11]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:39.17-39.55"
  cell \magcompare2b \magD
    connect \A \A [25:24]
    connect \B \B [25:24]
    connect \GT \t [12]
    connect \LT \s [12]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:40.17-40.55"
  cell \magcompare2b \magE
    connect \A \A [27:26]
    connect \B \B [27:26]
    connect \GT \t [13]
    connect \LT \s [13]
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/magcompare32.v:41.17-41.55"
  cell \magcompare2b \magF
    connect \A \A [29:28]
    connect \B \B [29:28]
    connect \GT \t [14]
    connect \LT \s [14]
  end
end
attribute \hdlname "maindec"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:1.1-36.10"
module \maindec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:21.4-34.13"
  wire width 17 $0\controls[16:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:9.16-9.21"
  wire width 3 output 11 \aluop
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:3.24-3.30"
  wire output 5 \alusrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:10.16-10.27"
  wire output 12 \auipc_cntrl
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:3.16-3.22"
  wire output 4 \branch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:15.22-15.30"
  wire width 17 \controls
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:12.37-12.39"
  wire input 16 \eq
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:12.29-12.31"
  wire input 14 \gt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:8.16-8.19"
  wire width 3 output 10 \imm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:12.33-12.35"
  wire input 15 \lt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:11.16-11.23"
  wire output 13 \memread
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:2.16-2.24"
  wire output 2 \memtoreg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:2.26-2.34"
  wire output 3 \memwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:1.30-1.32"
  wire width 7 input 1 \op
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:6.16-6.21"
  wire output 8 \pcadd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:7.16-7.21"
  wire output 9 \pcext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:4.16-4.24"
  wire output 6 \regwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:5.16-5.23"
  wire output 7 \storepc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:13.16-13.23"
  wire output 17 \suspend
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:21.4-34.13"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:21$4269
    assign $0\controls[16:0] \controls
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:22.6-34.13"
    switch \op
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'0110011
        assign $0\controls[16:0] 17'00000100000010000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'0000011
        assign $0\controls[16:0] 17'10000110010100000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'0100011
        assign $0\controls[16:0] 17'00000010100100001
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'1100011
        assign $0\controls[16:0] 17'00110011000000010
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'1101111
        assign $0\controls[16:0] 17'00110110001000011
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'0010011
        assign $0\controls[16:0] 17'00000110000000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'0110111
        assign $0\controls[16:0] 17'00000110000000100
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'1110011
        assign $0\controls[16:0] 17'00001000000000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'1100111
        assign $0\controls[16:0] 17'00000110001000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 7'0010111
        assign $0\controls[16:0] 17'01100110000000100
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/maindec.v:0.0-0.0"
      case 
        assign $0\controls[16:0] 17'00000000000000000
    end
    sync always
      update \controls $0\controls[16:0]
  end
  connect { \memread \auipc_cntrl \pcadd \pcext \suspend \regwrite \alusrc \branch \memwrite \memtoreg \storepc \aluop \imm } \controls
end
attribute \hdlname "regfile"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:1.1-20.10"
module \regfile
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  wire width 5 $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4294
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  wire width 32 $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4295
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  wire width 32 $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4296
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  wire width 5 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4299
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  wire width 32 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4300
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  wire width 32 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4301
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.10-15.23"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4298_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17.30-17.32"
  wire width 32 $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4303_DATA
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18.30-18.32"
  wire width 32 $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4306_DATA
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:0.0-0.0"
  wire width 5 $memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:0.0-0.0"
  wire width 32 $memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:0.0-0.0"
  wire width 32 $memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.17-15.23"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4297_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17.18-17.26"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4302_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18.18-18.26"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4305_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17.17-17.41"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4304_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18.17-18.41"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4307_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:1.31-1.34"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:3.17-3.20"
  wire width 5 input 3 \ra1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:3.22-3.25"
  wire width 5 input 4 \ra2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:5.17-5.20"
  wire width 32 output 7 \rd1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:5.22-5.25"
  wire width 32 output 8 \rd2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:3.27-3.30"
  wire width 5 input 5 \wa3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:4.17-4.20"
  wire width 32 input 6 \wd3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:2.17-2.20"
  wire input 2 \we3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:7.23-7.25"
  memory width 32 size 32 \rf
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.10-15.23"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \we3
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4297_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4298_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17.30-17.32"
  cell $memrd $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4303
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\rf"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \ra1
    connect \CLK 1'x
    connect \DATA $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4303_DATA
    connect \EN 1'x
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18.30-18.32"
  cell $memrd $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4306
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\rf"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \ra2
    connect \CLK 1'x
    connect \DATA $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4306_DATA
    connect \EN 1'x
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.17-15.23"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wa3
    connect \B 0
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4297_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17.18-17.26"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \ra1
    connect \B 0
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4302_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18.18-18.26"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \ra2
    connect \B 0
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4305_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17.17-17.41"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4304
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4303_DATA
    connect \S $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4302_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4304_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18.17-18.41"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4307
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4306_DATA
    connect \S $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4305_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4307_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14.4-15.40"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:14$4293
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4294 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4299
    assign $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4295 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4300
    assign $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4296 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4301
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.6-15.40"
    switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4298_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.10-15.23"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4299 \wa3
        assign $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4300 \wd3
        assign $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4301 32'11111111111111111111111111111111
      case 
        assign $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4299 5'x
        assign $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4300 32'x
        assign $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4301 0
    end
    sync posedge \clk
      update $memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4294
      update $memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4295
      update $memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN $0$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4296
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15.25-15.39"
      memwr \rf $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_ADDR[4:0]$4299 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_DATA[31:0]$4300 $1$memwr$\rf$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:15$4292_EN[31:0]$4301 0'x
  end
  connect \rd1 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:17$4304_Y
  connect \rd2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/regfile.v:18$4307_Y
end
attribute \hdlname "riscv"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:1.1-70.10"
module \riscv
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:11.22-11.29"
  wire \alu2src
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:12.21-12.31"
  wire width 4 \alucontrol
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:5.29-5.35"
  wire width 32 output 6 \aluout
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:11.14-11.20"
  wire \alusrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:10.32-10.38"
  attribute \unused_bits "0"
  wire \branch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:1.29-1.32"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:14.23-14.25"
  wire \eq
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:14.19-14.21"
  wire \gt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:13.21-13.24"
  wire width 3 \imm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:3.29-3.34"
  wire width 32 input 4 \instr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:23.20-23.22"
  wire \lb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:23.29-23.32"
  wire \lbu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:23.16-23.18"
  wire \lh
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:23.24-23.27"
  wire \lhu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:14.15-14.17"
  wire \lt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:7.20-7.27"
  wire output 9 \memread
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:10.15-10.23"
  wire \memtoreg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:4.27-4.35"
  wire output 5 \memwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:2.29-2.31"
  wire width 32 output 3 \pc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:21.16-21.21"
  wire \pcadd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:22.16-22.21"
  wire \pcext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:10.25-10.30"
  wire \pcsrc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:6.29-6.37"
  wire width 32 input 8 \readdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:11.31-11.39"
  wire \regwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:1.34-1.39"
  wire input 2 \reset
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:15.21-15.27"
  wire width 2 \shtype
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:11.41-11.52"
  wire \sltunsigned
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:20.16-20.23"
  wire \storepc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:8.20-8.27"
  wire output 10 \suspend
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:10.40-10.46"
  wire \unsign
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:5.37-5.46"
  wire width 32 output 7 \writedata
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:29.15-46.43"
  cell \controller \c
    connect \alu2src \alu2src
    connect \alucontrol \alucontrol
    connect \alusrc \alusrc
    connect \branch \branch
    connect \eq \eq
    connect \funct3 \instr [14:12]
    connect \funct7 \instr [31:25]
    connect \gt \gt
    connect \imm \imm
    connect \lb \lb
    connect \lbu \lbu
    connect \lh \lh
    connect \lhu \lhu
    connect \lt \lt
    connect \memread \memread
    connect \memtoreg \memtoreg
    connect \memwrite \memwrite
    connect \op \instr [6:0]
    connect \pcadd \pcadd
    connect \pcext \pcext
    connect \pcsrc \pcsrc
    connect \regwrite \regwrite
    connect \shtype \shtype
    connect \sltunsigned \sltunsigned
    connect \storepc \storepc
    connect \suspend \suspend
    connect \unsign \unsign
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/riscv.v:47.13-68.23"
  cell \datapath \dp
    connect \ISR 0
    connect \ISRsel 1'0
    connect \alu2src \alu2src
    connect \alucontrol \alucontrol
    connect \aluout \aluout
    connect \alusrc \alusrc
    connect \clk \clk
    connect \eq \eq
    connect \gt \gt
    connect \imm \imm
    connect \instr \instr
    connect \lb \lb
    connect \lbu \lbu
    connect \lh \lh
    connect \lhu \lhu
    connect \lt \lt
    connect \memtoreg \memtoreg
    connect \memwrite \memwrite
    connect \pc \pc
    connect \pcadd \pcadd
    connect \pcext \pcext
    connect \pcsrc \pcsrc
    connect \readdata \readdata
    connect \regwrite \regwrite
    connect \reset \reset
    connect \shtype \shtype
    connect \sltunsigned \sltunsigned
    connect \storepc \storepc
    connect \suspend \suspend
    connect \unsign \unsign
    connect \writedata4 \writedata
  end
end
attribute \hdlname "riscv_top"
attribute \top 1
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:2.1-43.10"
module \riscv_top
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34.28-34.35"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34$4188_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:37.23-37.30"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:37$4189_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:4.22-4.25"
  wire input 1 \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:10.22-10.29"
  wire width 32 output 7 \dataadr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:6.22-6.27"
  wire width 32 input 3 \instr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:17.15-17.24"
  wire width 32 \instr_int
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:18.15-18.24"
  wire width 32 \instr_out
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:19.15-19.22"
  attribute \unused_bits "0"
  wire \memread
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:11.22-11.30"
  wire output 8 \memwrite
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:14.22-14.24"
  wire width 32 output 11 \pc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:16.15-16.23"
  wire width 32 \readdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:13.22-13.27"
  wire output 10 \ready
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:5.22-5.27"
  wire input 2 \reset
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:12.22-12.29"
  wire output 9 \suspend
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:7.22-7.27"
  wire input 4 \valid
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:8.22-8.31"
  wire input 5 \valid_reg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:9.22-9.31"
  wire width 32 output 6 \writedata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34.28-34.35"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34$4188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc [31]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34$4188_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:37.23-37.30"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:37$4189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc [31]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:37$4189_Y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34.7-34.76"
  cell \ROM \boot
    connect \address \pc [30:0]
    connect \clk \clk
    connect \en $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:34$4188_Y
    connect \instr \instr_int
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:39.8-42.33"
  cell \dmem \dmem
    connect \clk \clk
    connect \mem_addr \dataadr
    connect \mem_data \writedata
    connect \mem_out \readdata
    connect \r_w \memwrite
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:35.14-38.34"
  cell $paramod\mux2\WIDTH=s32'00000000000000000000000000100000 \pcmux
    connect \d0 \instr
    connect \d1 \instr_int
    connect \s $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:37$4189_Y
    connect \y \instr_out
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/top.v:26.9-33.34"
  cell \riscv \riscv
    connect \aluout \dataadr
    connect \clk \clk
    connect \instr \instr_out
    connect \memread \memread
    connect \memwrite \memwrite
    connect \pc \pc
    connect \readdata \readdata
    connect \reset \reset
    connect \suspend \suspend
    connect \writedata \writedata
  end
  connect \ready \valid
end
attribute \hdlname "shifter"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:1.1-26.10"
module \shifter
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:6.4-24.13"
  wire width 32 $0\y[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:6.4-24.13"
  wire width 32 $1\y[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:10.10-10.20"
  wire width 32 signed $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:10$4273_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:14.10-14.20"
  wire width 32 signed $shr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:14$4274_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:18.10-18.21"
  wire width 32 signed $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:18$4275_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:1.43-1.44"
  wire width 32 input 1 signed \a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:2.22-2.27"
  wire width 5 input 2 \shamt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:3.22-3.28"
  wire width 2 input 3 \shtype
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:4.21-4.22"
  wire width 32 output 4 \y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:10.10-10.20"
  cell $shl $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:10$4273
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \shamt
    connect \Y $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:10$4273_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:14.10-14.20"
  cell $shr $shr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:14$4274
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \shamt
    connect \Y $shr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:14$4274_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:18.10-18.21"
  cell $sshr $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:18$4275
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \shamt
    connect \Y $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:18$4275_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:6.4-24.13"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:6$4272
    assign { } { }
    assign $0\y[31:0] $1\y[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:7.6-24.13"
    switch \shtype
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\y[31:0] $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:10$4273_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\y[31:0] $shr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:14$4274_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\y[31:0] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:18$4275_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/shifter.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\y[31:0] \a
    end
    sync always
      update \y $0\y[31:0]
  end
end
attribute \hdlname "signext"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/signext.v:1.1-18.10"
module \signext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/signext.v:1.31-1.32"
  wire width 32 input 1 \a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/signext.v:2.17-2.20"
  wire width 3 input 2 \sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/signext.v:3.17-3.18"
  wire width 32 output 3 \y
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/riscv32i/signext.v:10.15-16.25"
  cell $paramod\mux5\WIDTH=s32'00000000000000000000000000100000 \m1
    connect \d0 { \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31:20] }
    connect \d1 { \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31:25] \a [11:7] }
    connect \d2 { \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [7] \a [30:25] \a [11:8] }
    connect \d3 { \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [31] \a [19:12] \a [20] \a [30:21] }
    connect \d4 { \a [31:12] 12'000000000000 }
    connect \s \sel
    connect \y \y
  end
end
