#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 26 20:09:06 2021
# Process ID: 1772192
# Current directory: /home/stud/nt92homu/Documents/Accelerators-for-systems-on-chip-SoC-
# Command line: vivado
# Log file: /home/stud/nt92homu/Documents/Accelerators-for-systems-on-chip-SoC-/vivado.log
# Journal file: /home/stud/nt92homu/Documents/Accelerators-for-systems-on-chip-SoC-/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/Desktop/Task5/build/ip/AXIConverter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/cad/xilinx/vitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7316.715 ; gain = 32.254 ; free physical = 8099 ; free virtual = 37936
update_compile_order -fileset sources_1
open_bd_design {/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- esa.informatik.tu-darmstadt.de:user:AXIConverter:1.0 - AXIConverter_0
Successfully read diagram <design_1> from BD file </home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7486.797 ; gain = 0.000 ; free physical = 7742 ; free virtual = 37606
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/stud/nt92homu/Desktop/Task5/build/ip/AXIConverter/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stud/nt92homu/Desktop/Task5/build/ip/AXIConverter'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 0 [get_bd_cells /AXIConverter_0]
upgrade_ip -vlnv esa.informatik.tu-darmstadt.de:user:AXIConverter:1.0 [get_ips  design_1_AXIConverter_0_0] -log ip_upgrade.log
Upgrading '/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXIConverter_0_0 from AXIConverter 1.0 to AXIConverter 1.0
Wrote  : </home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/stud/nt92homu/Desktop/Task5_3/Task5_3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXIConverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : </home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXIConverter_0 .
Exporting to file /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0_1/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0_1/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0_1/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 7486.797 ; gain = 0.000 ; free physical = 10377 ; free virtual = 40187
catch { config_ip_cache -export [get_ips -all design_1_AXIConverter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 410200c931692b83; cache size = 394.669 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 82181ed62a092f39; cache size = 394.669 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 6a505f181c6e6054; cache size = 394.669 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 82181ed62a092f39; cache size = 394.669 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6a505f181c6e6054; cache size = 394.669 MB.
export_ip_user_files -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_AXIConverter_0_0_synth_1 -jobs 4
[Fri Mar 26 20:18:09 2021] Launched design_1_AXIConverter_0_0_synth_1...
Run output will be captured here: /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.runs/design_1_AXIConverter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files/sim_scripts -ip_user_files_dir /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files -ipstatic_source_dir /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/modelsim} {questa=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/questa} {ies=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/ies} {xcelium=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/xcelium} {vcs=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/vcs} {riviera=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 26 20:23:36 2021] Launched synth_1...
Run output will be captured here: /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.runs/synth_1/runme.log
[Fri Mar 26 20:23:36 2021] Launched impl_1...
Run output will be captured here: /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.runs/impl_1/runme.log
