/****************************************************************************************************//**
 * Copyright (c) 2017 - 2025 SiliconWorks LIMITED
 *
 * file : _swl92407_parampreset.h
 * created on : 5. 1. 2020
 * Author : bjlee
 *
 * All rights RESERVED.
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 *   - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - Neither the name of SiW nor the names of its contributors may be used
 *   to endorse or promote products derived from this software without
 *   specific prior written permission.
 * *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *******************************************************************************************************/

#ifndef __SWL92407_PARAMPRESET_H_
#define __SWL92407_PARAMPRESET_H_


#if (USED_ROIC_DEF == ROIC_SWL92407)

#define SRIC_MSPEN_Conf_Set																				\
	.RegVal	=																							\
	{																									\
		.R0_CFGR_PRODUCT_ID		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PRODUCT_ID,			/*0x0300, [0]*/ 	\
		.R1_CFGR_PRODUCT_ID		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PRODUCT_ID,			/*0x0400, [0]*/ 	\
		.R0_CFGR_SNSR_STR		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SNSR_STR,			/*0x0302, [1]*/ 	\
		.R1_CFGR_SNSR_STR		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SNSR_STR,			/*0x0402, [1]*/ 	\
		.R0_CFGR_MD_GENERAL		=	PARAMSET_SRIC_R0_MSPEN_CFGR_MD_GENERAL,			/*0x0304, [2]*/ 	\
		.R1_CFGR_MD_GENERAL		=	PARAMSET_SRIC_R1_MSPEN_CFGR_MD_GENERAL,			/*0x0404, [2]*/ 	\
		.R0_CFGR_AIP_ADC		=	PARAMSET_SRIC_R0_MSPEN_CFGR_AIP_ADC,			/*0x0306, [3]*/ 	\
		.R1_CFGR_AIP_ADC		=	PARAMSET_SRIC_R1_MSPEN_CFGR_AIP_ADC,			/*0x0406, [3]*/ 	\
		.R0_CFGR_SSU_CTRL		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CTRL,			/*0x0308, [4]*/ 	\
		.R1_CFGR_SSU_CTRL		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CTRL,			/*0x0408, [4]*/ 	\
		.R0_CFGR_TSYNC_NUM0		=	PARAMSET_SRIC_R0_MSPEN_CFGR_TSYNC_NUM0,			/*0x030A, [5]*/ 	\
		.R1_CFGR_TSYNC_NUM0		=	PARAMSET_SRIC_R1_MSPEN_CFGR_TSYNC_NUM0,			/*0x040A, [5]*/ 	\
		.R0_CFGR_TSYNC_NUM1		=	PARAMSET_SRIC_R0_MSPEN_CFGR_TSYNC_NUM1,			/*0x030C, [6]*/ 	\
		.R1_CFGR_TSYNC_NUM1		=	PARAMSET_SRIC_R1_MSPEN_CFGR_TSYNC_NUM1,			/*0x040C, [6]*/ 	\
		.R0_CFGR_TSYNC_DMMY		=	PARAMSET_SRIC_R0_MSPEN_CFGR_TSYNC_DMMY,			/*0x030E, [7]*/ 	\
		.R1_CFGR_TSYNC_DMMY		=	PARAMSET_SRIC_R1_MSPEN_CFGR_TSYNC_DMMY,			/*0x040E, [7]*/ 	\
		.R0_CFGR_PWM_NUM0		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM0,			/*0x0310, [8]*/ 	\
		.R1_CFGR_PWM_NUM0		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM0,			/*0x0410, [8]*/ 	\
		.R0_CFGR_PWM_NUM1		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM1,			/*0x0312, [9]*/ 	\
		.R1_CFGR_PWM_NUM1		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM1,			/*0x0412, [9]*/ 	\
		.R0_CFGR_CMUX_NORM		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NORM,			/*0x0314, [10]*/	\
		.R1_CFGR_CMUX_NORM		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NORM,			/*0x0414, [10]*/	\
		.R0_CFGR_CHIP0_LEN		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CHIP0_LEN,			/*0x0316, [11]*/	\
		.R1_CFGR_CHIP0_LEN		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CHIP0_LEN,			/*0x0416, [11]*/	\
		.R0_CFGR_COL_NUM		=	PARAMSET_SRIC_R0_MSPEN_CFGR_COL_NUM,			/*0x0318, [12]*/	\
		.R1_CFGR_COL_NUM		=	PARAMSET_SRIC_R1_MSPEN_CFGR_COL_NUM,			/*0x0418, [12]*/	\
		.R0_CFGR_SHA_STR		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SHA_STR,			/*0x033A, [13]*/	\
		.R1_CFGR_SHA_STR		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SHA_STR,			/*0x043A, [13]*/	\
		.R0_CFGR_DIG_GAIN2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_DIG_GAIN2,			/*0x033C, [14]*/	\
		.R1_CFGR_DIG_GAIN2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_DIG_GAIN2,			/*0x043C, [14]*/	\
		.R0_CFGR_RSTP_WIDTH		=	PARAMSET_SRIC_R0_MSPEN_CFGR_RSTP_WIDTH,			/*0x033E, [15]*/	\
		.R1_CFGR_RSTP_WIDTH		=	PARAMSET_SRIC_R1_MSPEN_CFGR_RSTP_WIDTH,			/*0x043E, [15]*/	\
		.R0_CFGR_VCR_STR		=	PARAMSET_SRIC_R0_MSPEN_CFGR_VCR_STR,			/*0x0340, [16]*/	\
		.R1_CFGR_VCR_STR		=	PARAMSET_SRIC_R1_MSPEN_CFGR_VCR_STR,			/*0x0440, [16]*/	\
		.R0_CFGR_VCR2_MD		=	PARAMSET_SRIC_R0_MSPEN_CFGR_VCR2_MD,			/*0x0342, [17]*/	\
		.R1_CFGR_VCR2_MD		=	PARAMSET_SRIC_R1_MSPEN_CFGR_VCR2_MD,			/*0x0442, [17]*/	\
		.R0_CFGR_VCR2_PHTCR		=	PARAMSET_SRIC_R0_MSPEN_CFGR_VCR2_PHTCR,			/*0x0344, [18]*/	\
		.R1_CFGR_VCR2_PHTCR		=	PARAMSET_SRIC_R1_MSPEN_CFGR_VCR2_PHTCR,			/*0x0444, [18]*/	\
		.R0_CFGR_PHTH0_WIDTH	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PHTH0_WIDTH,		/*0x0346, [19]*/	\
		.R1_CFGR_PHTH0_WIDTH	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PHTH0_WIDTH,		/*0x0446, [19]*/	\
		.R0_CFGR_PHTH1_WIDTH	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PHTH1_WIDTH,		/*0x0348, [20]*/	\
		.R1_CFGR_PHTH1_WIDTH	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PHTH1_WIDTH,		/*0x0448, [20]*/	\
		.R0_CFGR_TEST_OPT		=	PARAMSET_SRIC_R0_MSPEN_CFGR_TEST_OPT,			/*0x034A, [21]*/	\
		.R1_CFGR_TEST_OPT		=	PARAMSET_SRIC_R1_MSPEN_CFGR_TEST_OPT,			/*0x044A, [21]*/	\
		.R0_CFGR_SSU_ON			=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_ON,				/*0x034C, [22]*/	\
		.R1_CFGR_SSU_ON			=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_ON,				/*0x044C, [22]*/	\
		.R0_CFGR_CMUX_NUM		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NUM,			/*0x034E, [23]*/	\
		.R1_CFGR_CMUX_NUM		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NUM,			/*0x044E, [23]*/	\
		.R0_CFGR_SSU_CR_I00		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_I00,			/*0x0350, [24]*/	\
		.R1_CFGR_SSU_CR_I00		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_I00,			/*0x0450, [24]*/	\
		.R0_CFGR_SSU_CR_I04		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_I04,			/*0x0352, [25]*/	\
		.R1_CFGR_SSU_CR_I04		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_I04,			/*0x0452, [25]*/	\
		.R0_CFGR_SSU_CR_I08		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_I08,			/*0x0354, [26]*/	\
		.R1_CFGR_SSU_CR_I08		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_I08,			/*0x0454, [26]*/	\
		.R0_CFGR_SSU_CR_I12		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_I12,			/*0x0356, [27]*/	\
		.R1_CFGR_SSU_CR_I12		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_I12,			/*0x0456, [27]*/	\
		.R0_CFGR_SSU_CR_I14		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_I14,			/*0x0358, [28]*/	\
		.R1_CFGR_SSU_CR_I14		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_I14,			/*0x0458, [28]*/	\
		.R0_CFGR_SSU_CR_E00		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_E00,			/*0x035A, [29]*/	\
		.R1_CFGR_SSU_CR_E00		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_E00,			/*0x045A, [29]*/	\
		.R0_CFGR_SSU_CR_E04		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_E04,			/*0x035C, [30]*/	\
		.R1_CFGR_SSU_CR_E04		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_E04,			/*0x045C, [30]*/	\
		.R0_CFGR_SSU_CR_E08		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_E08,			/*0x035E, [31]*/	\
		.R1_CFGR_SSU_CR_E08		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_E08,			/*0x045E, [31]*/	\
		.R0_CFGR_SSU_CR_E12		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_E12,			/*0x0360, [32]*/	\
		.R1_CFGR_SSU_CR_E12		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_E12,			/*0x0460, [32]*/	\
		.R0_CFGR_SSU_CR_E14		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_E14,			/*0x0362, [33]*/	\
		.R1_CFGR_SSU_CR_E14		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_E14,			/*0x0462, [33]*/	\
		.R0_CFGR_SSU_CR_PEN_I00	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_I00,		/*0x0364, [34]*/	\
		.R1_CFGR_SSU_CR_PEN_I00	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_I00,		/*0x0464, [34]*/	\
		.R0_CFGR_SSU_CR_PEN_I04	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_I04,		/*0x0366, [35]*/	\
		.R1_CFGR_SSU_CR_PEN_I04	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_I04,		/*0x0466, [35]*/	\
		.R0_CFGR_SSU_CR_PEN_I08	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_I08,		/*0x0368, [36]*/	\
		.R1_CFGR_SSU_CR_PEN_I08	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_I08,		/*0x0468, [36]*/	\
		.R0_CFGR_SSU_CR_PEN_I12	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_I12,		/*0x036A, [37]*/	\
		.R1_CFGR_SSU_CR_PEN_I12	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_I12,		/*0x046A, [37]*/	\
		.R0_CFGR_SSU_CR_PEN_I14	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_I14,		/*0x036C, [38]*/	\
		.R1_CFGR_SSU_CR_PEN_I14	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_I14,		/*0x046C, [38]*/	\
		.R0_CFGR_SSU_CR_PEN_E00	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_E00,		/*0x036E, [39]*/	\
		.R1_CFGR_SSU_CR_PEN_E00	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_E00,		/*0x046E, [39]*/	\
		.R0_CFGR_SSU_CR_PEN_E04	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_E04,		/*0x0370, [40]*/	\
		.R1_CFGR_SSU_CR_PEN_E04	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_E04,		/*0x0470, [40]*/	\
		.R0_CFGR_SSU_CR_PEN_E08	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_E08,		/*0x0372, [41]*/	\
		.R1_CFGR_SSU_CR_PEN_E08	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_E08,		/*0x0472, [41]*/	\
		.R0_CFGR_SSU_CR_PEN_E12	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_E12,		/*0x0374, [42]*/	\
		.R1_CFGR_SSU_CR_PEN_E12	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_E12,		/*0x0474, [42]*/	\
		.R0_CFGR_SSU_CR_PEN_E14	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_PEN_E14,		/*0x0376, [43]*/	\
		.R1_CFGR_SSU_CR_PEN_E14	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_PEN_E14,		/*0x0476, [43]*/	\
		.R0_CFGR_SSU_INT_GC		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_INT_GC,			/*0x037A, [44]*/	\
		.R1_CFGR_SSU_INT_GC		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_INT_GC,			/*0x047A, [44]*/	\
		.R0_CFGR_EDGE_CR_SEL	=	PARAMSET_SRIC_R0_MSPEN_CFGR_EDGE_CR_SEL,		/*0x037C, [45]*/	\
		.R1_CFGR_EDGE_CR_SEL	=	PARAMSET_SRIC_R1_MSPEN_CFGR_EDGE_CR_SEL,		/*0x047C, [45]*/	\
		.R0_CFGR_SSU_PRE_GC		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_PRE_GC,			/*0x037E, [46]*/	\
		.R1_CFGR_SSU_PRE_GC		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_PRE_GC,			/*0x047E, [46]*/	\
		.R0_CFGR_CMUX_REMAP0	=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_REMAP0,		/*0x0380, [47]*/	\
		.R1_CFGR_CMUX_REMAP0	=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_REMAP0,		/*0x0480, [47]*/	\
		.R0_CFGR_CMUX_REMAP1	=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_REMAP1,		/*0x0382, [48]*/	\
		.R1_CFGR_CMUX_REMAP1	=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_REMAP1,		/*0x0482, [48]*/	\
		.R0_CFGR_CMUX_REMAP2	=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_REMAP2,		/*0x0384, [49]*/	\
		.R1_CFGR_CMUX_REMAP2	=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_REMAP2,		/*0x0484, [49]*/	\
		.R0_CFGR_TSYNC_NUM_PEN	=	PARAMSET_SRIC_R0_MSPEN_CFGR_TSYNC_NUM_PEN,		/*0x0386, [50]*/	\
		.R1_CFGR_TSYNC_NUM_PEN	=	PARAMSET_SRIC_R1_MSPEN_CFGR_TSYNC_NUM_PEN,		/*0x0486, [50]*/	\
		.R0_CFGR_TSYNC_DMMY_PEN	=	PARAMSET_SRIC_R0_MSPEN_CFGR_TSYNC_DMMY_PEN,		/*0x0388, [51]*/	\
		.R1_CFGR_TSYNC_DMMY_PEN	=	PARAMSET_SRIC_R1_MSPEN_CFGR_TSYNC_DMMY_PEN,		/*0x0488, [51]*/	\
		.R0_CFGR_CMUX_NUM_PEN	=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NUM_PEN,		/*0x038A, [52]*/	\
		.R1_CFGR_CMUX_NUM_PEN	=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NUM_PEN,		/*0x048A, [52]*/	\
		.R0_CFGR_PEN_CTRL		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PEN_CTRL,			/*0x038C, [53]*/	\
		.R1_CFGR_PEN_CTRL		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PEN_CTRL,			/*0x048C, [53]*/	\
		.R0_CFGR_HALF_COPY		=	PARAMSET_SRIC_R0_MSPEN_CFGR_HALF_COPY,			/*0x038E, [54]*/	\
		.R1_CFGR_HALF_COPY		=	PARAMSET_SRIC_R1_MSPEN_CFGR_HALF_COPY,			/*0x048E, [54]*/	\
		.R0_CFGR_PEN0_TSYNC0	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PEN0_TSYNC0,		/*0x0390, [55]*/	\
		.R1_CFGR_PEN0_TSYNC0	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PEN0_TSYNC0,		/*0x0490, [55]*/	\
		.R0_CFGR_PEN0_TSYNC1	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PEN0_TSYNC1,		/*0x0392, [56]*/	\
		.R1_CFGR_PEN0_TSYNC1	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PEN0_TSYNC1,		/*0x0492, [56]*/	\
		.R0_CFGR_PEN0_TSYNC2	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PEN0_TSYNC2,		/*0x0394, [57]*/	\
		.R1_CFGR_PEN0_TSYNC2	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PEN0_TSYNC2,		/*0x0494, [57]*/	\
		.R0_CFGR_PEN_CTRL2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PEN_CTRL2,			/*0x0396, [58]*/	\
		.R1_CFGR_PEN_CTRL2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PEN_CTRL2,			/*0x0496, [58]*/	\
		.R0_CFGR_SSU_CR_MN1_IE	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_MN1_IE,		/*0x0398, [59]*/	\
		.R1_CFGR_SSU_CR_MN1_IE	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_MN1_IE,		/*0x0498, [59]*/	\
		.R0_CFGR_SSU_CR_MN2_IE	=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_CR_MN2_IE,		/*0x039A, [60]*/	\
		.R1_CFGR_SSU_CR_MN2_IE	=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_CR_MN2_IE,		/*0x049A, [60]*/	\
		.R0_CFGR_PWM_NUM2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM2,			/*0x03A0, [61]*/	\
		.R1_CFGR_PWM_NUM2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM2,			/*0x04A0, [61]*/	\
		.R0_CFGR_PWM_NUM3		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM3,			/*0x03A2, [62]*/	\
		.R1_CFGR_PWM_NUM3		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM3,			/*0x04A2, [62]*/	\
		.R0_CFGR_PWM_NUM4		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM4,			/*0x03A4, [63]*/	\
		.R1_CFGR_PWM_NUM4		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM4,			/*0x04A4, [63]*/	\
		.R0_CFGR_PWM_NUM5		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM5,			/*0x03A6, [64]*/	\
		.R1_CFGR_PWM_NUM5		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM5,			/*0x04A6, [64]*/	\
		.R0_CFGR_PWM_NUM_NI		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM_NI,			/*0x03A8, [65]*/	\
		.R1_CFGR_PWM_NUM_NI		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM_NI,			/*0x04A8, [65]*/	\
		.R0_CFGR_CMUX_NI1		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NI1,			/*0x03AA, [66]*/	\
		.R1_CFGR_CMUX_NI1		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NI1,			/*0x04AA, [66]*/	\
		.R0_CFGR_CMUX_NI2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NI2,			/*0x03AC, [67]*/	\
		.R1_CFGR_CMUX_NI2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NI2,			/*0x04AC, [67]*/	\
		.R0_CFGR_CMUX_NI3		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NI3,			/*0x03AE, [68]*/	\
		.R1_CFGR_CMUX_NI3		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NI3,			/*0x04AE, [68]*/	\
		.R0_CFGR_CMUX_NI4		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_NI4,			/*0x03B0, [69]*/	\
		.R1_CFGR_CMUX_NI4		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_NI4,			/*0x04B0, [69]*/	\
		.R0_CFGR_AFE_DUM		=	PARAMSET_SRIC_R0_MSPEN_CFGR_AFE_DUM,			/*0x03B2, [70]*/	\
		.R1_CFGR_AFE_DUM		=	PARAMSET_SRIC_R1_MSPEN_CFGR_AFE_DUM,			/*0x04B2, [70]*/	\
		.R0_CFGR_PSVB_PEN_TSYNC	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PSVB_PEN_TSYNC,		/*0x03B4, [71]*/	\
		.R1_CFGR_PSVB_PEN_TSYNC	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PSVB_PEN_TSYNC,		/*0x04B4, [71]*/	\
		.R0_CFGR_PSVB_FGR_TSYNC	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PSVB_FGR_TSYNC,		/*0x03B6, [72]*/	\
		.R1_CFGR_PSVB_FGR_TSYNC	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PSVB_FGR_TSYNC,		/*0x04B6, [72]*/	\
		.R0_CFGR_PEN_LHB_ABD	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PEN_LHB_ABD,		/*0x03B8, [73]*/	\
		.R1_CFGR_PEN_LHB_ABD	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PEN_LHB_ABD,		/*0x04B8, [73]*/	\
		.R0_CFGR_SSU_BCON1		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_BCON1,			/*0x03BA, [74]*/	\
		.R1_CFGR_SSU_BCON1		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_BCON1,			/*0x04BA, [74]*/	\
		.R0_CFGR_SSU_BCON2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_BCON2,			/*0x03BC, [75]*/	\
		.R1_CFGR_SSU_BCON2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_BCON2,			/*0x04BC, [75]*/	\
		.R0_CFGR_SSU_BCON3		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_BCON3,			/*0x03BE, [76]*/	\
		.R1_CFGR_SSU_BCON3		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_BCON3,			/*0x04BE, [76]*/	\
		.R0_CFGR_SPIS_CFG		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SPIS_CFG,			/*0x03C0, [77]*/	\
		.R1_CFGR_SPIS_CFG		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SPIS_CFG,			/*0x04C0, [77]*/	\
		.R0_CFGR_SSU_BCON4		=	PARAMSET_SRIC_R0_MSPEN_CFGR_SSU_BCON4,			/*0x03C2, [78]*/	\
		.R1_CFGR_SSU_BCON4		=	PARAMSET_SRIC_R1_MSPEN_CFGR_SSU_BCON4,			/*0x04C2, [78]*/	\
		.R0_CFGR_ACLK_DIV2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_ACLK_DIV2,			/*0x03C4, [79]*/	\
		.R1_CFGR_ACLK_DIV2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_ACLK_DIV2,			/*0x04C4, [79]*/	\
		.R0_CFGR_ADIV2_TOG_PAT	=	PARAMSET_SRIC_R0_MSPEN_CFGR_ADIV2_TOG_PAT,		/*0x03C6, [80]*/	\
		.R1_CFGR_ADIV2_TOG_PAT	=	PARAMSET_SRIC_R1_MSPEN_CFGR_ADIV2_TOG_PAT,		/*0x04C6, [80]*/	\
		.R0_CFGR_PSVB_AFE		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PSVB_AFE,			/*0x03C8, [81]*/	\
		.R1_CFGR_PSVB_AFE		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PSVB_AFE,			/*0x04C8, [81]*/	\
		.R0_CFGR_AIP_ENA		=	PARAMSET_SRIC_R0_MSPEN_CFGR_AIP_ENA,			/*0x03CA, [82]*/	\
		.R1_CFGR_AIP_ENA		=	PARAMSET_SRIC_R1_MSPEN_CFGR_AIP_ENA,			/*0x04CA, [82]*/	\
		.R0_CFGR_AIP_ENA2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_AIP_ENA2,			/*0x03CC, [83]*/	\
		.R1_CFGR_AIP_ENA2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_AIP_ENA2,			/*0x04CC, [83]*/	\
		.R0_CFGR_PSVB_EV_TSYNC	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PSVB_EV_TSYNC,		/*0x03CE, [84]*/	\
		.R1_CFGR_PSVB_EV_TSYNC	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PSVB_EV_TSYNC,		/*0x04CE, [84]*/	\
		.R0_CFGR_PSVB_OD_TSYNC	=	PARAMSET_SRIC_R0_MSPEN_CFGR_PSVB_OD_TSYNC,		/*0x03D0, [85]*/	\
		.R1_CFGR_PSVB_OD_TSYNC	=	PARAMSET_SRIC_R1_MSPEN_CFGR_PSVB_OD_TSYNC,		/*0x04D0, [85]*/	\
		.R0_CFGR_AIP_ENA3		=	PARAMSET_SRIC_R0_MSPEN_CFGR_AIP_ENA3,			/*0x03D2, [86]*/	\
		.R1_CFGR_AIP_ENA3		=	PARAMSET_SRIC_R1_MSPEN_CFGR_AIP_ENA3,			/*0x04D2, [86]*/	\
		.R0_CFGR_CMUX_MP1		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_MP1,			/*0x03EA, [87]*/	\
		.R1_CFGR_CMUX_MP1		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_MP1,			/*0x04EA, [87]*/	\
		.R0_CFGR_CMUX_MP2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_MP2,			/*0x03EC, [88]*/	\
		.R1_CFGR_CMUX_MP2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_MP2,			/*0x04EC, [88]*/	\
		.R0_CFGR_PWM_NUM6		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM6,			/*0x03EE, [89]*/	\
		.R1_CFGR_PWM_NUM6		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM6,			/*0x04EE, [89]*/	\
		.R0_CFGR_PWM_NUM7		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM7,			/*0x03F0, [90]*/	\
		.R1_CFGR_PWM_NUM7		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM7,			/*0x04F0, [90]*/	\
		.R0_CFGR_PWM_NUM8		=	PARAMSET_SRIC_R0_MSPEN_CFGR_PWM_NUM8,			/*0x03F2, [91]*/	\
		.R1_CFGR_PWM_NUM8		=	PARAMSET_SRIC_R1_MSPEN_CFGR_PWM_NUM8,			/*0x04F2, [91]*/	\
		.R0_CFGR_MD_DIFF_CMUX	=	PARAMSET_SRIC_R0_MSPEN_CFGR_MD_DIFF_CMUX,		/*0x03F4, [92]*/	\
		.R1_CFGR_MD_DIFF_CMUX	=	PARAMSET_SRIC_R1_MSPEN_CFGR_MD_DIFF_CMUX,		/*0x04F4, [92]*/	\
		.R0_CFGR_CMUX_MN1		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_MN1,			/*0x03F6, [93]*/	\
		.R1_CFGR_CMUX_MN1		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_MN1,			/*0x04F6, [93]*/	\
		.R0_CFGR_CMUX_MN2		=	PARAMSET_SRIC_R0_MSPEN_CFGR_CMUX_MN2,			/*0x03F8, [94]*/	\
		.R1_CFGR_CMUX_MN2		=	PARAMSET_SRIC_R1_MSPEN_CFGR_CMUX_MN2,			/*0x04F8, [94]*/	\
		.R0_CFGR_MD_IDLE		=	PARAMSET_SRIC_R0_MSPEN_CFGR_MD_IDLE,			/*0x03FE, [95]*/	\
		.R1_CFGR_MD_IDLE		=	PARAMSET_SRIC_R1_MSPEN_CFGR_MD_IDLE,			/*0x04FE, [95]*/	\
	},																									\

#define SRIC_WACOMPEN_Conf_Set																			\
	.RegVal	=																							\
	{																									\
		.R0_CFGR_PRODUCT_ID		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PRODUCT_ID,		/*0x0300, [0]*/ 	\
		.R1_CFGR_PRODUCT_ID		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PRODUCT_ID,		/*0x0400, [0]*/ 	\
		.R0_CFGR_SNSR_STR		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SNSR_STR,		/*0x0302, [1]*/ 	\
		.R1_CFGR_SNSR_STR		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SNSR_STR,		/*0x0402, [1]*/ 	\
		.R0_CFGR_MD_GENERAL		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_MD_GENERAL,		/*0x0304, [2]*/ 	\
		.R1_CFGR_MD_GENERAL		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_MD_GENERAL,		/*0x0404, [2]*/ 	\
		.R0_CFGR_AIP_ADC		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_AIP_ADC,			/*0x0306, [3]*/ 	\
		.R1_CFGR_AIP_ADC		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_AIP_ADC,			/*0x0406, [3]*/ 	\
		.R0_CFGR_SSU_CTRL		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CTRL,		/*0x0308, [4]*/ 	\
		.R1_CFGR_SSU_CTRL		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CTRL,		/*0x0408, [4]*/ 	\
		.R0_CFGR_TSYNC_NUM0		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_TSYNC_NUM0,		/*0x030A, [5]*/ 	\
		.R1_CFGR_TSYNC_NUM0		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_TSYNC_NUM0,		/*0x040A, [5]*/ 	\
		.R0_CFGR_TSYNC_NUM1		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_TSYNC_NUM1,		/*0x030C, [6]*/ 	\
		.R1_CFGR_TSYNC_NUM1		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_TSYNC_NUM1,		/*0x040C, [6]*/ 	\
		.R0_CFGR_TSYNC_DMMY		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_TSYNC_DMMY,		/*0x030E, [7]*/ 	\
		.R1_CFGR_TSYNC_DMMY		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_TSYNC_DMMY,		/*0x040E, [7]*/ 	\
		.R0_CFGR_PWM_NUM0		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM0,		/*0x0310, [8]*/ 	\
		.R1_CFGR_PWM_NUM0		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM0,		/*0x0410, [8]*/ 	\
		.R0_CFGR_PWM_NUM1		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM1,		/*0x0312, [9]*/ 	\
		.R1_CFGR_PWM_NUM1		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM1,		/*0x0412, [9]*/ 	\
		.R0_CFGR_CMUX_NORM		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NORM,		/*0x0314, [10]*/	\
		.R1_CFGR_CMUX_NORM		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NORM,		/*0x0414, [10]*/	\
		.R0_CFGR_CHIP0_LEN		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CHIP0_LEN,		/*0x0316, [11]*/	\
		.R1_CFGR_CHIP0_LEN		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CHIP0_LEN,		/*0x0416, [11]*/	\
		.R0_CFGR_COL_NUM		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_COL_NUM,			/*0x0318, [12]*/	\
		.R1_CFGR_COL_NUM		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_COL_NUM,			/*0x0418, [12]*/	\
		.R0_CFGR_SHA_STR		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SHA_STR,			/*0x033A, [13]*/	\
		.R1_CFGR_SHA_STR		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SHA_STR,			/*0x043A, [13]*/	\
		.R0_CFGR_DIG_GAIN2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_DIG_GAIN2,		/*0x033C, [14]*/	\
		.R1_CFGR_DIG_GAIN2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_DIG_GAIN2,		/*0x043C, [14]*/	\
		.R0_CFGR_RSTP_WIDTH		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_RSTP_WIDTH,		/*0x033E, [15]*/	\
		.R1_CFGR_RSTP_WIDTH		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_RSTP_WIDTH,		/*0x043E, [15]*/	\
		.R0_CFGR_VCR_STR		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_VCR_STR,			/*0x0340, [16]*/	\
		.R1_CFGR_VCR_STR		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_VCR_STR,			/*0x0440, [16]*/	\
		.R0_CFGR_VCR2_MD		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_VCR2_MD,			/*0x0342, [17]*/	\
		.R1_CFGR_VCR2_MD		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_VCR2_MD,			/*0x0442, [17]*/	\
		.R0_CFGR_VCR2_PHTCR		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_VCR2_PHTCR,		/*0x0344, [18]*/	\
		.R1_CFGR_VCR2_PHTCR		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_VCR2_PHTCR,		/*0x0444, [18]*/	\
		.R0_CFGR_PHTH0_WIDTH	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PHTH0_WIDTH,		/*0x0346, [19]*/	\
		.R1_CFGR_PHTH0_WIDTH	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PHTH0_WIDTH,		/*0x0446, [19]*/	\
		.R0_CFGR_PHTH1_WIDTH	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PHTH1_WIDTH,		/*0x0348, [20]*/	\
		.R1_CFGR_PHTH1_WIDTH	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PHTH1_WIDTH,		/*0x0448, [20]*/	\
		.R0_CFGR_TEST_OPT		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_TEST_OPT,		/*0x034A, [21]*/	\
		.R1_CFGR_TEST_OPT		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_TEST_OPT,		/*0x044A, [21]*/	\
		.R0_CFGR_SSU_ON			=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_ON,			/*0x034C, [22]*/	\
		.R1_CFGR_SSU_ON			=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_ON,			/*0x044C, [22]*/	\
		.R0_CFGR_CMUX_NUM		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NUM,		/*0x034E, [23]*/	\
		.R1_CFGR_CMUX_NUM		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NUM,		/*0x044E, [23]*/	\
		.R0_CFGR_SSU_CR_I00		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_I00,		/*0x0350, [24]*/	\
		.R1_CFGR_SSU_CR_I00		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_I00,		/*0x0450, [24]*/	\
		.R0_CFGR_SSU_CR_I04		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_I04,		/*0x0352, [25]*/	\
		.R1_CFGR_SSU_CR_I04		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_I04,		/*0x0452, [25]*/	\
		.R0_CFGR_SSU_CR_I08		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_I08,		/*0x0354, [26]*/	\
		.R1_CFGR_SSU_CR_I08		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_I08,		/*0x0454, [26]*/	\
		.R0_CFGR_SSU_CR_I12		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_I12,		/*0x0356, [27]*/	\
		.R1_CFGR_SSU_CR_I12		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_I12,		/*0x0456, [27]*/	\
		.R0_CFGR_SSU_CR_I14		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_I14,		/*0x0358, [28]*/	\
		.R1_CFGR_SSU_CR_I14		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_I14,		/*0x0458, [28]*/	\
		.R0_CFGR_SSU_CR_E00		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_E00,		/*0x035A, [29]*/	\
		.R1_CFGR_SSU_CR_E00		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_E00,		/*0x045A, [29]*/	\
		.R0_CFGR_SSU_CR_E04		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_E04,		/*0x035C, [30]*/	\
		.R1_CFGR_SSU_CR_E04		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_E04,		/*0x045C, [30]*/	\
		.R0_CFGR_SSU_CR_E08		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_E08,		/*0x035E, [31]*/	\
		.R1_CFGR_SSU_CR_E08		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_E08,		/*0x045E, [31]*/	\
		.R0_CFGR_SSU_CR_E12		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_E12,		/*0x0360, [32]*/	\
		.R1_CFGR_SSU_CR_E12		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_E12,		/*0x0460, [32]*/	\
		.R0_CFGR_SSU_CR_E14		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_E14,		/*0x0362, [33]*/	\
		.R1_CFGR_SSU_CR_E14		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_E14,		/*0x0462, [33]*/	\
		.R0_CFGR_SSU_CR_PEN_I00	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_I00,	/*0x0364, [34]*/	\
		.R1_CFGR_SSU_CR_PEN_I00	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_I00,	/*0x0464, [34]*/	\
		.R0_CFGR_SSU_CR_PEN_I04	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_I04,	/*0x0366, [35]*/	\
		.R1_CFGR_SSU_CR_PEN_I04	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_I04,	/*0x0466, [35]*/	\
		.R0_CFGR_SSU_CR_PEN_I08	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_I08,	/*0x0368, [36]*/	\
		.R1_CFGR_SSU_CR_PEN_I08	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_I08,	/*0x0468, [36]*/	\
		.R0_CFGR_SSU_CR_PEN_I12	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_I12,	/*0x036A, [37]*/	\
		.R1_CFGR_SSU_CR_PEN_I12	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_I12,	/*0x046A, [37]*/	\
		.R0_CFGR_SSU_CR_PEN_I14	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_I14,	/*0x036C, [38]*/	\
		.R1_CFGR_SSU_CR_PEN_I14	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_I14,	/*0x046C, [38]*/	\
		.R0_CFGR_SSU_CR_PEN_E00	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_E00,	/*0x036E, [39]*/	\
		.R1_CFGR_SSU_CR_PEN_E00	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_E00,	/*0x046E, [39]*/	\
		.R0_CFGR_SSU_CR_PEN_E04	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_E04,	/*0x0370, [40]*/	\
		.R1_CFGR_SSU_CR_PEN_E04	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_E04,	/*0x0470, [40]*/	\
		.R0_CFGR_SSU_CR_PEN_E08	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_E08,	/*0x0372, [41]*/	\
		.R1_CFGR_SSU_CR_PEN_E08	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_E08,	/*0x0472, [41]*/	\
		.R0_CFGR_SSU_CR_PEN_E12	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_E12,	/*0x0374, [42]*/	\
		.R1_CFGR_SSU_CR_PEN_E12	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_E12,	/*0x0474, [42]*/	\
		.R0_CFGR_SSU_CR_PEN_E14	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_PEN_E14,	/*0x0376, [43]*/	\
		.R1_CFGR_SSU_CR_PEN_E14	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_PEN_E14,	/*0x0476, [43]*/	\
		.R0_CFGR_SSU_INT_GC		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_INT_GC,		/*0x037A, [44]*/	\
		.R1_CFGR_SSU_INT_GC		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_INT_GC,		/*0x047A, [44]*/	\
		.R0_CFGR_EDGE_CR_SEL	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_EDGE_CR_SEL,		/*0x037C, [45]*/	\
		.R1_CFGR_EDGE_CR_SEL	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_EDGE_CR_SEL,		/*0x047C, [45]*/	\
		.R0_CFGR_SSU_PRE_GC		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_PRE_GC,		/*0x037E, [46]*/	\
		.R1_CFGR_SSU_PRE_GC		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_PRE_GC,		/*0x047E, [46]*/	\
		.R0_CFGR_CMUX_REMAP0	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_REMAP0,		/*0x0380, [47]*/	\
		.R1_CFGR_CMUX_REMAP0	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_REMAP0,		/*0x0480, [47]*/	\
		.R0_CFGR_CMUX_REMAP1	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_REMAP1,		/*0x0382, [48]*/	\
		.R1_CFGR_CMUX_REMAP1	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_REMAP1,		/*0x0482, [48]*/	\
		.R0_CFGR_CMUX_REMAP2	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_REMAP2,		/*0x0384, [49]*/	\
		.R1_CFGR_CMUX_REMAP2	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_REMAP2,		/*0x0484, [49]*/	\
		.R0_CFGR_TSYNC_NUM_PEN	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_TSYNC_NUM_PEN,	/*0x0386, [50]*/	\
		.R1_CFGR_TSYNC_NUM_PEN	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_TSYNC_NUM_PEN,	/*0x0486, [50]*/	\
		.R0_CFGR_TSYNC_DMMY_PEN	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_TSYNC_DMMY_PEN,	/*0x0388, [51]*/	\
		.R1_CFGR_TSYNC_DMMY_PEN	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_TSYNC_DMMY_PEN,	/*0x0488, [51]*/	\
		.R0_CFGR_CMUX_NUM_PEN	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NUM_PEN,	/*0x038A, [52]*/	\
		.R1_CFGR_CMUX_NUM_PEN	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NUM_PEN,	/*0x048A, [52]*/	\
		.R0_CFGR_PEN_CTRL		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PEN_CTRL,		/*0x038C, [53]*/	\
		.R1_CFGR_PEN_CTRL		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PEN_CTRL,		/*0x048C, [53]*/	\
		.R0_CFGR_HALF_COPY		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_HALF_COPY,		/*0x038E, [54]*/	\
		.R1_CFGR_HALF_COPY		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_HALF_COPY,		/*0x048E, [54]*/	\
		.R0_CFGR_PEN0_TSYNC0	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PEN0_TSYNC0,		/*0x0390, [55]*/	\
		.R1_CFGR_PEN0_TSYNC0	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PEN0_TSYNC0,		/*0x0490, [55]*/	\
		.R0_CFGR_PEN0_TSYNC1	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PEN0_TSYNC1,		/*0x0392, [56]*/	\
		.R1_CFGR_PEN0_TSYNC1	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PEN0_TSYNC1,		/*0x0492, [56]*/	\
		.R0_CFGR_PEN0_TSYNC2	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PEN0_TSYNC2,		/*0x0394, [57]*/	\
		.R1_CFGR_PEN0_TSYNC2	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PEN0_TSYNC2,		/*0x0494, [57]*/	\
		.R0_CFGR_PEN_CTRL2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PEN_CTRL2,		/*0x0396, [58]*/	\
		.R1_CFGR_PEN_CTRL2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PEN_CTRL2,		/*0x0496, [58]*/	\
		.R0_CFGR_SSU_CR_MN1_IE	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_MN1_IE,	/*0x0398, [59]*/	\
		.R1_CFGR_SSU_CR_MN1_IE	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_MN1_IE,	/*0x0498, [59]*/	\
		.R0_CFGR_SSU_CR_MN2_IE	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_CR_MN2_IE,	/*0x039A, [60]*/	\
		.R1_CFGR_SSU_CR_MN2_IE	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_CR_MN2_IE,	/*0x049A, [60]*/	\
		.R0_CFGR_PWM_NUM2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM2,		/*0x03A0, [61]*/	\
		.R1_CFGR_PWM_NUM2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM2,		/*0x04A0, [61]*/	\
		.R0_CFGR_PWM_NUM3		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM3,		/*0x03A2, [62]*/	\
		.R1_CFGR_PWM_NUM3		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM3,		/*0x04A2, [62]*/	\
		.R0_CFGR_PWM_NUM4		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM4,		/*0x03A4, [63]*/	\
		.R1_CFGR_PWM_NUM4		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM4,		/*0x04A4, [63]*/	\
		.R0_CFGR_PWM_NUM5		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM5,		/*0x03A6, [64]*/	\
		.R1_CFGR_PWM_NUM5		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM5,		/*0x04A6, [64]*/	\
		.R0_CFGR_PWM_NUM_NI		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM_NI,		/*0x03A8, [65]*/	\
		.R1_CFGR_PWM_NUM_NI		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM_NI,		/*0x04A8, [65]*/	\
		.R0_CFGR_CMUX_NI1		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NI1,		/*0x03AA, [66]*/	\
		.R1_CFGR_CMUX_NI1		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NI1,		/*0x04AA, [66]*/	\
		.R0_CFGR_CMUX_NI2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NI2,		/*0x03AC, [67]*/	\
		.R1_CFGR_CMUX_NI2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NI2,		/*0x04AC, [67]*/	\
		.R0_CFGR_CMUX_NI3		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NI3,		/*0x03AE, [68]*/	\
		.R1_CFGR_CMUX_NI3		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NI3,		/*0x04AE, [68]*/	\
		.R0_CFGR_CMUX_NI4		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_NI4,		/*0x03B0, [69]*/	\
		.R1_CFGR_CMUX_NI4		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_NI4,		/*0x04B0, [69]*/	\
		.R0_CFGR_AFE_DUM		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_AFE_DUM,			/*0x03B2, [70]*/	\
		.R1_CFGR_AFE_DUM		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_AFE_DUM,			/*0x04B2, [70]*/	\
		.R0_CFGR_PSVB_PEN_TSYNC	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PSVB_PEN_TSYNC,	/*0x03B4, [71]*/	\
		.R1_CFGR_PSVB_PEN_TSYNC	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PSVB_PEN_TSYNC,	/*0x04B4, [71]*/	\
		.R0_CFGR_PSVB_FGR_TSYNC	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PSVB_FGR_TSYNC,	/*0x03B6, [72]*/	\
		.R1_CFGR_PSVB_FGR_TSYNC	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PSVB_FGR_TSYNC,	/*0x04B6, [72]*/	\
		.R0_CFGR_PEN_LHB_ABD	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PEN_LHB_ABD,		/*0x03B8, [73]*/	\
		.R1_CFGR_PEN_LHB_ABD	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PEN_LHB_ABD,		/*0x04B8, [73]*/	\
		.R0_CFGR_SSU_BCON1		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_BCON1,		/*0x03BA, [74]*/	\
		.R1_CFGR_SSU_BCON1		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_BCON1,		/*0x04BA, [74]*/	\
		.R0_CFGR_SSU_BCON2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_BCON2,		/*0x03BC, [75]*/	\
		.R1_CFGR_SSU_BCON2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_BCON2,		/*0x04BC, [75]*/	\
		.R0_CFGR_SSU_BCON3		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_BCON3,		/*0x03BE, [76]*/	\
		.R1_CFGR_SSU_BCON3		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_BCON3,		/*0x04BE, [76]*/	\
		.R0_CFGR_SPIS_CFG		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SPIS_CFG,		/*0x03C0, [77]*/	\
		.R1_CFGR_SPIS_CFG		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SPIS_CFG,		/*0x04C0, [77]*/	\
		.R0_CFGR_SSU_BCON4		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_SSU_BCON4,		/*0x03C2, [78]*/	\
		.R1_CFGR_SSU_BCON4		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_SSU_BCON4,		/*0x04C2, [78]*/	\
		.R0_CFGR_ACLK_DIV2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_ACLK_DIV2,		/*0x03C4, [79]*/	\
		.R1_CFGR_ACLK_DIV2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_ACLK_DIV2,		/*0x04C4, [79]*/	\
		.R0_CFGR_ADIV2_TOG_PAT	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_ADIV2_TOG_PAT,	/*0x03C6, [80]*/	\
		.R1_CFGR_ADIV2_TOG_PAT	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_ADIV2_TOG_PAT,	/*0x04C6, [80]*/	\
		.R0_CFGR_PSVB_AFE		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PSVB_AFE,		/*0x03C8, [81]*/	\
		.R1_CFGR_PSVB_AFE		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PSVB_AFE,		/*0x04C8, [81]*/	\
		.R0_CFGR_AIP_ENA		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_AIP_ENA,			/*0x03CA, [82]*/	\
		.R1_CFGR_AIP_ENA		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_AIP_ENA,			/*0x04CA, [82]*/	\
		.R0_CFGR_AIP_ENA2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_AIP_ENA2,		/*0x03CC, [83]*/	\
		.R1_CFGR_AIP_ENA2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_AIP_ENA2,		/*0x04CC, [83]*/	\
		.R0_CFGR_PSVB_EV_TSYNC	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PSVB_EV_TSYNC,	/*0x03CE, [84]*/	\
		.R1_CFGR_PSVB_EV_TSYNC	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PSVB_EV_TSYNC,	/*0x04CE, [84]*/	\
		.R0_CFGR_PSVB_OD_TSYNC	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PSVB_OD_TSYNC,	/*0x03D0, [85]*/	\
		.R1_CFGR_PSVB_OD_TSYNC	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PSVB_OD_TSYNC,	/*0x04D0, [85]*/	\
		.R0_CFGR_AIP_ENA3		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_AIP_ENA3,		/*0x03D2, [86]*/	\
		.R1_CFGR_AIP_ENA3		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_AIP_ENA3,		/*0x04D2, [86]*/	\
		.R0_CFGR_CMUX_MP1		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_MP1,		/*0x03EA, [87]*/	\
		.R1_CFGR_CMUX_MP1		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_MP1,		/*0x04EA, [87]*/	\
		.R0_CFGR_CMUX_MP2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_MP2,		/*0x03EC, [88]*/	\
		.R1_CFGR_CMUX_MP2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_MP2,		/*0x04EC, [88]*/	\
		.R0_CFGR_PWM_NUM6		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM6,		/*0x03EE, [89]*/	\
		.R1_CFGR_PWM_NUM6		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM6,		/*0x04EE, [89]*/	\
		.R0_CFGR_PWM_NUM7		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM7,		/*0x03F0, [90]*/	\
		.R1_CFGR_PWM_NUM7		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM7,		/*0x04F0, [90]*/	\
		.R0_CFGR_PWM_NUM8		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_PWM_NUM8,		/*0x03F2, [91]*/	\
		.R1_CFGR_PWM_NUM8		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_PWM_NUM8,		/*0x04F2, [91]*/	\
		.R0_CFGR_MD_DIFF_CMUX	=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_MD_DIFF_CMUX,	/*0x03F4, [92]*/	\
		.R1_CFGR_MD_DIFF_CMUX	=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_MD_DIFF_CMUX,	/*0x04F4, [92]*/	\
		.R0_CFGR_CMUX_MN1		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_MN1,		/*0x03F6, [93]*/	\
		.R1_CFGR_CMUX_MN1		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_MN1,		/*0x04F6, [93]*/	\
		.R0_CFGR_CMUX_MN2		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_CMUX_MN2,		/*0x03F8, [94]*/	\
		.R1_CFGR_CMUX_MN2		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_CMUX_MN2,		/*0x04F8, [94]*/	\
		.R0_CFGR_MD_IDLE		=	PARAMSET_SRIC_R0_WACOMPEN_CFGR_MD_IDLE,			/*0x03FE, [95]*/	\
		.R1_CFGR_MD_IDLE		=	PARAMSET_SRIC_R1_WACOMPEN_CFGR_MD_IDLE,			/*0x04FE, [95]*/	\
	},																									\


#if ((USED_PEN_PROTOCOL == PEN_PROTOCOL_MS_PEN) || (USED_PEN_PROTOCOL == PEN_PROTOCOL_MSnWACOM_PEN))
#define SRIC_Conf_Set SRIC_MSPEN_Conf_Set
#elif ((USED_PEN_PROTOCOL == PEN_PROTOCOL_WACOM_PEN))
#define SRIC_Conf_Set SRIC_WACOMPEN_Conf_Set
#endif /* ((USED_PEN_PROTOCOL == PEN_PROTOCOL_MS_PEN) || (USED_PEN_PROTOCOL == PEN_PROTOCOL_MSnWACOM_PEN)) */

#endif /* (USED_ROIC_DEF == ROIC_SWL92407) */



#endif /* __SWL92406_PARAMPRESET_H_ */
