Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: MAX5556.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAX5556.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAX5556"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : MAX5556
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/MAX5556.vhd" in Library work.
Entity <MAX5556> compiled.
Entity <MAX5556> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MAX5556> in library <work> (architecture <Behavioral>) with generics.
	WAIT_BITS = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <MAX5556> in library <work> (Architecture <Behavioral>).
	WAIT_BITS = 1
INFO:Xst:1432 - Contents of array <data_buffer> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <data_buffer> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <SDATA> in unit <MAX5556> has a constant value of Z during circuit operation. The register is replaced by logic.
Entity <MAX5556> analyzed. Unit <MAX5556> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MAX5556>.
    Related source file is "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/MAX5556.vhd".
WARNING:Xst:646 - Signal <ck256fs_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bit_count_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <SDATA>.
    Found 1-bit register for signal <BUSY>.
    Found 1-bit 48-to-1 multiplexer for signal <$varindex0000> created at line 100.
    Found 32-bit register for signal <bit_count>.
    Found 32-bit adder for signal <bit_count$addsub0000> created at line 132.
    Found 32-bit comparator greatequal for signal <bit_count$cmp_ge0000> created at line 115.
    Found 32-bit comparator greater for signal <bit_count$cmp_gt0000> created at line 117.
    Found 32-bit comparator less for signal <bit_count$cmp_lt0000> created at line 129.
    Found 32-bit comparator lessequal for signal <BUSY$cmp_le0000> created at line 117.
    Found 32-bit register for signal <ck256fs_count>.
    Found 32-bit adder for signal <ck256fs_count$addsub0000> created at line 135.
    Found 32-bit 4-to-1 multiplexer for signal <ck256fs_count$mux0000>.
    Found 48-bit register for signal <data_buffer>.
    Found 1-bit register for signal <leftright<0>>.
    Found 32-bit comparator less for signal <leftright_0$cmp_lt0000> created at line 115.
    Found 1-bit register for signal <lrclk_buffer>.
    Found 1-bit register for signal <output_buffer>.
    Found 32-bit comparator greatequal for signal <output_buffer$cmp_ge0000> created at line 99.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred 117 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <MAX5556> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 5
 32-bit register                                       : 2
 48-bit register                                       : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 1-bit 48-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 117
 Flip-Flops                                            : 117
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 1-bit 48-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MAX5556> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAX5556, actual ratio is 3.
FlipFlop bit_count_0 has been replicated 1 time(s)
FlipFlop bit_count_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MAX5556.ngr
Top Level Output File Name         : MAX5556
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 406
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 32
#      LUT2                        : 34
#      LUT3                        : 32
#      LUT3_D                      : 2
#      LUT4                        : 107
#      LUT4_L                      : 3
#      MUXCY                       : 95
#      MUXF5                       : 18
#      MUXF6                       : 6
#      MUXF7                       : 3
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 119
#      FDC                         : 32
#      FDCE                        : 49
#      FDE                         : 4
#      FDPE                        : 34
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 51
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                      141  out of   4656     3%  
 Number of Slice Flip Flops:            119  out of   9312     1%  
 Number of 4 input LUTs:                217  out of   9312     2%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of     66    84%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CK256fs                            | IBUF+BUFG              | 119   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 115   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.887ns (Maximum Frequency: 91.856MHz)
   Minimum input arrival time before clock: 4.506ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: 6.088ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK256fs'
  Clock period: 10.887ns (frequency: 91.856MHz)
  Total number of paths / destination ports: 42260 / 158
-------------------------------------------------------------------------
Delay:               10.887ns (Levels of Logic = 37)
  Source:            bit_count_2 (FF)
  Destination:       ck256fs_count_31 (FF)
  Source Clock:      CK256fs rising
  Destination Clock: CK256fs rising

  Data Path: bit_count_2 to ck256fs_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            16   0.591   1.038  bit_count_2 (bit_count_2)
     LUT4:I3->O            1   0.704   0.000  bit_count_cmp_eq0000_wg_lut<5> (bit_count_cmp_eq0000_wg_lut<5>)
     MUXCY:S->O            1   0.864   0.455  bit_count_cmp_eq0000_wg_cy<5> (bit_count_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           68   0.704   1.278  bit_count_cmp_eq0000_wg_cy<7>1 (bit_count_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.000  Madd_ck256fs_count_addsub0000_lut<0> (Madd_ck256fs_count_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_ck256fs_count_addsub0000_cy<0> (Madd_ck256fs_count_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<1> (Madd_ck256fs_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<2> (Madd_ck256fs_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<3> (Madd_ck256fs_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<4> (Madd_ck256fs_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<5> (Madd_ck256fs_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<6> (Madd_ck256fs_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<7> (Madd_ck256fs_count_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<8> (Madd_ck256fs_count_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<9> (Madd_ck256fs_count_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<10> (Madd_ck256fs_count_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<11> (Madd_ck256fs_count_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<12> (Madd_ck256fs_count_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<13> (Madd_ck256fs_count_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<14> (Madd_ck256fs_count_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<15> (Madd_ck256fs_count_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<16> (Madd_ck256fs_count_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<17> (Madd_ck256fs_count_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<18> (Madd_ck256fs_count_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<19> (Madd_ck256fs_count_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<20> (Madd_ck256fs_count_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<21> (Madd_ck256fs_count_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<22> (Madd_ck256fs_count_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<23> (Madd_ck256fs_count_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<24> (Madd_ck256fs_count_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<25> (Madd_ck256fs_count_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<26> (Madd_ck256fs_count_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<27> (Madd_ck256fs_count_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<28> (Madd_ck256fs_count_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<29> (Madd_ck256fs_count_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_ck256fs_count_addsub0000_cy<30> (Madd_ck256fs_count_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Madd_ck256fs_count_addsub0000_xor<31> (ck256fs_count_addsub0000<31>)
     LUT2:I1->O            1   0.704   0.000  ck256fs_count_mux0002<0>1 (ck256fs_count_mux0002<0>)
     FDC:D                     0.308          ck256fs_count_31
    ----------------------------------------
    Total                     10.887ns (7.617ns logic, 3.270ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK256fs'
  Total number of paths / destination ports: 103 / 101
-------------------------------------------------------------------------
Offset:              4.506ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       data_buffer_0 (FF)
  Destination Clock: CK256fs rising

  Data Path: START to data_buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  START_IBUF (START_IBUF)
     LUT3:I0->O           48   0.704   1.267  data_buffer_not00011 (data_buffer_not0001)
     FDCE:CE                   0.555          data_buffer_0
    ----------------------------------------
    Total                      4.506ns (2.477ns logic, 2.029ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK256fs'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            lrclk_buffer (FF)
  Destination:       LRCLK (PAD)
  Source Clock:      CK256fs rising

  Data Path: lrclk_buffer to LRCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  lrclk_buffer (lrclk_buffer)
     OBUF:I->O                 3.272          LRCLK_OBUF (LRCLK)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.088ns (Levels of Logic = 3)
  Source:            CK256fs (PAD)
  Destination:       SCLK (PAD)

  Data Path: CK256fs to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  CK256fs_IBUF (CK256fs_IBUF1)
     INV:I->O              2   0.704   0.447  SCLK1_INV_0 (SCLK_OBUF)
     OBUF:I->O                 3.272          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      6.088ns (5.194ns logic, 0.894ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.36 secs
 
--> 

Total memory usage is 276728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

