library ieee;
use ieee.std_logic_1164.all;

entity register_12_bit is
	port ( input:			in std_logic_vector(11 downto 0);
			 output:			out std_logic_vector(11 downto 0);
			 load:			in std_logic;
			 clear:			in std_logic;
			 clk:				in std_logic;
			 not_reset:		in std_logic
	);
end register_12_bit;

architecture rtl of register_12_bit is
	
	component ms_jk_ff is
		port ( j:		in std_logic;
				 k:		in std_logic;
				 q:		out std_logic;
				 not_q:	out std_logic;
				 not_reset:	in std_logic;
				 clk:		in std_logic
		);
	end component;

	signal j:		std_logic_vector(11 downto 0);
	signal k:		std_logic_vector(11 downto 0);
	signal q:		std_logic_vector(11 downto 0);
	signal not_q:	std_logic_vector(11 downto 0);
	signal not_reset:	std_logic_vector(11 downto 0);
	
	begin
		
		ms_jk_ff_0:			ms_jk_ff port map (j => j(0), k => k(0)
			 
			 