set verilog_files {\
	rx_uart.v\
	tx_uart.v\
)

set clk i_Clock

set top_des_name uart

set dont_touch_module_name TSC
