Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b75ef064fd0c4f7c876c0496493b712d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AD9850_program_tb_behav xil_defaultlib.AD9850_program_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PWM(PERIOD=29'b0100)
Compiling module xil_defaultlib.AD_9850_program
Compiling module xil_defaultlib.AD9850_program_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AD9850_program_tb_behav
