# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_test.srcs/sources_1/new/pwm_generator.vhd" \
"../../../../uart_test.srcs/sim_1/new/tb_pwm_generator.vhd" \

# Do not sort compile order
nosort
