m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/simulation/modelsim
valtdq_dqs2_acv_connect_to_hard_phy_cyclonev
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1612619970
!i10b 1
!s100 L@LBY8?m2K81I=]<dLF[?0
ILD0WoVf^_B6_KEg=`Y9UO0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_sv_unit
S1
R0
Z4 w1612617782
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
L0 19
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1612619969.000000
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!i113 1
Z7 o-sv -work soc_system
Z8 !s92 -sv -work soc_system +incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_sc_fifo
Z10 !s110 1612619968
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
Io?eOQB9Zg3_7jSkHGYP0O1
R3
R0
Z11 w1612617769
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Z12 L0 21
R5
r1
!s85 0
31
Z13 !s108 1612619968.000000
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z14 o-vlog01compat -work soc_system
Z15 !s92 -vlog01compat -work soc_system +incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules
R9
valtera_mem_if_dll_cyclonev
R1
R2
!i10b 1
!s100 [9G>WEm;j6E]1F8H81dZV1
IYf`Y0Q>KAFj:bU8I02VT`3
R3
!s105 altera_mem_if_dll_cyclonev_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Z16 L0 23
R5
r1
!s85 0
31
Z17 !s108 1612619970.000000
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_mem_if_hard_memory_controller_top_cyclonev
R1
R2
!i10b 1
!s100 PV@kBzX4E7SXn_NC4_1fM3
IM4mUe[Qi_:[64c4:CSAij3
R3
!s105 altera_mem_if_hard_memory_controller_top_cyclonev_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Z18 L0 18
R5
r1
!s85 0
31
R17
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_mem_if_hhp_qseq_synth_top
R10
!i10b 1
!s100 N_QfhY9G55ERAG1GzlAo@2
I_nf8i7HbBH]1XeRY]5F_43
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
L0 15
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!i113 1
R14
R15
R9
valtera_mem_if_oct_cyclonev
R1
R2
!i10b 1
!s100 AcnzJmTb5Jz0V@UURnjO60
Il0lPe_B[8_j2XoGbiE>U53
R3
!s105 altera_mem_if_oct_cyclonev_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
R16
R5
r1
!s85 0
31
R17
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_merlin_address_alignment
R1
Z19 !s110 1612619969
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
I0Z4_CFD1S1zeQ714lSz101
R3
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
L0 26
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
R1
R19
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
IP>OXn=YlbC>ZFLU_inP2]2
R3
Z20 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R11
Z21 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Z22 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
R6
Z23 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv|
Z24 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
R9
valtera_merlin_arbitrator
R1
R19
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IAIj;7@2L2Pf=eBHKcjUAT3
R3
R20
S1
R0
R11
R21
R22
L0 103
R5
r1
!s85 0
31
R6
R23
R24
!i113 1
R7
R8
R9
valtera_merlin_axi_master_ni
R1
R19
!i10b 1
!s100 3_AI>HiSXNYzWC0UYFJ8?0
IjM1lC8g^fAJ@CC_fd[jik0
R3
!s105 altera_merlin_axi_master_ni_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
L0 27
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter
R1
R19
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
I[XggaRKR2FBNCn1R5C7Z22
R3
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
R12
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_13_1
R1
R19
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
IMge^Z3BhJHCN3O<]1Z]h40
R3
Z25 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R11
Z26 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z27 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R5
r1
!s85 0
31
R6
Z28 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
Z29 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_adder
R1
R19
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
IQXgzF4CfYk]E0Y?hn[NK]1
R3
R25
S1
R0
R11
R26
R27
L0 55
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_burstwrap_increment
R1
R19
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
IP4oEM>CH:]<a?W9D>iIJE3
R3
R25
S1
R0
R11
R26
R27
Z30 L0 40
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_min
R1
R19
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
IiTZaU;Y4jOz9S>THALBRg0
R3
R25
S1
R0
R11
R26
R27
L0 98
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_subtractor
R1
R19
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
Io?GHoz0_=H1ldPDaKRGFb1
R3
R25
S1
R0
R11
R26
R27
L0 77
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
R9
valtera_merlin_burst_uncompressor
R1
R19
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IfC]XXdMUbQRM68iic9iK93
R3
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
R30
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
R9
valtera_merlin_slave_agent
R1
R19
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
Io3K9WZEG:LMF3]8aYd?2[0
R3
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
R9
valtera_merlin_slave_translator
R1
R19
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IMW;36UiKeZE`_XG6]6G@O2
R3
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
R9
valtera_merlin_width_adapter
R1
R19
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
IV=K4Ej4z^S?[A<`7CN<oQ3
R3
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
Z31 L0 25
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
R9
valtera_reset_controller
Z32 !s110 1612619967
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IW8k0ikBZEzgJCE577U>TL0
R3
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_controller.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z33 !s108 1612619967.000000
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_controller.v|
!i113 1
R14
R15
R9
valtera_reset_synchronizer
R32
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I1ZOm=nENVBON46SV=giX43
R3
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R33
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R14
R15
R9
vhps_sdram
R10
!i10b 1
!s100 AALK8j8ZPP99OjD@`Sdme2
I8<0:fXBDG?h@UBV1k_PjL1
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram.v|
!i113 1
R14
R15
R9
vhps_sdram_p0
R1
R2
!i10b 1
!s100 TmhF@TO_z08iRi?R<4GgM2
IP;`zNgkhAMode4nP8=9_=3
R3
!s105 hps_sdram_p0_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0.sv
R18
R5
r1
!s85 0
31
R17
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0.sv|
!i113 1
R7
R8
R9
vhps_sdram_p0_acv_hard_addr_cmd_pads
R10
!i10b 1
!s100 JDiQYD`mV<S3ZbNU2oLkD2
Ihfz:SEm5oYXHRM<0Y]cgl2
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Z34 L0 17
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_acv_hard_io_pads
R10
!i10b 1
!s100 SfJ5bje>CFhFCXN8?j91<1
IVFALRM0Ekhb[:XKRIB;^l0
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
R34
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_acv_hard_memphy
R10
!i10b 1
!s100 YZmZZ30=2fY45]I4U[QfM1
Il1@;Fclf14GE7Q;NYjV_Y3
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
R12
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_acv_ldc
R10
!i10b 1
!s100 SK2LP`?Ld8_6n1Ui2PFoz1
I0@Vh5N@3b0A5D3MX[^ETD3
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
R34
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_altdqdqs
R10
!i10b 1
!s100 Xk]PjMGV;<WQjf6YEGK3:1
I3Y0C4@2@EKf<6GVKJz[oz2
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
R34
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_clock_pair_generator
R10
!i10b 1
!s100 XFAX];RG805f0mE=G4m7f3
I`OLIz6a^E35jCARIOTBPa2
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
L0 28
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_generic_ddio
R10
!i10b 1
!s100 MEaB39e4Y6@9cRdAAXSbL3
I`QS1K>N0MiZVJFbJ;EaY72
R3
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
R34
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!i113 1
R14
R15
R9
vhps_sdram_pll
R1
R2
!i10b 1
!s100 U9abk]hQl`M=9NB[d=N6P0
Ib]aXO3a0=oSP]YS354l9]3
R3
!s105 hps_sdram_pll_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_pll.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_pll.sv
R31
R5
r1
!s85 0
31
R17
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_pll.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/hps_sdram_pll.sv|
!i113 1
R7
R8
R9
Esoc_system
Z35 w1612617766
Z36 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z37 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z38 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z39 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/soc_system.vhd
Z40 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/soc_system.vhd
l0
L9
VEY1Eb>1_g4VV?LGW@DSoM2
!s100 oj0Pg3kmEc@jA[HKVNhMH2
Z41 OV;C;10.5b;63
31
R2
!i10b 1
R17
Z42 !s90 -reportprogress|300|-93|-work|soc_system|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/soc_system.vhd|
Z43 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/soc_system.vhd|
!i113 1
Z44 o-93 -work soc_system
Z45 tExplicit 1 CvgOpt 0
Artl
R36
R37
R38
Z46 DEx4 work 10 soc_system 0 22 EY1Eb>1_g4VV?LGW@DSoM2
l301
L41
Z47 VQHGiTCjJSJgf@Y;R[lJPI0
Z48 !s100 ]l;e7=5bdXOKRNnAMzR`10
R41
31
R2
!i10b 1
R17
R42
R43
!i113 1
R44
R45
vsoc_system_hps_0
R10
!i10b 1
!s100 2RSl2EFWBZzW7Mc;nHbaF1
I1gz5<NnT?fc?E=oR@K7A]1
R3
R0
Z49 w1612617768
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0.v|
!i113 1
R14
R15
R9
vsoc_system_hps_0_fpga_interfaces
R1
R2
!i10b 1
!s100 LCCcGh6aPUNeF@nAglj8A1
Ilm6JnUdH:0=Qkkhj0BzVS3
R3
!s105 soc_system_hps_0_fpga_interfaces_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
Z50 L0 14
R5
r1
!s85 0
31
R17
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv|
!i113 1
R7
R8
R9
vsoc_system_hps_0_hps_io
R10
!i10b 1
!s100 `BB3YA<6ABNg94enzYF>W2
IT7]`>E1>abE`m7dXmRK?62
R3
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v|
!i113 1
R14
R15
R9
vsoc_system_hps_0_hps_io_border
R1
R2
!i10b 1
!s100 =:UzVbkdJA1FQ>=5^D]ai0
ITVCG`Y3]PoZ5Kl7M49K2i3
R3
!s105 soc_system_hps_0_hps_io_border_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
R50
R5
r1
!s85 0
31
R17
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0
R32
!i10b 1
!s100 Vkl^S81<33iRh[4LTB8B[1
I>7fXXL`eO?e59fQBfgz`40
R3
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R33
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v|
!i113 1
R14
R15
R9
vsoc_system_mm_interconnect_0_avalon_st_adapter
R10
!i10b 1
!s100 LAm=YWhNNOQICoT>>V_D31
ImIiNho:6JmEnXX:X[g52A0
R3
R0
w1612617770
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R14
R15
R9
vsoc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R10
!i10b 1
!s100 gL<gnz`BHjfnReXJkLXSf1
I@Dioi>iXnhHOT38FOUgfP1
R3
!s105 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R4
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_cmd_demux
R1
R19
!i10b 1
!s100 ^mQB69_A9eDZ]K[H]JW<c2
I3H12:XLz3aNYX[=_9AjF`1
R3
!s105 soc_system_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
Z51 L0 43
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_cmd_mux
R1
R19
!i10b 1
!s100 N@g>G6YhQdGkDEcUUa_[90
IY<KPnk=zJ<>UIUOah<E1N2
R3
!s105 soc_system_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
Z52 L0 51
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_router
R1
R19
!i10b 1
!s100 V09ocJib<`Be@L2Vb9EI40
I5gjWc=VIF[@nbnKFNV6CE0
R3
Z53 !s105 soc_system_mm_interconnect_0_router_sv_unit
S1
R0
R11
Z54 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
Z55 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
Z56 L0 84
R5
r1
!s85 0
31
R6
Z57 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv|
Z58 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_router_002
R1
R19
!i10b 1
!s100 fOhm[>D3IzVHKG_CMY;fB2
Ing7:o:>jfT@DhU1G<5Wf61
R3
Z59 !s105 soc_system_mm_interconnect_0_router_002_sv_unit
S1
R0
R11
Z60 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
Z61 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
R56
R5
r1
!s85 0
31
R6
Z62 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv|
Z63 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_router_002_default_decode
R1
R19
!i10b 1
!s100 3h_bC3nPW]b8S18ISOG=;0
InmZ7dMoHA3Rn3o>QhFl`50
R3
R59
S1
R0
R11
R60
R61
Z64 L0 45
R5
r1
!s85 0
31
R6
R62
R63
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_router_default_decode
R1
R19
!i10b 1
!s100 Z_cc8XngPoiDMYXb1O9=a2
IHVNeE`Qj`z9A_9;Y05Jf=0
R3
R53
S1
R0
R11
R54
R55
R64
R5
r1
!s85 0
31
R6
R57
R58
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_rsp_demux
R1
R19
!i10b 1
!s100 jcbE:Y36B245Z2`kLzTOc0
IaDJ4ShhmJ[6SMU_Ij=kVU3
R3
!s105 soc_system_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
R51
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
R9
vsoc_system_mm_interconnect_0_rsp_mux
R1
R19
!i10b 1
!s100 AjG`[mVYd4DEeJ[CXTkIm3
I_XR7bRR0^z;a<8BBhi[7j1
R3
!s105 soc_system_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R11
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
R52
R5
r1
!s85 0
31
R6
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
R9
vsoc_system_onchip_memory2_0
R10
!i10b 1
!s100 mzf=76?3Z6<S`hT6@GWZ[1
IF4OC84amYL0k1g>45CGS50
R3
R0
R49
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
R12
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v|
!i113 1
R14
R15
R9
vsoc_system_pll_0
R10
!i10b 1
!s100 65@hXkWL]FSzEKQ8bWHLC1
ImNINkYj53hb:YSAZYXSVW3
R3
R0
R49
8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_pll_0.v
FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_pll_0.v
L0 2
R5
r1
!s85 0
31
R13
!s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_pll_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/soc_system/synthesis/submodules/soc_system_pll_0.v|
!i113 1
R14
R15
R9
