/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:10:47 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 76

#Path 1
Startpoint: design195_5_10_inst.encoder_instance219.data_out[22].Q[0] (dffre at (24,31) clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output at (62,2) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[22].C[0] (dffre at (24,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[22].Q[0] (dffre at (24,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.306     1.354
$obuf_out[6].in[3] (.names at (24,31))                                                             0.000     1.354
| (primitive '.names' combinational delay)                                                         0.218     1.572
$obuf_out[6].out[0] (.names at (24,31))                                                            0.000     1.572
| (intra 'clb' routing)                                                                            0.000     1.572
| (inter-block routing)                                                                            0.162     1.734
| (intra 'clb' routing)                                                                            0.085     1.819
out[6].in[0] (.names at (24,31))                                                 0.000     1.819
| (primitive '.names' combinational delay)                                                         0.218     2.037
out[6].out[0] (.names at (24,31))                                                0.000     2.037
| (intra 'clb' routing)                                                                            0.000     2.037
| (inter-block routing)                                                                            2.241     4.278
| (intra 'io' routing)                                                                             0.733     5.011
out:out[6].outpad[0] (.output at (62,2))                                         0.000     5.011
data arrival time                                                                                            5.011

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -5.011
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.011


#Path 2
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (inter-block routing)                                                                            0.399     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (inter-block routing)                                                                            0.220     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (inter-block routing)                                                                            0.162     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (inter-block routing)                                                                            0.220     2.827
| (intra 'clb' routing)                                                                            0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     2.912
| (primitive '.names' combinational delay)                                                         0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.064
| (intra 'clb' routing)                                                                            0.000     3.064
| (inter-block routing)                                                                            0.220     3.284
| (intra 'clb' routing)                                                                            0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.369
| (primitive '.names' combinational delay)                                                         0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.468
| (intra 'clb' routing)                                                                            0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.553
| (primitive '.names' combinational delay)                                                         0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
| (inter-block routing)                                                                            0.220     3.921
| (intra 'clb' routing)                                                                            0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.141
| (intra 'clb' routing)                                                                            0.000     4.141
| (inter-block routing)                                                                            0.220     4.361
| (intra 'clb' routing)                                                                            0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                              0.000     4.446
| (primitive '.names' combinational delay)                                                         0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     4.664
| (intra 'clb' routing)                                                                            0.000     4.664
| (inter-block routing)                                                                            0.342     5.006
| (intra 'clb' routing)                                                                            0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             -0.000     5.091
| (primitive '.names' combinational delay)                                                         0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.263
| (intra 'clb' routing)                                                                            0.000     5.263
| (inter-block routing)                                                                            0.220     5.483
| (intra 'clb' routing)                                                                            0.085     5.568
$abc$128410$abc$64559$li292_li292.in[0] (.names at (24,27))                                        0.000     5.568
| (primitive '.names' combinational delay)                                                         0.218     5.786
$abc$128410$abc$64559$li292_li292.out[0] (.names at (24,27))                                       0.000     5.786
| (intra 'clb' routing)                                                                            0.000     5.786
design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre at (24,27))                       0.000     5.786
data arrival time                                                                                            5.786

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[22].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.786
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.924


#Path 3
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (inter-block routing)                                                                            0.399     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (inter-block routing)                                                                            0.220     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (inter-block routing)                                                                            0.162     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (inter-block routing)                                                                            0.220     2.827
| (intra 'clb' routing)                                                                            0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     2.912
| (primitive '.names' combinational delay)                                                         0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.064
| (intra 'clb' routing)                                                                            0.000     3.064
| (inter-block routing)                                                                            0.220     3.284
| (intra 'clb' routing)                                                                            0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.369
| (primitive '.names' combinational delay)                                                         0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.468
| (intra 'clb' routing)                                                                            0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.553
| (primitive '.names' combinational delay)                                                         0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
| (inter-block routing)                                                                            0.220     3.921
| (intra 'clb' routing)                                                                            0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.141
| (intra 'clb' routing)                                                                            0.000     4.141
| (inter-block routing)                                                                            0.220     4.361
| (intra 'clb' routing)                                                                            0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                              0.000     4.446
| (primitive '.names' combinational delay)                                                         0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     4.664
| (intra 'clb' routing)                                                                            0.000     4.664
| (inter-block routing)                                                                            0.342     5.006
| (intra 'clb' routing)                                                                            0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             -0.000     5.091
| (primitive '.names' combinational delay)                                                         0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.263
| (intra 'clb' routing)                                                                            0.000     5.263
| (inter-block routing)                                                                            0.220     5.483
| (intra 'clb' routing)                                                                            0.085     5.568
$abc$128410$abc$64559$li291_li291.in[0] (.names at (24,27))                                        0.000     5.568
| (primitive '.names' combinational delay)                                                         0.218     5.786
$abc$128410$abc$64559$li291_li291.out[0] (.names at (24,27))                                       0.000     5.786
| (intra 'clb' routing)                                                                            0.000     5.786
design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre at (24,27))                       0.000     5.786
data arrival time                                                                                            5.786

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[18].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.786
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.924


#Path 4
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[8].Q[0] (dffre at (25,32) clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output at (62,3) clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                                  0.894     0.894
| (inter-block routing)                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                 0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[8].C[0] (dffre at (25,32))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                           0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[8].Q[0] (dffre at (25,32)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                 0.000     1.048
| (inter-block routing)                                                                                 0.342     1.390
| (intra 'clb' routing)                                                                                 0.085     1.475
$obuf_out[8].in[1] (.names at (24,28))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                              0.136     1.610
$obuf_out[8].out[0] (.names at (24,28))                                                                 0.000     1.610
| (intra 'clb' routing)                                                                                 0.000     1.610
| (inter-block routing)                                                                                 0.162     1.772
| (intra 'clb' routing)                                                                                 0.085     1.857
out[8].in[0] (.names at (24,28))                                                     -0.000     1.857
| (primitive '.names' combinational delay)                                                              0.148     2.005
out[8].out[0] (.names at (24,28))                                                     0.000     2.005
| (intra 'clb' routing)                                                                                 0.000     2.005
| (inter-block routing)                                                                                 2.183     4.188
| (intra 'io' routing)                                                                                  0.733     4.921
out:out[8].outpad[0] (.output at (62,3))                                             -0.000     4.921
data arrival time                                                                                                 4.921

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -4.921
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -4.921


#Path 5
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre at (22,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'dsp' routing)                                                                           0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                         0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                         0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                        0.000     1.045
| (intra 'dsp' routing)                                                                           0.000     1.045
| (inter-block routing)                                                                           0.399     1.445
| (intra 'clb' routing)                                                                           0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                             0.000     1.530
| (primitive '.names' combinational delay)                                                        0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                            0.000     1.703
| (intra 'clb' routing)                                                                           0.000     1.703
| (inter-block routing)                                                                           0.220     1.922
| (intra 'clb' routing)                                                                           0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                             0.000     2.007
| (primitive '.names' combinational delay)                                                        0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                            0.000     2.143
| (intra 'clb' routing)                                                                           0.000     2.143
| (inter-block routing)                                                                           0.162     2.304
| (intra 'clb' routing)                                                                           0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                             0.000     2.390
| (primitive '.names' combinational delay)                                                        0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                            0.000     2.608
| (intra 'clb' routing)                                                                           0.000     2.608
| (inter-block routing)                                                                           0.220     2.827
| (intra 'clb' routing)                                                                           0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                             0.000     2.912
| (primitive '.names' combinational delay)                                                        0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                            0.000     3.064
| (intra 'clb' routing)                                                                           0.000     3.064
| (inter-block routing)                                                                           0.220     3.284
| (intra 'clb' routing)                                                                           0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                             0.000     3.369
| (primitive '.names' combinational delay)                                                        0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                            0.000     3.468
| (intra 'clb' routing)                                                                           0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                        0.000     3.553
| (primitive '.names' combinational delay)                                                        0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                       0.000     3.701
| (intra 'clb' routing)                                                                           0.000     3.701
| (inter-block routing)                                                                           0.220     3.921
| (intra 'clb' routing)                                                                           0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                   -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                   0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                               0.000     4.141
| (intra 'clb' routing)                                                                           0.000     4.141
| (inter-block routing)                                                                           0.220     4.361
| (intra 'clb' routing)                                                                           0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             0.000     4.446
| (primitive '.names' combinational delay)                                                        0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                            0.000     4.664
| (intra 'clb' routing)                                                                           0.000     4.664
| (inter-block routing)                                                                           0.342     5.006
| (intra 'clb' routing)                                                                           0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                            -0.000     5.091
| (primitive '.names' combinational delay)                                                        0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                            0.000     5.263
| (intra 'clb' routing)                                                                           0.000     5.263
| (inter-block routing)                                                                           0.220     5.483
| (intra 'clb' routing)                                                                           0.085     5.568
$abc$128410$abc$64559$li286_li286.in[0] (.names at (22,27))                                       0.000     5.568
| (primitive '.names' combinational delay)                                                        0.136     5.704
$abc$128410$abc$64559$li286_li286.out[0] (.names at (22,27))                                      0.000     5.704
| (intra 'clb' routing)                                                                           0.000     5.704
design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre at (22,27))                       0.000     5.704
data arrival time                                                                                           5.704

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[3].C[0] (dffre at (22,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -5.704
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.841


#Path 6
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre at (21,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'dsp' routing)                                                                           0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                         0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                         0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                        0.000     1.045
| (intra 'dsp' routing)                                                                           0.000     1.045
| (inter-block routing)                                                                           0.399     1.445
| (intra 'clb' routing)                                                                           0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                             0.000     1.530
| (primitive '.names' combinational delay)                                                        0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                            0.000     1.703
| (intra 'clb' routing)                                                                           0.000     1.703
| (inter-block routing)                                                                           0.220     1.922
| (intra 'clb' routing)                                                                           0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                             0.000     2.007
| (primitive '.names' combinational delay)                                                        0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                            0.000     2.143
| (intra 'clb' routing)                                                                           0.000     2.143
| (inter-block routing)                                                                           0.162     2.304
| (intra 'clb' routing)                                                                           0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                             0.000     2.390
| (primitive '.names' combinational delay)                                                        0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                            0.000     2.608
| (intra 'clb' routing)                                                                           0.000     2.608
| (inter-block routing)                                                                           0.220     2.827
| (intra 'clb' routing)                                                                           0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                             0.000     2.912
| (primitive '.names' combinational delay)                                                        0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                            0.000     3.064
| (intra 'clb' routing)                                                                           0.000     3.064
| (inter-block routing)                                                                           0.220     3.284
| (intra 'clb' routing)                                                                           0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                             0.000     3.369
| (primitive '.names' combinational delay)                                                        0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                            0.000     3.468
| (intra 'clb' routing)                                                                           0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                        0.000     3.553
| (primitive '.names' combinational delay)                                                        0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                       0.000     3.701
| (intra 'clb' routing)                                                                           0.000     3.701
| (inter-block routing)                                                                           0.220     3.921
| (intra 'clb' routing)                                                                           0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                   -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                   0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                               0.000     4.141
| (intra 'clb' routing)                                                                           0.000     4.141
| (inter-block routing)                                                                           0.220     4.361
| (intra 'clb' routing)                                                                           0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             0.000     4.446
| (primitive '.names' combinational delay)                                                        0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                            0.000     4.664
| (intra 'clb' routing)                                                                           0.000     4.664
| (inter-block routing)                                                                           0.342     5.006
| (intra 'clb' routing)                                                                           0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                            -0.000     5.091
| (primitive '.names' combinational delay)                                                        0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                            0.000     5.263
| (intra 'clb' routing)                                                                           0.000     5.263
| (inter-block routing)                                                                           0.162     5.425
| (intra 'clb' routing)                                                                           0.085     5.510
$abc$128410$abc$64559$li285_li285.in[0] (.names at (21,27))                                       0.000     5.510
| (primitive '.names' combinational delay)                                                        0.172     5.683
$abc$128410$abc$64559$li285_li285.out[0] (.names at (21,27))                                      0.000     5.683
| (intra 'clb' routing)                                                                           0.000     5.683
design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre at (21,27))                       0.000     5.683
data arrival time                                                                                           5.683

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[2].C[0] (dffre at (21,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -5.683
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.820


#Path 7
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (inter-block routing)                                                                            0.399     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (inter-block routing)                                                                            0.220     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (inter-block routing)                                                                            0.162     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (inter-block routing)                                                                            0.220     2.827
| (intra 'clb' routing)                                                                            0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     2.912
| (primitive '.names' combinational delay)                                                         0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.064
| (intra 'clb' routing)                                                                            0.000     3.064
| (inter-block routing)                                                                            0.220     3.284
| (intra 'clb' routing)                                                                            0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.369
| (primitive '.names' combinational delay)                                                         0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.468
| (intra 'clb' routing)                                                                            0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.553
| (primitive '.names' combinational delay)                                                         0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
| (inter-block routing)                                                                            0.220     3.921
| (intra 'clb' routing)                                                                            0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.141
| (intra 'clb' routing)                                                                            0.000     4.141
| (inter-block routing)                                                                            0.220     4.361
| (intra 'clb' routing)                                                                            0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                              0.000     4.446
| (primitive '.names' combinational delay)                                                         0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     4.664
| (intra 'clb' routing)                                                                            0.000     4.664
| (inter-block routing)                                                                            0.342     5.006
| (intra 'clb' routing)                                                                            0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             -0.000     5.091
| (primitive '.names' combinational delay)                                                         0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.263
| (intra 'clb' routing)                                                                            0.000     5.263
| (inter-block routing)                                                                            0.220     5.483
| (intra 'clb' routing)                                                                            0.085     5.568
$abc$128410$abc$64559$li289_li289.in[0] (.names at (24,27))                                        0.000     5.568
| (primitive '.names' combinational delay)                                                         0.099     5.667
$abc$128410$abc$64559$li289_li289.out[0] (.names at (24,27))                                       0.000     5.667
| (intra 'clb' routing)                                                                            0.000     5.667
design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre at (24,27))                       0.000     5.667
data arrival time                                                                                            5.667

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[11].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.667
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.805


#Path 8
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (inter-block routing)                                                                            0.399     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (inter-block routing)                                                                            0.220     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (inter-block routing)                                                                            0.162     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (inter-block routing)                                                                            0.220     2.827
| (intra 'clb' routing)                                                                            0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     2.912
| (primitive '.names' combinational delay)                                                         0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.064
| (intra 'clb' routing)                                                                            0.000     3.064
| (inter-block routing)                                                                            0.220     3.284
| (intra 'clb' routing)                                                                            0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.369
| (primitive '.names' combinational delay)                                                         0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.468
| (intra 'clb' routing)                                                                            0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.553
| (primitive '.names' combinational delay)                                                         0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
| (inter-block routing)                                                                            0.220     3.921
| (intra 'clb' routing)                                                                            0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.141
| (intra 'clb' routing)                                                                            0.000     4.141
| (inter-block routing)                                                                            0.220     4.361
| (intra 'clb' routing)                                                                            0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                              0.000     4.446
| (primitive '.names' combinational delay)                                                         0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     4.664
| (intra 'clb' routing)                                                                            0.000     4.664
| (inter-block routing)                                                                            0.342     5.006
| (intra 'clb' routing)                                                                            0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             -0.000     5.091
| (primitive '.names' combinational delay)                                                         0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.263
| (intra 'clb' routing)                                                                            0.000     5.263
| (inter-block routing)                                                                            0.220     5.483
| (intra 'clb' routing)                                                                            0.085     5.568
$abc$128410$abc$64559$li287_li287.in[0] (.names at (24,27))                                        0.000     5.568
| (primitive '.names' combinational delay)                                                         0.099     5.667
$abc$128410$abc$64559$li287_li287.out[0] (.names at (24,27))                                       0.000     5.667
| (intra 'clb' routing)                                                                            0.000     5.667
design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre at (24,27))                       0.000     5.667
data arrival time                                                                                            5.667

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[10].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.667
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.805


#Path 9
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre at (31,28) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                         0.000     0.894
| (intra 'dsp' routing)                                                                                                         0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                       0.151     1.045
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                      0.000     1.045
| (intra 'dsp' routing)                                                                                                         0.000     1.045
| (inter-block routing)                                                                                                         0.399     1.445
| (intra 'clb' routing)                                                                                                         0.085     1.530
$abc$128410$new_new_n3238__.in[0] (.names at (34,29))                                                                           0.000     1.530
| (primitive '.names' combinational delay)                                                                                      0.152     1.682
$abc$128410$new_new_n3238__.out[0] (.names at (34,29))                                                                          0.000     1.682
| (intra 'clb' routing)                                                                                                         0.000     1.682
| (inter-block routing)                                                                                                         0.342     2.023
| (intra 'clb' routing)                                                                                                         0.085     2.108
$abc$128410$new_new_n3243__.in[4] (.names at (33,28))                                                                           0.000     2.108
| (primitive '.names' combinational delay)                                                                                      0.218     2.327
$abc$128410$new_new_n3243__.out[0] (.names at (33,28))                                                                          0.000     2.327
| (intra 'clb' routing)                                                                                                         0.000     2.327
| (inter-block routing)                                                                                                         0.342     2.668
| (intra 'clb' routing)                                                                                                         0.085     2.753
$abc$128410$new_new_n3254__.in[5] (.names at (34,29))                                                                           0.000     2.753
| (primitive '.names' combinational delay)                                                                                      0.173     2.926
$abc$128410$new_new_n3254__.out[0] (.names at (34,29))                                                                          0.000     2.926
| (intra 'clb' routing)                                                                                                         0.000     2.926
| (inter-block routing)                                                                                                         0.284     3.209
| (intra 'clb' routing)                                                                                                         0.085     3.294
$abc$128410$new_new_n3256__.in[0] (.names at (34,28))                                                                           0.000     3.294
| (primitive '.names' combinational delay)                                                                                      0.103     3.397
$abc$128410$new_new_n3256__.out[0] (.names at (34,28))                                                                          0.000     3.397
| (intra 'clb' routing)                                                                                                         0.000     3.397
| (inter-block routing)                                                                                                         0.220     3.617
| (intra 'clb' routing)                                                                                                         0.085     3.702
$auto_1085.B[29].in[5] (.names at (33,28))                                                                                      0.000     3.702
| (primitive '.names' combinational delay)                                                                                      0.103     3.804
$auto_1085.B[29].out[0] (.names at (33,28))                                                                                     0.000     3.804
| (intra 'clb' routing)                                                                                                         0.000     3.804
| (inter-block routing)                                                                                                         0.220     4.024
| (intra 'clb' routing)                                                                                                         0.233     4.257
$auto_1085.C[30].p[0] (adder_carry at (32,28))                                                                                  0.000     4.257
| (primitive 'adder_carry' combinational delay)                                                                                 0.037     4.293
$auto_1085.C[30].sumout[0] (adder_carry at (32,28))                                                                             0.000     4.293
| (intra 'clb' routing)                                                                                                         0.000     4.293
| (inter-block routing)                                                                                                         0.220     4.513
| (intra 'clb' routing)                                                                                                         0.085     4.598
$abc$128410$new_new_n3747__.in[1] (.names at (31,28))                                                                           0.000     4.598
| (primitive '.names' combinational delay)                                                                                      0.197     4.795
$abc$128410$new_new_n3747__.out[0] (.names at (31,28))                                                                          0.000     4.795
| (intra 'clb' routing)                                                                                                         0.085     4.880
$abc$128410$new_new_n3748__.in[0] (.names at (31,28))                                                                           0.000     4.880
| (primitive '.names' combinational delay)                                                                                      0.136     5.016
$abc$128410$new_new_n3748__.out[0] (.names at (31,28))                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                         0.085     5.101
$abc$128410$new_new_n3749__.in[0] (.names at (31,28))                                                                           0.000     5.101
| (primitive '.names' combinational delay)                                                                                      0.103     5.203
$abc$128410$new_new_n3749__.out[0] (.names at (31,28))                                                                          0.000     5.203
| (intra 'clb' routing)                                                                                                         0.085     5.289
$abc$128410$new_new_n3753__.in[1] (.names at (31,28))                                                                           0.000     5.289
| (primitive '.names' combinational delay)                                                                                      0.103     5.391
$abc$128410$new_new_n3753__.out[0] (.names at (31,28))                                                                          0.000     5.391
| (intra 'clb' routing)                                                                                                         0.085     5.476
$abc$128410$abc$64559$li717_li717.in[1] (.names at (31,28))                                                                     0.000     5.476
| (primitive '.names' combinational delay)                                                                                      0.152     5.628
$abc$128410$abc$64559$li717_li717.out[0] (.names at (31,28))                                                                    0.000     5.628
| (intra 'clb' routing)                                                                                                         0.000     5.628
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre at (31,28))                       0.000     5.628
data arrival time                                                                                                                         5.628

clock clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                          0.894     0.894
| (inter-block routing)                                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                                         0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].C[0] (dffre at (31,28))                       0.000     0.894
clock uncertainty                                                                                                               0.000     0.894
cell setup time                                                                                                                -0.032     0.863
data required time                                                                                                                        0.863
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.863
data arrival time                                                                                                                        -5.628
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.765


#Path 10
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output at (62,4) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.342     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[9].in[4] (.names at (25,30))                                                                   0.000     1.475
| (primitive '.names' combinational delay)                                                               0.136     1.610
$obuf_out[9].out[0] (.names at (25,30))                                                                  0.000     1.610
| (intra 'clb' routing)                                                                                  0.085     1.696
out[9].in[0] (.names at (25,30))                                                       0.000     1.696
| (primitive '.names' combinational delay)                                                               0.197     1.893
out[9].out[0] (.names at (25,30))                                                      0.000     1.893
| (intra 'clb' routing)                                                                                  0.000     1.893
| (inter-block routing)                                                                                  2.122     4.015
| (intra 'io' routing)                                                                                   0.733     4.747
out:out[9].outpad[0] (.output at (62,4))                                               0.000     4.747
data arrival time                                                                                                  4.747

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.747
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.747


#Path 11
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre at (21,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'dsp' routing)                                                                           0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                         0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                         0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                        0.000     1.045
| (intra 'dsp' routing)                                                                           0.000     1.045
| (inter-block routing)                                                                           0.399     1.445
| (intra 'clb' routing)                                                                           0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                             0.000     1.530
| (primitive '.names' combinational delay)                                                        0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                            0.000     1.703
| (intra 'clb' routing)                                                                           0.000     1.703
| (inter-block routing)                                                                           0.220     1.922
| (intra 'clb' routing)                                                                           0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                             0.000     2.007
| (primitive '.names' combinational delay)                                                        0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                            0.000     2.143
| (intra 'clb' routing)                                                                           0.000     2.143
| (inter-block routing)                                                                           0.162     2.304
| (intra 'clb' routing)                                                                           0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                             0.000     2.390
| (primitive '.names' combinational delay)                                                        0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                            0.000     2.608
| (intra 'clb' routing)                                                                           0.000     2.608
| (inter-block routing)                                                                           0.220     2.827
| (intra 'clb' routing)                                                                           0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                             0.000     2.912
| (primitive '.names' combinational delay)                                                        0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                            0.000     3.064
| (intra 'clb' routing)                                                                           0.000     3.064
| (inter-block routing)                                                                           0.220     3.284
| (intra 'clb' routing)                                                                           0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                             0.000     3.369
| (primitive '.names' combinational delay)                                                        0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                            0.000     3.468
| (intra 'clb' routing)                                                                           0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                        0.000     3.553
| (primitive '.names' combinational delay)                                                        0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                       0.000     3.701
| (intra 'clb' routing)                                                                           0.000     3.701
| (inter-block routing)                                                                           0.220     3.921
| (intra 'clb' routing)                                                                           0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                   -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                   0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                               0.000     4.141
| (intra 'clb' routing)                                                                           0.000     4.141
| (inter-block routing)                                                                           0.220     4.361
| (intra 'clb' routing)                                                                           0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             0.000     4.446
| (primitive '.names' combinational delay)                                                        0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                            0.000     4.664
| (intra 'clb' routing)                                                                           0.000     4.664
| (inter-block routing)                                                                           0.342     5.006
| (intra 'clb' routing)                                                                           0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                            -0.000     5.091
| (primitive '.names' combinational delay)                                                        0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                            0.000     5.263
| (intra 'clb' routing)                                                                           0.000     5.263
| (inter-block routing)                                                                           0.162     5.425
| (intra 'clb' routing)                                                                           0.085     5.510
$abc$128410$abc$64559$li288_li288.in[0] (.names at (21,27))                                       0.000     5.510
| (primitive '.names' combinational delay)                                                        0.099     5.609
$abc$128410$abc$64559$li288_li288.out[0] (.names at (21,27))                                      0.000     5.609
| (intra 'clb' routing)                                                                           0.000     5.609
design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre at (21,27))                       0.000     5.609
data arrival time                                                                                           5.609

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[4].C[0] (dffre at (21,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -5.609
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.747


#Path 12
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre at (21,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (inter-block routing)                                                                            0.399     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (inter-block routing)                                                                            0.220     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (inter-block routing)                                                                            0.162     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (inter-block routing)                                                                            0.220     2.827
| (intra 'clb' routing)                                                                            0.085     2.912
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     2.912
| (primitive '.names' combinational delay)                                                         0.152     3.064
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.064
| (intra 'clb' routing)                                                                            0.000     3.064
| (inter-block routing)                                                                            0.220     3.284
| (intra 'clb' routing)                                                                            0.085     3.369
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.369
| (primitive '.names' combinational delay)                                                         0.099     3.468
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.468
| (intra 'clb' routing)                                                                            0.085     3.553
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.553
| (primitive '.names' combinational delay)                                                         0.148     3.701
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
| (inter-block routing)                                                                            0.220     3.921
| (intra 'clb' routing)                                                                            0.184     4.105
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.105
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.141
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.141
| (intra 'clb' routing)                                                                            0.000     4.141
| (inter-block routing)                                                                            0.220     4.361
| (intra 'clb' routing)                                                                            0.085     4.446
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                              0.000     4.446
| (primitive '.names' combinational delay)                                                         0.218     4.664
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     4.664
| (intra 'clb' routing)                                                                            0.000     4.664
| (inter-block routing)                                                                            0.342     5.006
| (intra 'clb' routing)                                                                            0.085     5.091
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             -0.000     5.091
| (primitive '.names' combinational delay)                                                         0.172     5.263
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.263
| (intra 'clb' routing)                                                                            0.000     5.263
| (inter-block routing)                                                                            0.162     5.425
| (intra 'clb' routing)                                                                            0.085     5.510
$abc$128410$abc$64559$li290_li290.in[0] (.names at (21,27))                                        0.000     5.510
| (primitive '.names' combinational delay)                                                         0.099     5.609
$abc$128410$abc$64559$li290_li290.out[0] (.names at (21,27))                                       0.000     5.609
| (intra 'clb' routing)                                                                            0.000     5.609
design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre at (21,27))                       0.000     5.609
data arrival time                                                                                            5.609

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[23].C[0] (dffre at (21,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.609
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.747


#Path 13
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[7].Q[0] (dffre at (24,31) clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output at (62,3) clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                                  0.894     0.894
| (inter-block routing)                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                 0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[7].C[0] (dffre at (24,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                           0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[7].Q[0] (dffre at (24,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                 0.000     1.048
| (inter-block routing)                                                                                 0.342     1.390
| (intra 'clb' routing)                                                                                 0.085     1.475
$obuf_out[7].in[1] (.names at (25,29))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                              0.218     1.693
$obuf_out[7].out[0] (.names at (25,29))                                                                 0.000     1.693
| (intra 'clb' routing)                                                                                 0.085     1.778
out[7].in[0] (.names at (25,29))                                                      0.000     1.778
| (primitive '.names' combinational delay)                                                              0.099     1.877
out[7].out[0] (.names at (25,29))                                                     0.000     1.877
| (intra 'clb' routing)                                                                                 0.000     1.877
| (inter-block routing)                                                                                 2.122     3.999
| (intra 'io' routing)                                                                                  0.733     4.732
out:out[7].outpad[0] (.output at (62,3))                                              0.000     4.732
data arrival time                                                                                                 4.732

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -4.732
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -4.732


#Path 14
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre at (31,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (inter-block routing)                                                                                                          0.399     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3238__.in[0] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3238__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (inter-block routing)                                                                                                          0.342     2.023
| (intra 'clb' routing)                                                                                                          0.085     2.108
$abc$128410$new_new_n3243__.in[4] (.names at (33,28))                                                                            0.000     2.108
| (primitive '.names' combinational delay)                                                                                       0.218     2.327
$abc$128410$new_new_n3243__.out[0] (.names at (33,28))                                                                           0.000     2.327
| (intra 'clb' routing)                                                                                                          0.000     2.327
| (inter-block routing)                                                                                                          0.342     2.668
| (intra 'clb' routing)                                                                                                          0.085     2.753
$abc$128410$new_new_n3254__.in[5] (.names at (34,29))                                                                            0.000     2.753
| (primitive '.names' combinational delay)                                                                                       0.173     2.926
$abc$128410$new_new_n3254__.out[0] (.names at (34,29))                                                                           0.000     2.926
| (intra 'clb' routing)                                                                                                          0.000     2.926
| (inter-block routing)                                                                                                          0.284     3.209
| (intra 'clb' routing)                                                                                                          0.085     3.294
$abc$128410$new_new_n3256__.in[0] (.names at (34,28))                                                                            0.000     3.294
| (primitive '.names' combinational delay)                                                                                       0.103     3.397
$abc$128410$new_new_n3256__.out[0] (.names at (34,28))                                                                           0.000     3.397
| (intra 'clb' routing)                                                                                                          0.000     3.397
| (inter-block routing)                                                                                                          0.220     3.617
| (intra 'clb' routing)                                                                                                          0.085     3.702
$auto_1085.B[29].in[5] (.names at (33,28))                                                                                       0.000     3.702
| (primitive '.names' combinational delay)                                                                                       0.103     3.804
$auto_1085.B[29].out[0] (.names at (33,28))                                                                                      0.000     3.804
| (intra 'clb' routing)                                                                                                          0.000     3.804
| (inter-block routing)                                                                                                          0.220     4.024
| (intra 'clb' routing)                                                                                                          0.233     4.257
$auto_1085.C[30].p[0] (adder_carry at (32,28))                                                                                   0.000     4.257
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     4.285
$auto_1085.C[30].cout[0] (adder_carry at (32,28))                                                                                0.000     4.285
| (intra 'clb' routing)                                                                                                          0.000     4.285
$abc$128410$abc$55512$auto_1085.co.cin[0] (adder_carry at (32,28))                                                               0.000     4.285
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.322
$abc$128410$abc$55512$auto_1085.co.sumout[0] (adder_carry at (32,28))                                                            0.000     4.322
| (intra 'clb' routing)                                                                                                          0.000     4.322
| (inter-block routing)                                                                                                          0.220     4.542
| (intra 'clb' routing)                                                                                                          0.085     4.627
$abc$128410$new_new_n3744__.in[3] (.names at (31,28))                                                                            0.000     4.627
| (primitive '.names' combinational delay)                                                                                       0.136     4.762
$abc$128410$new_new_n3744__.out[0] (.names at (31,28))                                                                           0.000     4.762
| (intra 'clb' routing)                                                                                                          0.000     4.762
| (inter-block routing)                                                                                                          0.162     4.924
| (intra 'clb' routing)                                                                                                          0.085     5.009
$abc$128410$abc$64559$li748_li748.in[1] (.names at (31,28))                                                                      0.000     5.009
| (primitive '.names' combinational delay)                                                                                       0.099     5.108
$abc$128410$abc$64559$li748_li748.out[0] (.names at (31,28))                                                                     0.000     5.108
| (intra 'clb' routing)                                                                                                          0.000     5.108
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre at (31,28))                       0.000     5.108
data arrival time                                                                                                                          5.108

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].C[0] (dffre at (31,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -5.108
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.246


#Path 15
Startpoint: design195_5_10_inst.invertion_instance329.data_out[29].Q[0] (dffre at (22,29) clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output at (1,42) clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                      0.000     0.000
| (intra 'io' routing)                                                                               0.894     0.894
| (inter-block routing)                                                                              0.000     0.894
| (intra 'clb' routing)                                                                              0.000     0.894
design195_5_10_inst.invertion_instance329.data_out[29].C[0] (dffre at (22,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                        0.154     1.048
design195_5_10_inst.invertion_instance329.data_out[29].Q[0] (dffre at (22,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                              0.000     1.048
| (inter-block routing)                                                                              0.457     1.506
| (intra 'clb' routing)                                                                              0.085     1.591
$obuf_out[29].in[0] (.names at (22,32))                                                              0.000     1.591
| (primitive '.names' combinational delay)                                                           0.197     1.788
$obuf_out[29].out[0] (.names at (22,32))                                                             0.000     1.788
| (intra 'clb' routing)                                                                              0.000     1.788
| (inter-block routing)                                                                              0.220     2.007
| (intra 'clb' routing)                                                                              0.085     2.093
out[29].in[0] (.names at (25,32))                                                  0.000     2.093
| (primitive '.names' combinational delay)                                                           0.099     2.192
out[29].out[0] (.names at (25,32))                                                 0.000     2.192
| (intra 'clb' routing)                                                                              0.000     2.192
| (inter-block routing)                                                                              1.290     3.481
| (intra 'io' routing)                                                                               0.733     4.214
out:out[29].outpad[0] (.output at (1,42))                                          0.000     4.214
data arrival time                                                                                              4.214

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                             -4.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -4.214


#Path 16
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output at (1,41) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (inter-block routing)                                                                            0.399     1.448
| (intra 'clb' routing)                                                                            0.085     1.533
$obuf_out[26].in[3] (.names at (22,31))                                                            0.000     1.533
| (primitive '.names' combinational delay)                                                         0.218     1.751
$obuf_out[26].out[0] (.names at (22,31))                                                           0.000     1.751
| (intra 'clb' routing)                                                                            0.000     1.751
| (inter-block routing)                                                                            0.162     1.913
| (intra 'clb' routing)                                                                            0.085     1.998
out[26].in[0] (.names at (22,31))                                                0.000     1.998
| (primitive '.names' combinational delay)                                                         0.218     2.216
out[26].out[0] (.names at (22,31))                                               0.000     2.216
| (intra 'clb' routing)                                                                            0.000     2.216
| (inter-block routing)                                                                            1.171     3.387
| (intra 'io' routing)                                                                             0.733     4.120
out:out[26].outpad[0] (.output at (1,41))                                        0.000     4.120
data arrival time                                                                                            4.120

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -4.120
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.120


#Path 17
Startpoint: design195_5_10_inst.register_instance549.data_out[18].Q[0] (dffre at (24,20) clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output at (1,36) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design195_5_10_inst.register_instance549.data_out[18].C[0] (dffre at (24,20))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design195_5_10_inst.register_instance549.data_out[18].Q[0] (dffre at (24,20)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (inter-block routing)                                                                             0.701     1.750
| (intra 'clb' routing)                                                                             0.085     1.835
$obuf_out[18].in[0] (.names at (24,32))                                                             0.000     1.835
| (primitive '.names' combinational delay)                                                          0.148     1.983
$obuf_out[18].out[0] (.names at (24,32))                                                            0.000     1.983
| (intra 'clb' routing)                                                                             0.085     2.068
out[18].in[0] (.names at (24,32))                                                 0.000     2.068
| (primitive '.names' combinational delay)                                                          0.099     2.167
out[18].out[0] (.names at (24,32))                                                0.000     2.167
| (intra 'clb' routing)                                                                             0.000     2.167
| (inter-block routing)                                                                             1.171     3.338
| (intra 'io' routing)                                                                              0.733     4.070
out:out[18].outpad[0] (.output at (1,36))                                         0.000     4.070
data arrival time                                                                                             4.070

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.070
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.070


#Path 18
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output at (1,38) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.342     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[21].in[4] (.names at (24,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.197     1.672
$obuf_out[21].out[0] (.names at (24,32))                                                                 0.000     1.672
| (intra 'clb' routing)                                                                                  0.000     1.672
| (inter-block routing)                                                                                  0.162     1.834
| (intra 'clb' routing)                                                                                  0.085     1.919
out[21].in[0] (.names at (24,32))                                                      0.000     1.919
| (primitive '.names' combinational delay)                                                               0.197     2.116
out[21].out[0] (.names at (24,32))                                                     0.000     2.116
| (intra 'clb' routing)                                                                                  0.000     2.116
| (inter-block routing)                                                                                  1.171     3.286
| (intra 'io' routing)                                                                                   0.733     4.019
out:out[21].outpad[0] (.output at (1,38))                                              0.000     4.019
data arrival time                                                                                                  4.019

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.019
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.019


#Path 19
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output at (1,42) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (inter-block routing)                                                                            0.399     1.448
| (intra 'clb' routing)                                                                            0.085     1.533
$obuf_out[28].in[3] (.names at (22,32))                                                            0.000     1.533
| (primitive '.names' combinational delay)                                                         0.135     1.668
$obuf_out[28].out[0] (.names at (22,32))                                                           0.000     1.668
| (intra 'clb' routing)                                                                            0.000     1.668
| (inter-block routing)                                                                            0.162     1.830
| (intra 'clb' routing)                                                                            0.085     1.915
out[28].in[0] (.names at (22,32))                                                0.000     1.915
| (primitive '.names' combinational delay)                                                         0.197     2.112
out[28].out[0] (.names at (22,32))                                               0.000     2.112
| (intra 'clb' routing)                                                                            0.000     2.112
| (inter-block routing)                                                                            1.171     3.283
| (intra 'io' routing)                                                                             0.733     4.016
out:out[28].outpad[0] (.output at (1,42))                                        0.000     4.016
data arrival time                                                                                            4.016

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -4.016
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.016


#Path 20
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output at (1,41) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (inter-block routing)                                                           0.399     1.448
| (intra 'clb' routing)                                                           0.085     1.533
$obuf_out[27].in[4] (.names at (24,30))                                           0.000     1.533
| (primitive '.names' combinational delay)                                        0.135     1.668
$obuf_out[27].out[0] (.names at (24,30))                                          0.000     1.668
| (intra 'clb' routing)                                                           0.085     1.754
out[27].in[0] (.names at (24,30))                               0.000     1.754
| (primitive '.names' combinational delay)                                        0.218     1.972
out[27].out[0] (.names at (24,30))                              0.000     1.972
| (intra 'clb' routing)                                                           0.000     1.972
| (inter-block routing)                                                           1.290     3.261
| (intra 'io' routing)                                                            0.733     3.994
out:out[27].outpad[0] (.output at (1,41))                       0.000     3.994
data arrival time                                                                           3.994

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -3.994
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.994


#Path 21
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre at (29,29) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (inter-block routing)                                                                                                          0.399     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3238__.in[0] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3238__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (inter-block routing)                                                                                                          0.342     2.023
| (intra 'clb' routing)                                                                                                          0.085     2.108
$abc$128410$new_new_n3243__.in[4] (.names at (33,28))                                                                            0.000     2.108
| (primitive '.names' combinational delay)                                                                                       0.218     2.327
$abc$128410$new_new_n3243__.out[0] (.names at (33,28))                                                                           0.000     2.327
| (intra 'clb' routing)                                                                                                          0.000     2.327
| (inter-block routing)                                                                                                          0.342     2.668
| (intra 'clb' routing)                                                                                                          0.085     2.753
$abc$128410$new_new_n3254__.in[5] (.names at (34,29))                                                                            0.000     2.753
| (primitive '.names' combinational delay)                                                                                       0.173     2.926
$abc$128410$new_new_n3254__.out[0] (.names at (34,29))                                                                           0.000     2.926
| (intra 'clb' routing)                                                                                                          0.000     2.926
| (inter-block routing)                                                                                                          0.284     3.209
| (intra 'clb' routing)                                                                                                          0.085     3.294
$abc$128410$new_new_n3256__.in[0] (.names at (34,28))                                                                            0.000     3.294
| (primitive '.names' combinational delay)                                                                                       0.103     3.397
$abc$128410$new_new_n3256__.out[0] (.names at (34,28))                                                                           0.000     3.397
| (intra 'clb' routing)                                                                                                          0.000     3.397
| (inter-block routing)                                                                                                          0.220     3.617
| (intra 'clb' routing)                                                                                                          0.085     3.702
$auto_1085.B[29].in[5] (.names at (33,28))                                                                                       0.000     3.702
| (primitive '.names' combinational delay)                                                                                       0.103     3.804
$auto_1085.B[29].out[0] (.names at (33,28))                                                                                      0.000     3.804
| (intra 'clb' routing)                                                                                                          0.000     3.804
| (inter-block routing)                                                                                                          0.220     4.024
| (intra 'clb' routing)                                                                                                          0.233     4.257
$auto_1085.C[30].p[0] (adder_carry at (32,28))                                                                                   0.000     4.257
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.293
$auto_1085.C[30].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.293
| (intra 'clb' routing)                                                                                                          0.000     4.293
| (inter-block routing)                                                                                                          0.342     4.635
| (intra 'clb' routing)                                                                                                          0.085     4.720
$abc$128410$abc$64559$li747_li747.in[0] (.names at (29,29))                                                                     -0.000     4.720
| (primitive '.names' combinational delay)                                                                                       0.136     4.856
$abc$128410$abc$64559$li747_li747.out[0] (.names at (29,29))                                                                     0.000     4.856
| (intra 'clb' routing)                                                                                                          0.000     4.856
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre at (29,29))                       0.000     4.856
data arrival time                                                                                                                          4.856

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].C[0] (dffre at (29,29))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.856
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.993


#Path 22
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131677.b[17] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.518     4.758
| (intra 'dsp' routing)                                                                                  0.000     4.758
$delete_wire$131677.b[17] (RS_DSP_MULT_REGIN at (23,20))                                                 0.000     4.758
data arrival time                                                                                                  4.758

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.758
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.933


#Path 23
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131677.b[16] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.518     4.758
| (intra 'dsp' routing)                                                                                  0.000     4.758
$delete_wire$131677.b[16] (RS_DSP_MULT_REGIN at (23,20))                                                 0.000     4.758
data arrival time                                                                                                  4.758

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.758
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.933


#Path 24
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131677.b[15] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[15].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[15].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.518     4.758
| (intra 'dsp' routing)                                                                                  0.000     4.758
$delete_wire$131677.b[15] (RS_DSP_MULT_REGIN at (23,20))                                                 0.000     4.758
data arrival time                                                                                                  4.758

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.758
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.933


#Path 25
Startpoint: design195_5_10_inst.encoder_instance219.data_out[4].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output at (3,44) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[4].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                     0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[4].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                           0.000     1.048
| (inter-block routing)                                                                           0.220     1.268
| (intra 'clb' routing)                                                                           0.085     1.353
$obuf_out[4].in[4] (.names at (22,29))                                                            0.000     1.353
| (primitive '.names' combinational delay)                                                        0.218     1.571
$obuf_out[4].out[0] (.names at (22,29))                                                           0.000     1.571
| (intra 'clb' routing)                                                                           0.000     1.571
| (inter-block routing)                                                                           0.162     1.733
| (intra 'clb' routing)                                                                           0.085     1.818
out[4].in[0] (.names at (22,29))                                               -0.000     1.818
| (primitive '.names' combinational delay)                                                        0.197     2.015
out[4].out[0] (.names at (22,29))                                               0.000     2.015
| (intra 'clb' routing)                                                                           0.000     2.015
| (inter-block routing)                                                                           1.171     3.186
| (intra 'io' routing)                                                                            0.733     3.918
out:out[4].outpad[0] (.output at (3,44))                                        0.000     3.918
data arrival time                                                                                           3.918

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clock uncertainty                                                                                 0.000     0.000
output external delay                                                                             0.000     0.000
data required time                                                                                          0.000
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.000
data arrival time                                                                                          -3.918
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.918


#Path 26
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output at (3,44) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.342     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[5].in[4] (.names at (25,30))                                                                   0.000     1.475
| (primitive '.names' combinational delay)                                                               0.136     1.610
$obuf_out[5].out[0] (.names at (25,30))                                                                  0.000     1.610
| (intra 'clb' routing)                                                                                  0.085     1.696
out[5].in[0] (.names at (25,30))                                                       0.000     1.696
| (primitive '.names' combinational delay)                                                               0.197     1.893
out[5].out[0] (.names at (25,30))                                                      0.000     1.893
| (intra 'clb' routing)                                                                                  0.000     1.893
| (inter-block routing)                                                                                  1.290     3.182
| (intra 'io' routing)                                                                                   0.733     3.915
out:out[5].outpad[0] (.output at (3,44))                                               0.000     3.915
data arrival time                                                                                                  3.915

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.915
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.915


#Path 27
Startpoint: design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27) clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output at (1,43) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre at (22,27))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                     0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                           0.000     1.048
| (inter-block routing)                                                                           0.342     1.390
| (intra 'clb' routing)                                                                           0.085     1.475
$obuf_out[2].in[3] (.names at (24,28))                                                            0.000     1.475
| (primitive '.names' combinational delay)                                                        0.099     1.574
$obuf_out[2].out[0] (.names at (24,28))                                                           0.000     1.574
| (intra 'clb' routing)                                                                           0.085     1.659
out[2].in[0] (.names at (24,28))                                                0.000     1.659
| (primitive '.names' combinational delay)                                                        0.148     1.807
out[2].out[0] (.names at (24,28))                                               0.000     1.807
| (intra 'clb' routing)                                                                           0.000     1.807
| (inter-block routing)                                                                           1.351     3.158
| (intra 'io' routing)                                                                            0.733     3.891
out:out[2].outpad[0] (.output at (1,43))                                        0.000     3.891
data arrival time                                                                                           3.891

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clock uncertainty                                                                                 0.000     0.000
output external delay                                                                             0.000     0.000
data required time                                                                                          0.000
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.000
data arrival time                                                                                          -3.891
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.891


#Path 28
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output at (2,44) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (inter-block routing)                                                           0.399     1.448
| (intra 'clb' routing)                                                           0.085     1.533
$obuf_out[31].in[4] (.names at (22,31))                                           0.000     1.533
| (primitive '.names' combinational delay)                                        0.148     1.681
$obuf_out[31].out[0] (.names at (22,31))                                          0.000     1.681
| (intra 'clb' routing)                                                           0.085     1.766
out[31].in[0] (.names at (22,31))                               0.000     1.766
| (primitive '.names' combinational delay)                                        0.099     1.865
out[31].out[0] (.names at (22,31))                              0.000     1.865
| (intra 'clb' routing)                                                           0.000     1.865
| (inter-block routing)                                                           1.290     3.155
| (intra 'io' routing)                                                            0.733     3.888
out:out[31].outpad[0] (.output at (2,44))                       0.000     3.888
data arrival time                                                                           3.888

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -3.888
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.888


#Path 29
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output at (1,40) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing)                                                           0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (inter-block routing)                                                           0.399     1.448
| (intra 'clb' routing)                                                           0.085     1.533
$obuf_out[25].in[4] (.names at (22,31))                                           0.000     1.533
| (primitive '.names' combinational delay)                                        0.135     1.668
$obuf_out[25].out[0] (.names at (22,31))                                          0.000     1.668
| (intra 'clb' routing)                                                           0.085     1.754
out[25].in[0] (.names at (22,31))                               0.000     1.754
| (primitive '.names' combinational delay)                                        0.197     1.950
out[25].out[0] (.names at (22,31))                              0.000     1.950
| (intra 'clb' routing)                                                           0.000     1.950
| (inter-block routing)                                                           1.171     3.121
| (intra 'io' routing)                                                            0.733     3.854
out:out[25].outpad[0] (.output at (1,40))                       0.000     3.854
data arrival time                                                                           3.854

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -3.854
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -3.854


#Path 30
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[16].Q[0] (dffre at (26,32) clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output at (1,35) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[16].C[0] (dffre at (26,32))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[16].Q[0] (dffre at (26,32)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.399     1.448
| (intra 'clb' routing)                                                                                  0.085     1.533
$obuf_out[16].in[1] (.names at (21,31))                                                                  0.000     1.533
| (primitive '.names' combinational delay)                                                               0.148     1.681
$obuf_out[16].out[0] (.names at (21,31))                                                                 0.000     1.681
| (intra 'clb' routing)                                                                                  0.000     1.681
| (inter-block routing)                                                                                  0.162     1.842
| (intra 'clb' routing)                                                                                  0.085     1.928
out[16].in[0] (.names at (21,31))                                                      0.000     1.928
| (primitive '.names' combinational delay)                                                               0.136     2.063
out[16].out[0] (.names at (21,31))                                                     0.000     2.063
| (intra 'clb' routing)                                                                                  0.000     2.063
| (inter-block routing)                                                                                  1.052     3.115
| (intra 'io' routing)                                                                                   0.733     3.848
out:out[16].outpad[0] (.output at (1,35))                                              0.000     3.848
data arrival time                                                                                                  3.848

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.848
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.848


#Path 31
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[3].Q[0] (dffre at (22,29) clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output at (2,44) clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                                  0.894     0.894
| (inter-block routing)                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                 0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[3].C[0] (dffre at (22,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                           0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[3].Q[0] (dffre at (22,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                 0.000     1.048
| (inter-block routing)                                                                                 0.342     1.390
| (intra 'clb' routing)                                                                                 0.085     1.475
$obuf_out[3].in[2] (.names at (22,27))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                              0.148     1.623
$obuf_out[3].out[0] (.names at (22,27))                                                                 0.000     1.623
| (intra 'clb' routing)                                                                                 0.085     1.708
out[3].in[0] (.names at (22,27))                                                      0.000     1.708
| (primitive '.names' combinational delay)                                                              0.099     1.807
out[3].out[0] (.names at (22,27))                                                     0.000     1.807
| (intra 'clb' routing)                                                                                 0.000     1.807
| (inter-block routing)                                                                                 1.290     3.097
| (intra 'io' routing)                                                                                  0.733     3.830
out:out[3].outpad[0] (.output at (2,44))                                              0.000     3.830
data arrival time                                                                                                 3.830

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -3.830
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.830


#Path 32
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[6] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[6] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 33
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[5] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[5] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 34
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[8] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[8] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 35
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[3] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[3] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 36
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[2] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[2] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 37
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[10] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[10] (RS_DSP_MULT_REGIN at (23,23))                                                 0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 38
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[0] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[0] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 39
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[1] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[1] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 40
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[12] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[12] (RS_DSP_MULT_REGIN at (23,23))                                                 0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 41
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[4] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[4] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 42
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[7] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[7] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 43
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[9] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[9] (RS_DSP_MULT_REGIN at (23,23))                                                  0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 44
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[11] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[11] (RS_DSP_MULT_REGIN at (23,23))                                                 0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 45
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[13] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.399     4.639
| (intra 'dsp' routing)                                                                                  0.000     4.639
$delete_wire$131701.b[13] (RS_DSP_MULT_REGIN at (23,23))                                                 0.000     4.639
data arrival time                                                                                                  4.639

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.639
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.814


#Path 46
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.b[15] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
input external delay                                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing)                                                                                            1.119     2.013
| (intra 'clb' routing)                                                                                            0.085     2.098
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names at (24,16))                        0.000     2.098
| (primitive '.names' combinational delay)                                                                         0.148     2.246
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names at (24,16))                       0.000     2.246
| (intra 'clb' routing)                                                                                            0.000     2.246
| (inter-block routing)                                                                                            0.399     2.646
| (intra 'clb' routing)                                                                                            0.303     2.949
$auto_1076.C[5].g[0] (adder_carry at (22,18))                                                                      0.000     2.949
| (primitive 'adder_carry' combinational delay)                                                                    0.038     2.987
$auto_1076.C[5].cout[0] (adder_carry at (22,18))                                                                   0.000     2.987
| (intra 'clb' routing)                                                                                            0.000     2.987
$auto_1076.C[6].cin[0] (adder_carry at (22,18))                                                                    0.000     2.987
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.007
$auto_1076.C[6].cout[0] (adder_carry at (22,18))                                                                   0.000     3.007
| (intra 'clb' routing)                                                                                            0.000     3.007
$auto_1076.C[7].cin[0] (adder_carry at (22,18))                                                                    0.000     3.007
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.027
$auto_1076.C[7].cout[0] (adder_carry at (22,18))                                                                   0.000     3.027
| (intra 'clb' routing)                                                                                            0.000     3.027
| (inter-block routing)                                                                                            0.284     3.311
| (intra 'clb' routing)                                                                                            0.000     3.311
$auto_1076.C[8].cin[0] (adder_carry at (22,17))                                                                    0.000     3.311
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.331
$auto_1076.C[8].cout[0] (adder_carry at (22,17))                                                                   0.000     3.331
| (intra 'clb' routing)                                                                                            0.000     3.331
$auto_1076.C[9].cin[0] (adder_carry at (22,17))                                                                    0.000     3.331
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.351
$auto_1076.C[9].cout[0] (adder_carry at (22,17))                                                                   0.000     3.351
| (intra 'clb' routing)                                                                                            0.000     3.351
$auto_1076.C[10].cin[0] (adder_carry at (22,17))                                                                   0.000     3.351
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.371
$auto_1076.C[10].cout[0] (adder_carry at (22,17))                                                                  0.000     3.371
| (intra 'clb' routing)                                                                                            0.000     3.371
$auto_1076.C[11].cin[0] (adder_carry at (22,17))                                                                   0.000     3.371
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.390
$auto_1076.C[11].cout[0] (adder_carry at (22,17))                                                                  0.000     3.390
| (intra 'clb' routing)                                                                                            0.000     3.390
$auto_1076.C[12].cin[0] (adder_carry at (22,17))                                                                   0.000     3.390
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.410
$auto_1076.C[12].cout[0] (adder_carry at (22,17))                                                                  0.000     3.410
| (intra 'clb' routing)                                                                                            0.000     3.410
$auto_1076.C[13].cin[0] (adder_carry at (22,17))                                                                   0.000     3.410
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.430
$auto_1076.C[13].cout[0] (adder_carry at (22,17))                                                                  0.000     3.430
| (intra 'clb' routing)                                                                                            0.000     3.430
$auto_1076.C[14].cin[0] (adder_carry at (22,17))                                                                   0.000     3.430
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.450
$auto_1076.C[14].cout[0] (adder_carry at (22,17))                                                                  0.000     3.450
| (intra 'clb' routing)                                                                                            0.000     3.450
$auto_1076.C[15].cin[0] (adder_carry at (22,17))                                                                   0.000     3.450
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.470
$auto_1076.C[15].cout[0] (adder_carry at (22,17))                                                                  0.000     3.470
| (intra 'clb' routing)                                                                                            0.000     3.470
| (inter-block routing)                                                                                            0.284     3.754
| (intra 'clb' routing)                                                                                            0.000     3.754
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry at (22,16))                                                 0.000     3.754
| (primitive 'adder_carry' combinational delay)                                                                    0.037     3.791
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry at (22,16))                                              0.000     3.791
| (intra 'clb' routing)                                                                                            0.000     3.791
| (inter-block routing)                                                                                            0.342     4.132
| (intra 'clb' routing)                                                                                            0.085     4.217
$auto_1076.Y[15].in[0] (.names at (25,17))                                                                        -0.000     4.217
| (primitive '.names' combinational delay)                                                                         0.197     4.414
$auto_1076.Y[15].out[0] (.names at (25,17))                                                                        0.000     4.414
| (intra 'clb' routing)                                                                                            0.000     4.414
| (inter-block routing)                                                                                            0.220     4.634
| (intra 'dsp' routing)                                                                                            0.000     4.634
$delete_wire$131525.b[15] (RS_DSP_MULT_REGIN at (23,17))                                                           0.000     4.634
data arrival time                                                                                                            4.634

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing)                                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                                            0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                                                          0.000     0.894
clock uncertainty                                                                                                  0.000     0.894
cell setup time                                                                                                   -0.070     0.825
data required time                                                                                                           0.825
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.825
data arrival time                                                                                                           -4.634
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.809


#Path 47
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output at (1,39) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.342     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[22].in[4] (.names at (24,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.148     1.623
$obuf_out[22].out[0] (.names at (24,32))                                                                 0.000     1.623
| (intra 'clb' routing)                                                                                  0.085     1.708
out[22].in[0] (.names at (24,32))                                                      0.000     1.708
| (primitive '.names' combinational delay)                                                               0.197     1.905
out[22].out[0] (.names at (24,32))                                                     0.000     1.905
| (intra 'clb' routing)                                                                                  0.000     1.905
| (inter-block routing)                                                                                  1.171     3.076
| (intra 'io' routing)                                                                                   0.733     3.808
out:out[22].outpad[0] (.output at (1,39))                                              0.000     3.808
data arrival time                                                                                                  3.808

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.808
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.808


#Path 48
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output at (1,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (inter-block routing)                                                                            0.342     1.390
| (intra 'clb' routing)                                                                            0.085     1.475
$obuf_out[13].in[4] (.names at (25,31))                                                            0.000     1.475
| (primitive '.names' combinational delay)                                                         0.197     1.672
$obuf_out[13].out[0] (.names at (25,31))                                                           0.000     1.672
| (intra 'clb' routing)                                                                            0.085     1.757
out[13].in[0] (.names at (25,31))                                                0.000     1.757
| (primitive '.names' combinational delay)                                                         0.197     1.954
out[13].out[0] (.names at (25,31))                                               0.000     1.954
| (intra 'clb' routing)                                                                            0.000     1.954
| (inter-block routing)                                                                            1.113     3.067
| (intra 'io' routing)                                                                             0.733     3.800
out:out[13].outpad[0] (.output at (1,33))                                        0.000     3.800
data arrival time                                                                                            3.800

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -3.800
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.800


#Path 49
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output at (1,37) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.342     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[19].in[4] (.names at (24,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.218     1.693
$obuf_out[19].out[0] (.names at (24,32))                                                                 0.000     1.693
| (intra 'clb' routing)                                                                                  0.085     1.778
out[19].in[0] (.names at (24,32))                                                      0.000     1.778
| (primitive '.names' combinational delay)                                                               0.148     1.926
out[19].out[0] (.names at (24,32))                                                     0.000     1.926
| (intra 'clb' routing)                                                                                  0.000     1.926
| (inter-block routing)                                                                                  1.119     3.045
| (intra 'io' routing)                                                                                   0.733     3.778
out:out[19].outpad[0] (.output at (1,37))                                              0.000     3.778
data arrival time                                                                                                  3.778

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.778
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.778


#Path 50
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output at (1,43) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (inter-block routing)                                                                            0.399     1.448
| (intra 'clb' routing)                                                                            0.085     1.533
$obuf_out[30].in[3] (.names at (22,32))                                                            0.000     1.533
| (primitive '.names' combinational delay)                                                         0.148     1.681
$obuf_out[30].out[0] (.names at (22,32))                                                           0.000     1.681
| (intra 'clb' routing)                                                                            0.085     1.766
out[30].in[0] (.names at (22,32))                                                0.000     1.766
| (primitive '.names' combinational delay)                                                         0.099     1.865
out[30].out[0] (.names at (22,32))                                               0.000     1.865
| (intra 'clb' routing)                                                                            0.000     1.865
| (inter-block routing)                                                                            1.171     3.036
| (intra 'io' routing)                                                                             0.733     3.769
out:out[30].outpad[0] (.output at (1,43))                                        0.000     3.769
data arrival time                                                                                            3.769

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -3.769
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.769


#Path 51
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.b[17] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
input external delay                                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing)                                                                                            1.119     2.013
| (intra 'clb' routing)                                                                                            0.085     2.098
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names at (24,16))                        0.000     2.098
| (primitive '.names' combinational delay)                                                                         0.148     2.246
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names at (24,16))                       0.000     2.246
| (intra 'clb' routing)                                                                                            0.000     2.246
| (inter-block routing)                                                                                            0.399     2.646
| (intra 'clb' routing)                                                                                            0.303     2.949
$auto_1076.C[5].g[0] (adder_carry at (22,18))                                                                      0.000     2.949
| (primitive 'adder_carry' combinational delay)                                                                    0.038     2.987
$auto_1076.C[5].cout[0] (adder_carry at (22,18))                                                                   0.000     2.987
| (intra 'clb' routing)                                                                                            0.000     2.987
$auto_1076.C[6].cin[0] (adder_carry at (22,18))                                                                    0.000     2.987
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.007
$auto_1076.C[6].cout[0] (adder_carry at (22,18))                                                                   0.000     3.007
| (intra 'clb' routing)                                                                                            0.000     3.007
$auto_1076.C[7].cin[0] (adder_carry at (22,18))                                                                    0.000     3.007
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.027
$auto_1076.C[7].cout[0] (adder_carry at (22,18))                                                                   0.000     3.027
| (intra 'clb' routing)                                                                                            0.000     3.027
| (inter-block routing)                                                                                            0.284     3.311
| (intra 'clb' routing)                                                                                            0.000     3.311
$auto_1076.C[8].cin[0] (adder_carry at (22,17))                                                                    0.000     3.311
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.331
$auto_1076.C[8].cout[0] (adder_carry at (22,17))                                                                   0.000     3.331
| (intra 'clb' routing)                                                                                            0.000     3.331
$auto_1076.C[9].cin[0] (adder_carry at (22,17))                                                                    0.000     3.331
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.351
$auto_1076.C[9].cout[0] (adder_carry at (22,17))                                                                   0.000     3.351
| (intra 'clb' routing)                                                                                            0.000     3.351
$auto_1076.C[10].cin[0] (adder_carry at (22,17))                                                                   0.000     3.351
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.371
$auto_1076.C[10].cout[0] (adder_carry at (22,17))                                                                  0.000     3.371
| (intra 'clb' routing)                                                                                            0.000     3.371
$auto_1076.C[11].cin[0] (adder_carry at (22,17))                                                                   0.000     3.371
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.390
$auto_1076.C[11].cout[0] (adder_carry at (22,17))                                                                  0.000     3.390
| (intra 'clb' routing)                                                                                            0.000     3.390
$auto_1076.C[12].cin[0] (adder_carry at (22,17))                                                                   0.000     3.390
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.410
$auto_1076.C[12].cout[0] (adder_carry at (22,17))                                                                  0.000     3.410
| (intra 'clb' routing)                                                                                            0.000     3.410
$auto_1076.C[13].cin[0] (adder_carry at (22,17))                                                                   0.000     3.410
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.430
$auto_1076.C[13].cout[0] (adder_carry at (22,17))                                                                  0.000     3.430
| (intra 'clb' routing)                                                                                            0.000     3.430
$auto_1076.C[14].cin[0] (adder_carry at (22,17))                                                                   0.000     3.430
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.450
$auto_1076.C[14].cout[0] (adder_carry at (22,17))                                                                  0.000     3.450
| (intra 'clb' routing)                                                                                            0.000     3.450
$auto_1076.C[15].cin[0] (adder_carry at (22,17))                                                                   0.000     3.450
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.470
$auto_1076.C[15].cout[0] (adder_carry at (22,17))                                                                  0.000     3.470
| (intra 'clb' routing)                                                                                            0.000     3.470
| (inter-block routing)                                                                                            0.284     3.754
| (intra 'clb' routing)                                                                                            0.000     3.754
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry at (22,16))                                                 0.000     3.754
| (primitive 'adder_carry' combinational delay)                                                                    0.037     3.791
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry at (22,16))                                              0.000     3.791
| (intra 'clb' routing)                                                                                            0.000     3.791
| (inter-block routing)                                                                                            0.342     4.132
| (intra 'clb' routing)                                                                                            0.085     4.217
$auto_1076.Y[16].in[0] (.names at (21,17))                                                                        -0.000     4.217
| (primitive '.names' combinational delay)                                                                         0.148     4.365
$auto_1076.Y[16].out[0] (.names at (21,17))                                                                        0.000     4.365
| (intra 'clb' routing)                                                                                            0.000     4.365
| (inter-block routing)                                                                                            0.220     4.585
| (intra 'dsp' routing)                                                                                            0.000     4.585
$delete_wire$131525.b[17] (RS_DSP_MULT_REGIN at (23,17))                                                           0.000     4.585
data arrival time                                                                                                            4.585

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing)                                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                                            0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                                                          0.000     0.894
clock uncertainty                                                                                                  0.000     0.894
cell setup time                                                                                                   -0.070     0.825
data required time                                                                                                           0.825
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.825
data arrival time                                                                                                           -4.585
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.760


#Path 52
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.b[16] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
input external delay                                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing)                                                                                            1.119     2.013
| (intra 'clb' routing)                                                                                            0.085     2.098
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names at (24,16))                        0.000     2.098
| (primitive '.names' combinational delay)                                                                         0.148     2.246
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names at (24,16))                       0.000     2.246
| (intra 'clb' routing)                                                                                            0.000     2.246
| (inter-block routing)                                                                                            0.399     2.646
| (intra 'clb' routing)                                                                                            0.303     2.949
$auto_1076.C[5].g[0] (adder_carry at (22,18))                                                                      0.000     2.949
| (primitive 'adder_carry' combinational delay)                                                                    0.038     2.987
$auto_1076.C[5].cout[0] (adder_carry at (22,18))                                                                   0.000     2.987
| (intra 'clb' routing)                                                                                            0.000     2.987
$auto_1076.C[6].cin[0] (adder_carry at (22,18))                                                                    0.000     2.987
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.007
$auto_1076.C[6].cout[0] (adder_carry at (22,18))                                                                   0.000     3.007
| (intra 'clb' routing)                                                                                            0.000     3.007
$auto_1076.C[7].cin[0] (adder_carry at (22,18))                                                                    0.000     3.007
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.027
$auto_1076.C[7].cout[0] (adder_carry at (22,18))                                                                   0.000     3.027
| (intra 'clb' routing)                                                                                            0.000     3.027
| (inter-block routing)                                                                                            0.284     3.311
| (intra 'clb' routing)                                                                                            0.000     3.311
$auto_1076.C[8].cin[0] (adder_carry at (22,17))                                                                    0.000     3.311
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.331
$auto_1076.C[8].cout[0] (adder_carry at (22,17))                                                                   0.000     3.331
| (intra 'clb' routing)                                                                                            0.000     3.331
$auto_1076.C[9].cin[0] (adder_carry at (22,17))                                                                    0.000     3.331
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.351
$auto_1076.C[9].cout[0] (adder_carry at (22,17))                                                                   0.000     3.351
| (intra 'clb' routing)                                                                                            0.000     3.351
$auto_1076.C[10].cin[0] (adder_carry at (22,17))                                                                   0.000     3.351
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.371
$auto_1076.C[10].cout[0] (adder_carry at (22,17))                                                                  0.000     3.371
| (intra 'clb' routing)                                                                                            0.000     3.371
$auto_1076.C[11].cin[0] (adder_carry at (22,17))                                                                   0.000     3.371
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.390
$auto_1076.C[11].cout[0] (adder_carry at (22,17))                                                                  0.000     3.390
| (intra 'clb' routing)                                                                                            0.000     3.390
$auto_1076.C[12].cin[0] (adder_carry at (22,17))                                                                   0.000     3.390
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.410
$auto_1076.C[12].cout[0] (adder_carry at (22,17))                                                                  0.000     3.410
| (intra 'clb' routing)                                                                                            0.000     3.410
$auto_1076.C[13].cin[0] (adder_carry at (22,17))                                                                   0.000     3.410
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.430
$auto_1076.C[13].cout[0] (adder_carry at (22,17))                                                                  0.000     3.430
| (intra 'clb' routing)                                                                                            0.000     3.430
$auto_1076.C[14].cin[0] (adder_carry at (22,17))                                                                   0.000     3.430
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.450
$auto_1076.C[14].cout[0] (adder_carry at (22,17))                                                                  0.000     3.450
| (intra 'clb' routing)                                                                                            0.000     3.450
$auto_1076.C[15].cin[0] (adder_carry at (22,17))                                                                   0.000     3.450
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.470
$auto_1076.C[15].cout[0] (adder_carry at (22,17))                                                                  0.000     3.470
| (intra 'clb' routing)                                                                                            0.000     3.470
| (inter-block routing)                                                                                            0.284     3.754
| (intra 'clb' routing)                                                                                            0.000     3.754
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry at (22,16))                                                 0.000     3.754
| (primitive 'adder_carry' combinational delay)                                                                    0.037     3.791
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry at (22,16))                                              0.000     3.791
| (intra 'clb' routing)                                                                                            0.000     3.791
| (inter-block routing)                                                                                            0.342     4.132
| (intra 'clb' routing)                                                                                            0.085     4.217
$auto_1076.Y[16].in[0] (.names at (21,17))                                                                        -0.000     4.217
| (primitive '.names' combinational delay)                                                                         0.148     4.365
$auto_1076.Y[16].out[0] (.names at (21,17))                                                                        0.000     4.365
| (intra 'clb' routing)                                                                                            0.000     4.365
| (inter-block routing)                                                                                            0.220     4.585
| (intra 'dsp' routing)                                                                                            0.000     4.585
$delete_wire$131525.b[16] (RS_DSP_MULT_REGIN at (23,17))                                                           0.000     4.585
data arrival time                                                                                                            4.585

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing)                                                                                            0.000     0.894
| (intra 'dsp' routing)                                                                                            0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                                                          0.000     0.894
clock uncertainty                                                                                                  0.000     0.894
cell setup time                                                                                                   -0.070     0.825
data required time                                                                                                           0.825
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.825
data arrival time                                                                                                           -4.585
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.760


#Path 53
Startpoint: design195_5_10_inst.invertion_instance329.data_out[14].Q[0] (dffre at (24,28) clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output at (1,34) clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                      0.000     0.000
| (intra 'io' routing)                                                                               0.894     0.894
| (inter-block routing)                                                                              0.000     0.894
| (intra 'clb' routing)                                                                              0.000     0.894
design195_5_10_inst.invertion_instance329.data_out[14].C[0] (dffre at (24,28))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                        0.154     1.048
design195_5_10_inst.invertion_instance329.data_out[14].Q[0] (dffre at (24,28)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                              0.000     1.048
| (inter-block routing)                                                                              0.399     1.448
| (intra 'clb' routing)                                                                              0.085     1.533
$obuf_out[14].in[0] (.names at (25,31))                                                              0.000     1.533
| (primitive '.names' combinational delay)                                                           0.197     1.730
$obuf_out[14].out[0] (.names at (25,31))                                                             0.000     1.730
| (intra 'clb' routing)                                                                              0.085     1.815
out[14].in[0] (.names at (25,31))                                                  0.000     1.815
| (primitive '.names' combinational delay)                                                           0.099     1.914
out[14].out[0] (.names at (25,31))                                                 0.000     1.914
| (intra 'clb' routing)                                                                              0.000     1.914
| (inter-block routing)                                                                              1.113     3.027
| (intra 'io' routing)                                                                               0.733     3.760
out:out[14].outpad[0] (.output at (1,34))                                          0.000     3.760
data arrival time                                                                                              3.760

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                             -3.760
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -3.760


#Path 54
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131707.b[17] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.342     4.581
| (intra 'dsp' routing)                                                                                  0.000     4.581
$delete_wire$131707.b[17] (RS_DSP_MULT_REGIN at (23,26))                                                 0.000     4.581
data arrival time                                                                                                  4.581

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.581
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.756


#Path 55
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131707.b[16] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[16].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.342     4.581
| (intra 'dsp' routing)                                                                                  0.000     4.581
$delete_wire$131707.b[16] (RS_DSP_MULT_REGIN at (23,26))                                                 0.000     4.581
data arrival time                                                                                                  4.581

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.581
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.756


#Path 56
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131707.b[15] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.576     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.710
| (primitive '.names' combinational delay)                                                               0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     1.907
| (intra 'clb' routing)                                                                                  0.000     1.907
| (inter-block routing)                                                                                  0.576     2.483
| (intra 'clb' routing)                                                                                  0.233     2.716
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.716
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.754
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.754
| (intra 'clb' routing)                                                                                  0.000     2.754
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.754
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.774
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.774
| (intra 'clb' routing)                                                                                  0.000     2.774
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.774
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.794
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.794
| (intra 'clb' routing)                                                                                  0.000     2.794
| (inter-block routing)                                                                                  0.284     3.078
| (intra 'clb' routing)                                                                                  0.000     3.078
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     3.078
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.098
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     3.098
| (intra 'clb' routing)                                                                                  0.000     3.098
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     3.098
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.118
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.118
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.138
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.138
| (intra 'clb' routing)                                                                                  0.000     3.138
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.138
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.157
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.157
| (intra 'clb' routing)                                                                                  0.000     3.157
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.157
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.177
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.177
| (intra 'clb' routing)                                                                                  0.000     3.177
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.177
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.197
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.197
| (intra 'clb' routing)                                                                                  0.000     3.197
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.197
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.217
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.217
| (intra 'clb' routing)                                                                                  0.000     3.217
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.217
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.237
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.237
| (intra 'clb' routing)                                                                                  0.000     3.237
| (inter-block routing)                                                                                  0.284     3.521
| (intra 'clb' routing)                                                                                  0.000     3.521
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.521
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.558
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.558
| (intra 'clb' routing)                                                                                  0.000     3.558
| (inter-block routing)                                                                                  0.399     3.957
| (intra 'clb' routing)                                                                                  0.085     4.042
$auto_1133.Y[15].in[0] (.names at (26,27))                                                              -0.000     4.042
| (primitive '.names' combinational delay)                                                               0.197     4.239
$auto_1133.Y[15].out[0] (.names at (26,27))                                                              0.000     4.239
| (intra 'clb' routing)                                                                                  0.000     4.239
| (inter-block routing)                                                                                  0.342     4.581
| (intra 'dsp' routing)                                                                                  0.000     4.581
$delete_wire$131707.b[15] (RS_DSP_MULT_REGIN at (23,26))                                                 0.000     4.581
data arrival time                                                                                                  4.581

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.581
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.756


#Path 57
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output at (1,40) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.284     1.332
| (intra 'clb' routing)                                                                                  0.085     1.417
$obuf_out[24].in[2] (.names at (22,30))                                                                 -0.000     1.417
| (primitive '.names' combinational delay)                                                               0.197     1.614
$obuf_out[24].out[0] (.names at (22,30))                                                                 0.000     1.614
| (intra 'clb' routing)                                                                                  0.085     1.699
out[24].in[0] (.names at (22,30))                                                      0.000     1.699
| (primitive '.names' combinational delay)                                                               0.135     1.835
out[24].out[0] (.names at (22,30))                                                     0.000     1.835
| (intra 'clb' routing)                                                                                  0.000     1.835
| (inter-block routing)                                                                                  1.171     3.005
| (intra 'io' routing)                                                                                   0.733     3.738
out:out[24].outpad[0] (.output at (1,40))                                              0.000     3.738
data arrival time                                                                                                  3.738

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.738
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.738


#Path 58
Startpoint: design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre at (25,31) clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output at (1,39) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design195_5_10_inst.register_instance549.data_out[23].C[0] (dffre at (25,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre at (25,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (inter-block routing)                                                                             0.339     1.387
| (intra 'clb' routing)                                                                             0.085     1.472
$obuf_out[23].in[2] (.names at (21,31))                                                             0.000     1.472
| (primitive '.names' combinational delay)                                                          0.197     1.669
$obuf_out[23].out[0] (.names at (21,31))                                                            0.000     1.669
| (intra 'clb' routing)                                                                             0.085     1.754
out[23].in[0] (.names at (21,31))                                                 0.000     1.754
| (primitive '.names' combinational delay)                                                          0.197     1.951
out[23].out[0] (.names at (21,31))                                                0.000     1.951
| (intra 'clb' routing)                                                                             0.000     1.951
| (inter-block routing)                                                                             1.052     3.003
| (intra 'io' routing)                                                                              0.733     3.736
out:out[23].outpad[0] (.output at (1,39))                                         0.000     3.736
data arrival time                                                                                             3.736

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -3.736
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -3.736


#Path 59
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[17].Q[0] (dffre at (26,32) clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output at (1,36) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[17].C[0] (dffre at (26,32))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[17].Q[0] (dffre at (26,32)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.399     1.448
| (intra 'clb' routing)                                                                                  0.085     1.533
$obuf_out[17].in[1] (.names at (21,31))                                                                  0.000     1.533
| (primitive '.names' combinational delay)                                                               0.218     1.751
$obuf_out[17].out[0] (.names at (21,31))                                                                 0.000     1.751
| (intra 'clb' routing)                                                                                  0.085     1.836
out[17].in[0] (.names at (21,31))                                                      0.000     1.836
| (primitive '.names' combinational delay)                                                               0.099     1.935
out[17].out[0] (.names at (21,31))                                                     0.000     1.935
| (intra 'clb' routing)                                                                                  0.000     1.935
| (inter-block routing)                                                                                  1.052     2.987
| (intra 'io' routing)                                                                                   0.733     3.720
out:out[17].outpad[0] (.output at (1,36))                                             -0.000     3.720
data arrival time                                                                                                  3.720

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.720
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.720


#Path 60
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output at (1,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.342     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[11].in[4] (.names at (25,30))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.197     1.672
$obuf_out[11].out[0] (.names at (25,30))                                                                 0.000     1.672
| (intra 'clb' routing)                                                                                  0.085     1.757
out[11].in[0] (.names at (25,30))                                                      0.000     1.757
| (primitive '.names' combinational delay)                                                               0.099     1.856
out[11].out[0] (.names at (25,30))                                                     0.000     1.856
| (intra 'clb' routing)                                                                                  0.000     1.856
| (inter-block routing)                                                                                  1.113     2.969
| (intra 'io' routing)                                                                                   0.733     3.702
out:out[11].outpad[0] (.output at (1,32))                                              0.000     3.702
data arrival time                                                                                                  3.702

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.702
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.702


#Path 61
Startpoint: design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27) clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output at (1,37) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre at (22,27))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                     0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                           0.000     1.048
| (inter-block routing)                                                                           0.284     1.332
| (intra 'clb' routing)                                                                           0.085     1.417
$obuf_out[1].in[3] (.names at (22,28))                                                           -0.000     1.417
| (primitive '.names' combinational delay)                                                        0.197     1.614
$obuf_out[1].out[0] (.names at (22,28))                                                           0.000     1.614
| (intra 'clb' routing)                                                                           0.085     1.699
out[1].in[0] (.names at (22,28))                                                0.000     1.699
| (primitive '.names' combinational delay)                                                        0.099     1.798
out[1].out[0] (.names at (22,28))                                               0.000     1.798
| (intra 'clb' routing)                                                                           0.000     1.798
| (inter-block routing)                                                                           1.171     2.969
| (intra 'io' routing)                                                                            0.733     3.702
out:out[1].outpad[0] (.output at (1,37))                                        0.000     3.702
data arrival time                                                                                           3.702

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clock uncertainty                                                                                 0.000     0.000
output external delay                                                                             0.000     0.000
data required time                                                                                          0.000
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.000
data arrival time                                                                                          -3.702
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.702


#Path 62
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[10].Q[0] (dffre at (25,30) clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output at (1,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[10].C[0] (dffre at (25,30))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[10].Q[0] (dffre at (25,30)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.284     1.332
| (intra 'clb' routing)                                                                                  0.085     1.417
$obuf_out[10].in[1] (.names at (25,29))                                                                 -0.000     1.417
| (primitive '.names' combinational delay)                                                               0.218     1.635
$obuf_out[10].out[0] (.names at (25,29))                                                                 0.000     1.635
| (intra 'clb' routing)                                                                                  0.085     1.720
out[10].in[0] (.names at (25,29))                                                      0.000     1.720
| (primitive '.names' combinational delay)                                                               0.135     1.856
out[10].out[0] (.names at (25,29))                                                     0.000     1.856
| (intra 'clb' routing)                                                                                  0.000     1.856
| (inter-block routing)                                                                                  1.113     2.969
| (intra 'io' routing)                                                                                   0.733     3.701
out:out[10].outpad[0] (.output at (1,32))                                              0.000     3.701
data arrival time                                                                                                  3.701

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.701
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.701


#Path 63
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[31].D[0] (dffre at (24,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.528     2.422
| (intra 'clb' routing)                                                                            0.085     2.507
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.507
| (primitive '.names' combinational delay)                                                         0.152     2.659
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.659
| (intra 'clb' routing)                                                                            0.085     2.744
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     2.744
| (primitive '.names' combinational delay)                                                         0.148     2.892
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     2.892
| (intra 'clb' routing)                                                                            0.000     2.892
| (inter-block routing)                                                                            0.521     3.413
| (intra 'clb' routing)                                                                            0.085     3.498
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                        0.000     3.498
| (primitive '.names' combinational delay)                                                         0.103     3.601
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                       0.000     3.601
| (intra 'clb' routing)                                                                            0.000     3.601
| (inter-block routing)                                                                            0.637     4.238
| (intra 'clb' routing)                                                                            0.085     4.323
$abc$128410$abc$64559$li274_li274.in[1] (.names at (24,29))                                        0.000     4.323
| (primitive '.names' combinational delay)                                                         0.218     4.541
$abc$128410$abc$64559$li274_li274.out[0] (.names at (24,29))                                       0.000     4.541
| (intra 'clb' routing)                                                                            0.000     4.541
design195_5_10_inst.encoder_instance219.data_out[31].D[0] (dffre at (24,29))                       0.000     4.541
data arrival time                                                                                            4.541

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.541
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.678


#Path 64
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[4].D[0] (dffre at (24,29) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
rst.inpad[0] (.input at (1,11))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.528     2.422
| (intra 'clb' routing)                                                                           0.085     2.507
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                             0.000     2.507
| (primitive '.names' combinational delay)                                                        0.152     2.659
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                            0.000     2.659
| (intra 'clb' routing)                                                                           0.085     2.744
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                             0.000     2.744
| (primitive '.names' combinational delay)                                                        0.148     2.892
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                            0.000     2.892
| (intra 'clb' routing)                                                                           0.000     2.892
| (inter-block routing)                                                                           0.521     3.413
| (intra 'clb' routing)                                                                           0.085     3.498
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                       0.000     3.498
| (primitive '.names' combinational delay)                                                        0.103     3.601
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                      0.000     3.601
| (intra 'clb' routing)                                                                           0.000     3.601
| (inter-block routing)                                                                           0.637     4.238
| (intra 'clb' routing)                                                                           0.085     4.323
$abc$128410$abc$64559$li270_li270.in[2] (.names at (24,29))                                       0.000     4.323
| (primitive '.names' combinational delay)                                                        0.218     4.541
$abc$128410$abc$64559$li270_li270.out[0] (.names at (24,29))                                      0.000     4.541
| (intra 'clb' routing)                                                                           0.000     4.541
design195_5_10_inst.encoder_instance219.data_out[4].D[0] (dffre at (24,29))                       0.000     4.541
data arrival time                                                                                           4.541

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[4].C[0] (dffre at (24,29))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -4.541
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.678


#Path 65
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[22].D[0] (dffre at (24,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.528     2.422
| (intra 'clb' routing)                                                                            0.085     2.507
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.507
| (primitive '.names' combinational delay)                                                         0.152     2.659
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.659
| (intra 'clb' routing)                                                                            0.085     2.744
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     2.744
| (primitive '.names' combinational delay)                                                         0.148     2.892
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     2.892
| (intra 'clb' routing)                                                                            0.000     2.892
| (inter-block routing)                                                                            0.521     3.413
| (intra 'clb' routing)                                                                            0.085     3.498
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                        0.000     3.498
| (primitive '.names' combinational delay)                                                         0.103     3.601
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                       0.000     3.601
| (intra 'clb' routing)                                                                            0.000     3.601
| (inter-block routing)                                                                            0.698     4.299
| (intra 'clb' routing)                                                                            0.085     4.384
$abc$128410$abc$64559$li273_li273.in[1] (.names at (24,31))                                        0.000     4.384
| (primitive '.names' combinational delay)                                                         0.148     4.532
$abc$128410$abc$64559$li273_li273.out[0] (.names at (24,31))                                       0.000     4.532
| (intra 'clb' routing)                                                                            0.000     4.532
design195_5_10_inst.encoder_instance219.data_out[22].D[0] (dffre at (24,31))                       0.000     4.532
data arrival time                                                                                            4.532

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[22].C[0] (dffre at (24,31))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.532
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.669


#Path 66
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131701.a[6] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.000     3.443
| (inter-block routing)                                                         0.342     3.785
| (intra 'clb' routing)                                                         0.085     3.870
$auto_10922.Y[6].in[3] (.names at (27,26))                                      0.000     3.870
| (primitive '.names' combinational delay)                                      0.218     4.088
$auto_10922.Y[6].out[0] (.names at (27,26))                                     0.000     4.088
| (intra 'clb' routing)                                                         0.000     4.088
| (inter-block routing)                                                         0.399     4.487
| (intra 'dsp' routing)                                                         0.000     4.487
$delete_wire$131701.a[6] (RS_DSP_MULT_REGIN at (23,23))                         0.000     4.487
data arrival time                                                                         4.487

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.487
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.667


#Path 67
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[18].D[0] (dffre at (22,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.528     2.422
| (intra 'clb' routing)                                                                            0.085     2.507
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.507
| (primitive '.names' combinational delay)                                                         0.152     2.659
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.659
| (intra 'clb' routing)                                                                            0.085     2.744
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     2.744
| (primitive '.names' combinational delay)                                                         0.148     2.892
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     2.892
| (intra 'clb' routing)                                                                            0.000     2.892
| (inter-block routing)                                                                            0.521     3.413
| (intra 'clb' routing)                                                                            0.085     3.498
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                        0.000     3.498
| (primitive '.names' combinational delay)                                                         0.103     3.601
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                       0.000     3.601
| (intra 'clb' routing)                                                                            0.000     3.601
| (inter-block routing)                                                                            0.695     4.296
| (intra 'clb' routing)                                                                            0.233     4.529
design195_5_10_inst.encoder_instance219.data_out[18].D[0] (dffre at (22,29))                       0.000     4.529
data arrival time                                                                                            4.529

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[18].C[0] (dffre at (22,29))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.529
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.666


#Path 68
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output at (1,33) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.367     1.416
$obuf_out[12].in[3] (.names at (22,31))                                                                  0.000     1.416
| (primitive '.names' combinational delay)                                                               0.218     1.634
$obuf_out[12].out[0] (.names at (22,31))                                                                 0.000     1.634
| (intra 'clb' routing)                                                                                  0.085     1.719
out[12].in[0] (.names at (22,31))                                                      0.000     1.719
| (primitive '.names' combinational delay)                                                               0.135     1.854
out[12].out[0] (.names at (22,31))                                                     0.000     1.854
| (intra 'clb' routing)                                                                                  0.000     1.854
| (inter-block routing)                                                                                  1.055     2.909
| (intra 'io' routing)                                                                                   0.733     3.642
out:out[12].outpad[0] (.output at (1,33))                                              0.000     3.642
data arrival time                                                                                                  3.642

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.642
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.642


#Path 69
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output at (1,38) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.220     1.268
| (intra 'clb' routing)                                                                                  0.085     1.353
$obuf_out[20].in[4] (.names at (24,31))                                                                  0.000     1.353
| (primitive '.names' combinational delay)                                                               0.099     1.452
$obuf_out[20].out[0] (.names at (24,31))                                                                 0.000     1.452
| (intra 'clb' routing)                                                                                  0.085     1.537
out[20].in[0] (.names at (24,31))                                                      0.000     1.537
| (primitive '.names' combinational delay)                                                               0.197     1.734
out[20].out[0] (.names at (24,31))                                                     0.000     1.734
| (intra 'clb' routing)                                                                                  0.000     1.734
| (inter-block routing)                                                                                  1.171     2.905
| (intra 'io' routing)                                                                                   0.733     3.638
out:out[20].outpad[0] (.output at (1,38))                                             -0.000     3.638
data arrival time                                                                                                  3.638

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.638
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.638


#Path 70
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre at (29,27) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (inter-block routing)                                                                                                          0.399     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3239__.in[1] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3239__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (inter-block routing)                                                                                                          0.220     1.901
| (intra 'clb' routing)                                                                                                          0.085     1.987
$abc$128410$new_new_n3240__.in[3] (.names at (33,29))                                                                            0.000     1.987
| (primitive '.names' combinational delay)                                                                                       0.173     2.159
$abc$128410$new_new_n3240__.out[0] (.names at (33,29))                                                                           0.000     2.159
| (intra 'clb' routing)                                                                                                          0.000     2.159
| (inter-block routing)                                                                                                          0.162     2.321
| (intra 'clb' routing)                                                                                                          0.085     2.406
$abc$128410$new_new_n3242__.in[0] (.names at (33,29))                                                                            0.000     2.406
| (primitive '.names' combinational delay)                                                                                       0.218     2.624
$abc$128410$new_new_n3242__.out[0] (.names at (33,29))                                                                           0.000     2.624
| (intra 'clb' routing)                                                                                                          0.000     2.624
| (inter-block routing)                                                                                                          0.220     2.843
| (intra 'clb' routing)                                                                                                          0.085     2.929
$auto_1085.B[24].in[1] (.names at (34,29))                                                                                       0.000     2.929
| (primitive '.names' combinational delay)                                                                                       0.197     3.126
$auto_1085.B[24].out[0] (.names at (34,29))                                                                                      0.000     3.126
| (intra 'clb' routing)                                                                                                          0.000     3.126
| (inter-block routing)                                                                                                          0.342     3.467
| (intra 'clb' routing)                                                                                                          0.303     3.770
$auto_1085.C[25].p[0] (adder_carry at (32,28))                                                                                   0.000     3.770
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     3.799
$auto_1085.C[25].cout[0] (adder_carry at (32,28))                                                                                0.000     3.799
| (intra 'clb' routing)                                                                                                          0.000     3.799
$auto_1085.C[26].cin[0] (adder_carry at (32,28))                                                                                 0.000     3.799
| (primitive 'adder_carry' combinational delay)                                                                                  0.020     3.819
$auto_1085.C[26].cout[0] (adder_carry at (32,28))                                                                                0.000     3.819
| (intra 'clb' routing)                                                                                                          0.000     3.819
$auto_1085.C[27].cin[0] (adder_carry at (32,28))                                                                                 0.000     3.819
| (primitive 'adder_carry' combinational delay)                                                                                  0.020     3.838
$auto_1085.C[27].cout[0] (adder_carry at (32,28))                                                                                0.000     3.838
| (intra 'clb' routing)                                                                                                          0.000     3.838
$auto_1085.C[28].cin[0] (adder_carry at (32,28))                                                                                 0.000     3.838
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     3.875
$auto_1085.C[28].sumout[0] (adder_carry at (32,28))                                                                              0.000     3.875
| (intra 'clb' routing)                                                                                                          0.000     3.875
| (inter-block routing)                                                                                                          0.342     4.217
| (intra 'clb' routing)                                                                                                          0.085     4.302
$abc$128410$abc$64559$li745_li745.in[0] (.names at (29,27))                                                                     -0.000     4.302
| (primitive '.names' combinational delay)                                                                                       0.197     4.499
$abc$128410$abc$64559$li745_li745.out[0] (.names at (29,27))                                                                     0.000     4.499
| (intra 'clb' routing)                                                                                                          0.000     4.499
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre at (29,27))                       0.000     4.499
data arrival time                                                                                                                          4.499

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].C[0] (dffre at (29,27))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.499
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.636


#Path 71
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131707.a[6] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.000     3.443
| (inter-block routing)                                                         0.342     3.785
| (intra 'clb' routing)                                                         0.085     3.870
$auto_10922.Y[6].in[3] (.names at (27,26))                                      0.000     3.870
| (primitive '.names' combinational delay)                                      0.218     4.088
$auto_10922.Y[6].out[0] (.names at (27,26))                                     0.000     4.088
| (intra 'clb' routing)                                                         0.000     4.088
| (inter-block routing)                                                         0.338     4.426
| (intra 'dsp' routing)                                                         0.000     4.426
$delete_wire$131707.a[6] (RS_DSP_MULT_REGIN at (23,26))                         0.000     4.426
data arrival time                                                                         4.426

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.426
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.606


#Path 72
Startpoint: design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27) clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output at (1,31) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre at (22,27))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                     0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                           0.000     1.048
| (inter-block routing)                                                                           0.284     1.332
| (intra 'clb' routing)                                                                           0.085     1.417
$obuf_out[0].in[4] (.names at (22,28))                                                           -0.000     1.417
| (primitive '.names' combinational delay)                                                        0.218     1.635
$obuf_out[0].out[0] (.names at (22,28))                                                           0.000     1.635
| (intra 'clb' routing)                                                                           0.085     1.720
out[0].in[0] (.names at (22,28))                                                0.000     1.720
| (primitive '.names' combinational delay)                                                        0.148     1.868
out[0].out[0] (.names at (22,28))                                               0.000     1.868
| (intra 'clb' routing)                                                                           0.000     1.868
| (inter-block routing)                                                                           0.997     2.865
| (intra 'io' routing)                                                                            0.733     3.598
out:out[0].outpad[0] (.output at (1,31))                                        0.000     3.598
data arrival time                                                                                           3.598

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clock uncertainty                                                                                 0.000     0.000
output external delay                                                                             0.000     0.000
data required time                                                                                          0.000
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.000
data arrival time                                                                                          -3.598
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.598


#Path 73
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[15].Q[0] (dffre at (25,31) clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output at (1,34) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[15].C[0] (dffre at (25,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[15].Q[0] (dffre at (25,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (inter-block routing)                                                                                  0.339     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$obuf_out[15].in[1] (.names at (21,31))                                                                  0.000     1.472
| (primitive '.names' combinational delay)                                                               0.148     1.620
$obuf_out[15].out[0] (.names at (21,31))                                                                 0.000     1.620
| (intra 'clb' routing)                                                                                  0.085     1.705
out[15].in[0] (.names at (21,31))                                                      0.000     1.705
| (primitive '.names' combinational delay)                                                               0.148     1.853
out[15].out[0] (.names at (21,31))                                                     0.000     1.853
| (intra 'clb' routing)                                                                                  0.000     1.853
| (inter-block routing)                                                                                  0.997     2.850
| (intra 'io' routing)                                                                                   0.733     3.582
out:out[15].outpad[0] (.output at (1,34))                                             -0.000     3.582
data arrival time                                                                                                  3.582

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.582
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.582


#Path 74
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131701.a[7] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.000     3.443
| (inter-block routing)                                                         0.220     3.663
| (intra 'clb' routing)                                                         0.085     3.748
$auto_10922.Y[7].in[5] (.names at (27,27))                                     -0.000     3.748
| (primitive '.names' combinational delay)                                      0.172     3.920
$auto_10922.Y[7].out[0] (.names at (27,27))                                     0.000     3.920
| (intra 'clb' routing)                                                         0.000     3.920
| (inter-block routing)                                                         0.457     4.378
| (intra 'dsp' routing)                                                         0.000     4.378
$delete_wire$131701.a[7] (RS_DSP_MULT_REGIN at (23,23))                         0.000     4.378
data arrival time                                                                         4.378

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.378
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.558


#Path 75
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[10] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[10] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 76
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[15] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[15] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 77
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[19] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[19] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 78
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[12] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[12] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 79
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[11] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[11] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 80
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[17] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[17] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 81
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[14] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[14] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 82
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[13] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[13] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 83
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[9] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[9] (RS_DSP_MULT_REGIN at (23,17))                         0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 84
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[16] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[16] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 85
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[18] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         1.235     2.129
| (intra 'clb' routing)                                                         0.085     2.214
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.214
| (primitive '.names' combinational delay)                                      0.173     2.387
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.387
| (intra 'clb' routing)                                                         0.000     2.387
| (inter-block routing)                                                         0.399     2.786
| (intra 'clb' routing)                                                         0.085     2.871
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     2.871
| (primitive '.names' combinational delay)                                      0.025     2.896
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     2.896
| (intra 'clb' routing)                                                         0.085     2.982
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     2.982
| (primitive '.names' combinational delay)                                      0.148     3.129
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.129
| (intra 'clb' routing)                                                         0.000     3.129
| (inter-block routing)                                                         0.220     3.349
| (intra 'clb' routing)                                                         0.085     3.434
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                           0.000     3.434
| (primitive '.names' combinational delay)                                      0.173     3.607
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     3.607
| (intra 'clb' routing)                                                         0.000     3.607
| (inter-block routing)                                                         0.220     3.826
| (intra 'clb' routing)                                                         0.085     3.911
$auto_10936.Y[9].in[3] (.names at (25,17))                                      0.000     3.911
| (primitive '.names' combinational delay)                                      0.197     4.108
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.108
| (intra 'clb' routing)                                                         0.000     4.108
| (inter-block routing)                                                         0.220     4.328
| (intra 'dsp' routing)                                                         0.000     4.328
$delete_wire$131525.a[18] (RS_DSP_MULT_REGIN at (23,17))                        0.000     4.328
data arrival time                                                                         4.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.328
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.508


#Path 86
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre at (33,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (inter-block routing)                                                                                                          0.399     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3239__.in[1] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3239__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (inter-block routing)                                                                                                          0.220     1.901
| (intra 'clb' routing)                                                                                                          0.085     1.987
$abc$128410$new_new_n3240__.in[3] (.names at (33,29))                                                                            0.000     1.987
| (primitive '.names' combinational delay)                                                                                       0.173     2.159
$abc$128410$new_new_n3240__.out[0] (.names at (33,29))                                                                           0.000     2.159
| (intra 'clb' routing)                                                                                                          0.000     2.159
| (inter-block routing)                                                                                                          0.162     2.321
| (intra 'clb' routing)                                                                                                          0.085     2.406
$abc$128410$new_new_n3242__.in[0] (.names at (33,29))                                                                            0.000     2.406
| (primitive '.names' combinational delay)                                                                                       0.218     2.624
$abc$128410$new_new_n3242__.out[0] (.names at (33,29))                                                                           0.000     2.624
| (intra 'clb' routing)                                                                                                          0.000     2.624
| (inter-block routing)                                                                                                          0.220     2.843
| (intra 'clb' routing)                                                                                                          0.085     2.929
$auto_1085.B[24].in[1] (.names at (34,29))                                                                                       0.000     2.929
| (primitive '.names' combinational delay)                                                                                       0.197     3.126
$auto_1085.B[24].out[0] (.names at (34,29))                                                                                      0.000     3.126
| (intra 'clb' routing)                                                                                                          0.000     3.126
| (inter-block routing)                                                                                                          0.342     3.467
| (intra 'clb' routing)                                                                                                          0.303     3.770
$auto_1085.C[25].p[0] (adder_carry at (32,28))                                                                                   0.000     3.770
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     3.799
$auto_1085.C[25].cout[0] (adder_carry at (32,28))                                                                                0.000     3.799
| (intra 'clb' routing)                                                                                                          0.000     3.799
$auto_1085.C[26].cin[0] (adder_carry at (32,28))                                                                                 0.000     3.799
| (primitive 'adder_carry' combinational delay)                                                                                  0.020     3.819
$auto_1085.C[26].cout[0] (adder_carry at (32,28))                                                                                0.000     3.819
| (intra 'clb' routing)                                                                                                          0.000     3.819
$auto_1085.C[27].cin[0] (adder_carry at (32,28))                                                                                 0.000     3.819
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     3.856
$auto_1085.C[27].sumout[0] (adder_carry at (32,28))                                                                              0.000     3.856
| (intra 'clb' routing)                                                                                                          0.000     3.856
| (inter-block routing)                                                                                                          0.220     4.075
| (intra 'clb' routing)                                                                                                          0.085     4.160
$abc$128410$abc$64559$li744_li744.in[0] (.names at (33,28))                                                                      0.000     4.160
| (primitive '.names' combinational delay)                                                                                       0.197     4.357
$abc$128410$abc$64559$li744_li744.out[0] (.names at (33,28))                                                                     0.000     4.357
| (intra 'clb' routing)                                                                                                          0.000     4.357
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre at (33,28))                       0.000     4.357
data arrival time                                                                                                                          4.357

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].C[0] (dffre at (33,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.357
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.494


#Path 87
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre at (30,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (inter-block routing)                                                                                                          0.695     1.741
| (intra 'clb' routing)                                                                                                          0.085     1.826
$abc$128410$new_new_n3245__.in[2] (.names at (26,24))                                                                            0.000     1.826
| (primitive '.names' combinational delay)                                                                                       0.197     2.023
$abc$128410$new_new_n3245__.out[0] (.names at (26,24))                                                                           0.000     2.023
| (intra 'clb' routing)                                                                                                          0.000     2.023
| (inter-block routing)                                                                                                          0.576     2.599
| (intra 'clb' routing)                                                                                                          0.085     2.684
$abc$128410$new_new_n3248__.in[0] (.names at (34,28))                                                                            0.000     2.684
| (primitive '.names' combinational delay)                                                                                       0.103     2.787
$abc$128410$new_new_n3248__.out[0] (.names at (34,28))                                                                           0.000     2.787
| (intra 'clb' routing)                                                                                                          0.000     2.787
| (inter-block routing)                                                                                                          0.284     3.070
| (intra 'clb' routing)                                                                                                          0.085     3.155
$auto_1085.B[27].in[1] (.names at (34,29))                                                                                       0.000     3.155
| (primitive '.names' combinational delay)                                                                                       0.152     3.307
$auto_1085.B[27].out[0] (.names at (34,29))                                                                                      0.000     3.307
| (intra 'clb' routing)                                                                                                          0.000     3.307
| (inter-block routing)                                                                                                          0.342     3.649
| (intra 'clb' routing)                                                                                                          0.184     3.833
$auto_1085.C[28].p[0] (adder_carry at (32,28))                                                                                   0.000     3.833
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     3.861
$auto_1085.C[28].cout[0] (adder_carry at (32,28))                                                                                0.000     3.861
| (intra 'clb' routing)                                                                                                          0.000     3.861
$auto_1085.C[29].cin[0] (adder_carry at (32,28))                                                                                 0.000     3.861
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     3.898
$auto_1085.C[29].sumout[0] (adder_carry at (32,28))                                                                              0.000     3.898
| (intra 'clb' routing)                                                                                                          0.000     3.898
| (inter-block routing)                                                                                                          0.220     4.118
| (intra 'clb' routing)                                                                                                          0.085     4.203
$abc$128410$abc$64559$li746_li746.in[0] (.names at (30,28))                                                                      0.000     4.203
| (primitive '.names' combinational delay)                                                                                       0.148     4.351
$abc$128410$abc$64559$li746_li746.out[0] (.names at (30,28))                                                                     0.000     4.351
| (intra 'clb' routing)                                                                                                          0.000     4.351
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre at (30,28))                       0.000     4.351
data arrival time                                                                                                                          4.351

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].C[0] (dffre at (30,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.351
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.488


#Path 88
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[16].D[0] (dffre at (26,27) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                                 0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     0.576     1.625
| (intra 'clb' routing)                                                                                     0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                           0.000     1.710
| (primitive '.names' combinational delay)                                                                  0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                          0.000     1.907
| (intra 'clb' routing)                                                                                     0.000     1.907
| (inter-block routing)                                                                                     0.518     2.425
| (intra 'clb' routing)                                                                                     0.303     2.728
$auto_1130.C[5].g[0] (adder_carry at (26,26))                                                               0.000     2.728
| (primitive 'adder_carry' combinational delay)                                                             0.038     2.767
$auto_1130.C[5].cout[0] (adder_carry at (26,26))                                                            0.000     2.767
| (intra 'clb' routing)                                                                                     0.000     2.767
$auto_1130.C[6].cin[0] (adder_carry at (26,26))                                                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                             0.020     2.787
$auto_1130.C[6].cout[0] (adder_carry at (26,26))                                                            0.000     2.787
| (intra 'clb' routing)                                                                                     0.000     2.787
$auto_1130.C[7].cin[0] (adder_carry at (26,26))                                                             0.000     2.787
| (primitive 'adder_carry' combinational delay)                                                             0.020     2.807
$auto_1130.C[7].cout[0] (adder_carry at (26,26))                                                            0.000     2.807
| (intra 'clb' routing)                                                                                     0.000     2.807
| (inter-block routing)                                                                                     0.284     3.090
| (intra 'clb' routing)                                                                                     0.000     3.090
$auto_1130.C[8].cin[0] (adder_carry at (26,25))                                                             0.000     3.090
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.110
$auto_1130.C[8].cout[0] (adder_carry at (26,25))                                                            0.000     3.110
| (intra 'clb' routing)                                                                                     0.000     3.110
$auto_1130.C[9].cin[0] (adder_carry at (26,25))                                                             0.000     3.110
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.130
$auto_1130.C[9].cout[0] (adder_carry at (26,25))                                                            0.000     3.130
| (intra 'clb' routing)                                                                                     0.000     3.130
$auto_1130.C[10].cin[0] (adder_carry at (26,25))                                                            0.000     3.130
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.150
$auto_1130.C[10].cout[0] (adder_carry at (26,25))                                                           0.000     3.150
| (intra 'clb' routing)                                                                                     0.000     3.150
$auto_1130.C[11].cin[0] (adder_carry at (26,25))                                                            0.000     3.150
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.170
$auto_1130.C[11].cout[0] (adder_carry at (26,25))                                                           0.000     3.170
| (intra 'clb' routing)                                                                                     0.000     3.170
$auto_1130.C[12].cin[0] (adder_carry at (26,25))                                                            0.000     3.170
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.190
$auto_1130.C[12].cout[0] (adder_carry at (26,25))                                                           0.000     3.190
| (intra 'clb' routing)                                                                                     0.000     3.190
$auto_1130.C[13].cin[0] (adder_carry at (26,25))                                                            0.000     3.190
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.210
$auto_1130.C[13].cout[0] (adder_carry at (26,25))                                                           0.000     3.210
| (intra 'clb' routing)                                                                                     0.000     3.210
$auto_1130.C[14].cin[0] (adder_carry at (26,25))                                                            0.000     3.210
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.230
$auto_1130.C[14].cout[0] (adder_carry at (26,25))                                                           0.000     3.230
| (intra 'clb' routing)                                                                                     0.000     3.230
$auto_1130.C[15].cin[0] (adder_carry at (26,25))                                                            0.000     3.230
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.250
$auto_1130.C[15].cout[0] (adder_carry at (26,25))                                                           0.000     3.250
| (intra 'clb' routing)                                                                                     0.000     3.250
| (inter-block routing)                                                                                     0.284     3.533
| (intra 'clb' routing)                                                                                     0.000     3.533
$abc$128410$abc$55512$auto_1130.co.cin[0] (adder_carry at (26,24))                                          0.000     3.533
| (primitive 'adder_carry' combinational delay)                                                             0.037     3.570
$abc$128410$abc$55512$auto_1130.co.sumout[0] (adder_carry at (26,24))                                       0.000     3.570
| (intra 'clb' routing)                                                                                     0.000     3.570
| (inter-block routing)                                                                                     0.457     4.028
| (intra 'clb' routing)                                                                                     0.085     4.113
$abc$128410$abc$64559$li573_li573.in[2] (.names at (26,27))                                                -0.000     4.113
| (primitive '.names' combinational delay)                                                                  0.197     4.310
$abc$128410$abc$64559$li573_li573.out[0] (.names at (26,27))                                                0.000     4.310
| (intra 'clb' routing)                                                                                     0.000     4.310
design195_5_10_inst.large_adder_instance547.add_out_reg_2[16].D[0] (dffre at (26,27))                       0.000     4.310
data arrival time                                                                                                     4.310

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
design195_5_10_inst.large_adder_instance547.add_out_reg_2[16].C[0] (dffre at (26,27))                       0.000     0.894
clock uncertainty                                                                                           0.000     0.894
cell setup time                                                                                            -0.032     0.863
data required time                                                                                                    0.863
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.863
data arrival time                                                                                                    -4.310
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.447


#Path 89
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[15].D[0] (dffre at (26,27) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                                 0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     0.576     1.625
| (intra 'clb' routing)                                                                                     0.085     1.710
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                           0.000     1.710
| (primitive '.names' combinational delay)                                                                  0.197     1.907
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                          0.000     1.907
| (intra 'clb' routing)                                                                                     0.000     1.907
| (inter-block routing)                                                                                     0.518     2.425
| (intra 'clb' routing)                                                                                     0.303     2.728
$auto_1130.C[5].g[0] (adder_carry at (26,26))                                                               0.000     2.728
| (primitive 'adder_carry' combinational delay)                                                             0.038     2.767
$auto_1130.C[5].cout[0] (adder_carry at (26,26))                                                            0.000     2.767
| (intra 'clb' routing)                                                                                     0.000     2.767
$auto_1130.C[6].cin[0] (adder_carry at (26,26))                                                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                             0.020     2.787
$auto_1130.C[6].cout[0] (adder_carry at (26,26))                                                            0.000     2.787
| (intra 'clb' routing)                                                                                     0.000     2.787
$auto_1130.C[7].cin[0] (adder_carry at (26,26))                                                             0.000     2.787
| (primitive 'adder_carry' combinational delay)                                                             0.020     2.807
$auto_1130.C[7].cout[0] (adder_carry at (26,26))                                                            0.000     2.807
| (intra 'clb' routing)                                                                                     0.000     2.807
| (inter-block routing)                                                                                     0.284     3.090
| (intra 'clb' routing)                                                                                     0.000     3.090
$auto_1130.C[8].cin[0] (adder_carry at (26,25))                                                             0.000     3.090
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.110
$auto_1130.C[8].cout[0] (adder_carry at (26,25))                                                            0.000     3.110
| (intra 'clb' routing)                                                                                     0.000     3.110
$auto_1130.C[9].cin[0] (adder_carry at (26,25))                                                             0.000     3.110
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.130
$auto_1130.C[9].cout[0] (adder_carry at (26,25))                                                            0.000     3.130
| (intra 'clb' routing)                                                                                     0.000     3.130
$auto_1130.C[10].cin[0] (adder_carry at (26,25))                                                            0.000     3.130
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.150
$auto_1130.C[10].cout[0] (adder_carry at (26,25))                                                           0.000     3.150
| (intra 'clb' routing)                                                                                     0.000     3.150
$auto_1130.C[11].cin[0] (adder_carry at (26,25))                                                            0.000     3.150
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.170
$auto_1130.C[11].cout[0] (adder_carry at (26,25))                                                           0.000     3.170
| (intra 'clb' routing)                                                                                     0.000     3.170
$auto_1130.C[12].cin[0] (adder_carry at (26,25))                                                            0.000     3.170
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.190
$auto_1130.C[12].cout[0] (adder_carry at (26,25))                                                           0.000     3.190
| (intra 'clb' routing)                                                                                     0.000     3.190
$auto_1130.C[13].cin[0] (adder_carry at (26,25))                                                            0.000     3.190
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.210
$auto_1130.C[13].cout[0] (adder_carry at (26,25))                                                           0.000     3.210
| (intra 'clb' routing)                                                                                     0.000     3.210
$auto_1130.C[14].cin[0] (adder_carry at (26,25))                                                            0.000     3.210
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.230
$auto_1130.C[14].cout[0] (adder_carry at (26,25))                                                           0.000     3.230
| (intra 'clb' routing)                                                                                     0.000     3.230
$auto_1130.C[15].cin[0] (adder_carry at (26,25))                                                            0.000     3.230
| (primitive 'adder_carry' combinational delay)                                                             0.020     3.250
$auto_1130.C[15].cout[0] (adder_carry at (26,25))                                                           0.000     3.250
| (intra 'clb' routing)                                                                                     0.000     3.250
| (inter-block routing)                                                                                     0.284     3.533
| (intra 'clb' routing)                                                                                     0.000     3.533
$abc$128410$abc$55512$auto_1130.co.cin[0] (adder_carry at (26,24))                                          0.000     3.533
| (primitive 'adder_carry' combinational delay)                                                             0.037     3.570
$abc$128410$abc$55512$auto_1130.co.sumout[0] (adder_carry at (26,24))                                       0.000     3.570
| (intra 'clb' routing)                                                                                     0.000     3.570
| (inter-block routing)                                                                                     0.457     4.028
| (intra 'clb' routing)                                                                                     0.085     4.113
$abc$128410$abc$64559$li572_li572.in[0] (.names at (26,27))                                                -0.000     4.113
| (primitive '.names' combinational delay)                                                                  0.197     4.310
$abc$128410$abc$64559$li572_li572.out[0] (.names at (26,27))                                                0.000     4.310
| (intra 'clb' routing)                                                                                     0.000     4.310
design195_5_10_inst.large_adder_instance547.add_out_reg_2[15].D[0] (dffre at (26,27))                       0.000     4.310
data arrival time                                                                                                     4.310

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
design195_5_10_inst.large_adder_instance547.add_out_reg_2[15].C[0] (dffre at (26,27))                       0.000     0.894
clock uncertainty                                                                                           0.000     0.894
cell setup time                                                                                            -0.032     0.863
data required time                                                                                                    0.863
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.863
data arrival time                                                                                                    -4.310
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.447


#Path 90
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre at (33,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (inter-block routing)                                                                                                          0.399     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3239__.in[1] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3239__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (inter-block routing)                                                                                                          0.220     1.901
| (intra 'clb' routing)                                                                                                          0.085     1.987
$abc$128410$new_new_n3240__.in[3] (.names at (33,29))                                                                            0.000     1.987
| (primitive '.names' combinational delay)                                                                                       0.173     2.159
$abc$128410$new_new_n3240__.out[0] (.names at (33,29))                                                                           0.000     2.159
| (intra 'clb' routing)                                                                                                          0.000     2.159
| (inter-block routing)                                                                                                          0.162     2.321
| (intra 'clb' routing)                                                                                                          0.085     2.406
$abc$128410$new_new_n3242__.in[0] (.names at (33,29))                                                                            0.000     2.406
| (primitive '.names' combinational delay)                                                                                       0.218     2.624
$abc$128410$new_new_n3242__.out[0] (.names at (33,29))                                                                           0.000     2.624
| (intra 'clb' routing)                                                                                                          0.000     2.624
| (inter-block routing)                                                                                                          0.220     2.843
| (intra 'clb' routing)                                                                                                          0.085     2.929
$auto_1085.B[24].in[1] (.names at (34,29))                                                                                       0.000     2.929
| (primitive '.names' combinational delay)                                                                                       0.197     3.126
$auto_1085.B[24].out[0] (.names at (34,29))                                                                                      0.000     3.126
| (intra 'clb' routing)                                                                                                          0.000     3.126
| (inter-block routing)                                                                                                          0.342     3.467
| (intra 'clb' routing)                                                                                                          0.303     3.770
$auto_1085.C[25].p[0] (adder_carry at (32,28))                                                                                   0.000     3.770
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     3.807
$auto_1085.C[25].sumout[0] (adder_carry at (32,28))                                                                              0.000     3.807
| (intra 'clb' routing)                                                                                                          0.000     3.807
| (inter-block routing)                                                                                                          0.220     4.026
| (intra 'clb' routing)                                                                                                          0.085     4.112
$abc$128410$abc$64559$li742_li742.in[0] (.names at (33,28))                                                                      0.000     4.112
| (primitive '.names' combinational delay)                                                                                       0.197     4.309
$abc$128410$abc$64559$li742_li742.out[0] (.names at (33,28))                                                                     0.000     4.309
| (intra 'clb' routing)                                                                                                          0.000     4.309
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre at (33,28))                       0.000     4.309
data arrival time                                                                                                                          4.309

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing)                                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].C[0] (dffre at (33,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.309
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.446


#Path 91
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131707.a[7] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.000     3.443
| (inter-block routing)                                                         0.220     3.663
| (intra 'clb' routing)                                                         0.085     3.748
$auto_10922.Y[7].in[5] (.names at (27,27))                                     -0.000     3.748
| (primitive '.names' combinational delay)                                      0.172     3.920
$auto_10922.Y[7].out[0] (.names at (27,27))                                     0.000     3.920
| (intra 'clb' routing)                                                         0.000     3.920
| (inter-block routing)                                                         0.342     4.262
| (intra 'dsp' routing)                                                         0.000     4.262
$delete_wire$131707.a[7] (RS_DSP_MULT_REGIN at (23,26))                         0.000     4.262
data arrival time                                                                         4.262

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.262
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.442


#Path 92
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[4] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[4] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 93
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[3] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[3] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 94
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[10] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[10] (RS_DSP_MULT_REGIN at (23,20))                        0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 95
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[8] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[8] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 96
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[7] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[7] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 97
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[9] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[9] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 98
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[11] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[11] (RS_DSP_MULT_REGIN at (23,20))                        0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 99
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[5] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[5] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#Path 100
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[6] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (inter-block routing)                                                         0.342     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (inter-block routing)                                                         0.284     2.045
| (intra 'clb' routing)                                                         0.085     2.130
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.130
| (primitive '.names' combinational delay)                                      0.136     2.266
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.266
| (intra 'clb' routing)                                                         0.000     2.266
| (inter-block routing)                                                         0.342     2.607
| (intra 'clb' routing)                                                         0.085     2.692
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.692
| (primitive '.names' combinational delay)                                      0.152     2.844
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.844
| (intra 'clb' routing)                                                         0.000     2.844
| (inter-block routing)                                                         0.342     3.186
| (intra 'clb' routing)                                                         0.085     3.271
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.271
| (primitive '.names' combinational delay)                                      0.173     3.443
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.443
| (intra 'clb' routing)                                                         0.085     3.528
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.528
| (primitive '.names' combinational delay)                                      0.025     3.553
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.553
| (intra 'clb' routing)                                                         0.085     3.639
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.639
| (primitive '.names' combinational delay)                                      0.099     3.738
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.738
| (intra 'clb' routing)                                                         0.000     3.738
| (inter-block routing)                                                         0.518     4.256
| (intra 'dsp' routing)                                                         0.000     4.256
$delete_wire$131677.a[6] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.256
data arrival time                                                                         4.256

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing)                                                         0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.256
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.436


#End of timing report
