{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 03:07:23 2011 " "Info: Processing started: Sun Apr 10 03:07:23 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_teste_lab5 -c alu_teste_lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_teste_lab5 -c alu_teste_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mc613/adder_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /mc613/adder_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_package " "Info: Found design unit 1: adder_package" {  } { { "../adder_package.vhd" "" { Text "G:/MC613/adder_package.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mc613/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /mc613/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-comportamento " "Info: Found design unit 1: alu-comportamento" {  } { { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mc613/alucontrol.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /mc613/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucontrol-behavior " "Info: Found design unit 1: alucontrol-behavior" {  } { { "../alucontrol.vhd" "" { Text "G:/MC613/alucontrol.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Info: Found entity 1: alucontrol" {  } { { "../alucontrol.vhd" "" { Text "G:/MC613/alucontrol.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mc613/lib_mc613_grupo1.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /mc613/lib_mc613_grupo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib_mc613_grupo1 " "Info: Found design unit 1: lib_mc613_grupo1" {  } { { "../lib_mc613_grupo1.vhd" "" { Text "G:/MC613/lib_mc613_grupo1.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_teste_lab5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_teste_lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_teste_lab5-behavior " "Info: Found design unit 1: alu_teste_lab5-behavior" {  } { { "alu_teste_lab5.vhd" "" { Text "G:/MC613/alu_teste_lab5/alu_teste_lab5.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_teste_lab5 " "Info: Found entity 1: alu_teste_lab5" {  } { { "alu_teste_lab5.vhd" "" { Text "G:/MC613/alu_teste_lab5/alu_teste_lab5.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_teste_lab5 " "Info: Elaborating entity \"alu_teste_lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:alu_ctrl " "Info: Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:alu_ctrl\"" {  } { { "alu_teste_lab5.vhd" "alu_ctrl" { Text "G:/MC613/alu_teste_lab5/alu_teste_lab5.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "alu_teste_lab5.vhd" "alu_unit" { Text "G:/MC613/alu_teste_lab5/alu_teste_lab5.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out alu.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at alu.vhd(20): object \"c_out\" assigned a value but never read" {  } { { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/mc613/ripple_n.vhd 2 1 " "Warning: Using design file /mc613/ripple_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_n-ripple " "Info: Found design unit 1: ripple_n-ripple" {  } { { "ripple_n.vhd" "" { Text "g:/mc613/ripple_n.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ripple_n " "Info: Found entity 1: ripple_n" {  } { { "ripple_n.vhd" "" { Text "g:/mc613/ripple_n.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_n alu:alu_unit\|ripple_n:alu_adder " "Info: Elaborating entity \"ripple_n\" for hierarchy \"alu:alu_unit\|ripple_n:alu_adder\"" {  } { { "../alu.vhd" "alu_adder" { Text "G:/MC613/alu.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/mc613/full_adder.vhd 2 1 " "Warning: Using design file /mc613/full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-adder " "Info: Found design unit 1: full_adder-adder" {  } { { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:0:fulladders " "Info: Elaborating entity \"full_adder\" for hierarchy \"alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:0:fulladders\"" {  } { { "ripple_n.vhd" "\\adders:0:fulladders" { Text "g:/mc613/ripple_n.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 03:07:27 2011 " "Info: Processing ended: Sun Apr 10 03:07:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
