#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557add2a47d0 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x557add336b30_0 .var "clk", 0 0;
v0x557add336bf0_0 .net "current_state", 2 0, L_0x557add34ab90;  1 drivers
v0x557add336ce0_0 .net "data_output", 15 0, v0x557add335cc0_0;  1 drivers
v0x557add336de0_0 .net "flags_bus_output", 3 0, L_0x557add337240;  1 drivers
v0x557add336eb0_0 .net "opcode_bus_output", 15 0, L_0x557add30e4d0;  1 drivers
v0x557add336f50_0 .net "operand_bus_output", 15 0, L_0x557add30abe0;  1 drivers
v0x557add337020_0 .net "pc_output", 15 0, L_0x557add3495c0;  1 drivers
v0x557add3370c0_0 .var "reset", 0 0;
E_0x557add270480 .event negedge, v0x557add2f6a90_0;
S_0x557add2a4190 .scope module, "uut" "processor_verilog" 2 21, 3 12 0, S_0x557add2a47d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
    .port_info 5 /OUTPUT 16 "opcode_bus_output";
    .port_info 6 /OUTPUT 16 "operand_bus_output";
    .port_info 7 /OUTPUT 4 "flags_bus_output";
P_0x557add30d050 .param/l "S1" 1 3 90, C4<001>;
P_0x557add30d090 .param/l "S2" 1 3 91, C4<010>;
P_0x557add30d0d0 .param/l "S3" 1 3 92, C4<011>;
P_0x557add30d110 .param/l "START" 1 3 89, C4<000>;
L_0x557add30e4d0 .functor BUFZ 16, v0x557add335120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557add30abe0 .functor BUFZ 16, v0x557add3351e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557add337240 .functor BUFZ 4, v0x557add2a69f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x557add34ab90 .functor BUFZ 3, v0x557add335a30_0, C4<000>, C4<000>, C4<000>;
v0x557add335830_0 .var "alu_read_enable", 0 0;
v0x557add3358f0_0 .var "alu_write_enable", 0 0;
v0x557add335990_0 .net "clk", 0 0, v0x557add336b30_0;  1 drivers
v0x557add335a30_0 .var "current_state", 2 0;
v0x557add335ad0_0 .net "current_state_output", 2 0, L_0x557add34ab90;  alias, 1 drivers
RS_0x7236b939fc78 .resolv tri, v0x557add335080_0, L_0x557add337ab0, L_0x557add3494d0, L_0x557add349cd0, L_0x557add34a340, L_0x557add34aa50;
v0x557add335c00_0 .net8 "data_bus", 15 0, RS_0x7236b939fc78;  6 drivers
v0x557add335cc0_0 .var "data_output", 15 0;
v0x557add335da0_0 .net "flags_bus", 3 0, v0x557add2a69f0_0;  1 drivers
v0x557add335e60_0 .net "flags_bus_output", 3 0, L_0x557add337240;  alias, 1 drivers
v0x557add335f40_0 .var "next_state", 2 0;
v0x557add336020_0 .net "opcode_bus", 15 0, v0x557add335120_0;  1 drivers
v0x557add3360e0_0 .net "opcode_bus_output", 15 0, L_0x557add30e4d0;  alias, 1 drivers
v0x557add3361c0_0 .net "operand_bus", 15 0, v0x557add3351e0_0;  1 drivers
v0x557add336310_0 .net "operand_bus_output", 15 0, L_0x557add30abe0;  alias, 1 drivers
v0x557add3363f0_0 .var "pc_enable", 0 0;
v0x557add336490_0 .net "pc_output", 15 0, L_0x557add3495c0;  alias, 1 drivers
v0x557add336530_0 .var "pc_read_enable", 0 0;
v0x557add336710_0 .var "ram_read_enable", 0 0;
v0x557add3367e0_0 .var "ram_write_enable", 0 0;
v0x557add3368b0_0 .net "reset", 0 0, v0x557add3370c0_0;  1 drivers
v0x557add336950_0 .var "rom_enable", 0 0;
v0x557add336a20_0 .var "rom_read_data_enable", 0 0;
E_0x557add2a9ee0 .event edge, v0x557add335a30_0, v0x557add32d410_0, v0x557add3309d0_0;
E_0x557add293a10 .event edge, v0x557add335a30_0;
S_0x557add2a44b0 .scope module, "alu" "alu_register_verilog" 3 41, 4 8 0, S_0x557add2a4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "reg_write_data";
    .port_info 5 /OUTPUT 16 "reg_read_data";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 4 "alu_flags";
v0x557add32fb90_0 .net *"_ivl_10", 0 0, L_0x557add3377a0;  1 drivers
o0x7236b939fb88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557add32fc70_0 name=_ivl_14
v0x557add32fd50_0 .net *"_ivl_7", 3 0, L_0x557add3376d0;  1 drivers
L_0x7236b9356018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x557add32fe40_0 .net/2u *"_ivl_8", 3 0, L_0x7236b9356018;  1 drivers
v0x557add32ff20_0 .net "alu_addr_1", 3 0, L_0x557add337320;  1 drivers
v0x557add32ffe0_0 .net "alu_addr_2", 3 0, L_0x557add3373e0;  1 drivers
v0x557add3300b0_0 .net "alu_addr_3", 3 0, L_0x557add3374d0;  1 drivers
v0x557add330180_0 .net "alu_flags", 3 0, v0x557add2a69f0_0;  alias, 1 drivers
v0x557add330250_0 .net "alu_result", 15 0, v0x557add2fdbf0_0;  1 drivers
v0x557add330320_0 .net "clk", 0 0, v0x557add336b30_0;  alias, 1 drivers
v0x557add3303c0_0 .net "final_write_data", 15 0, L_0x557add3378e0;  1 drivers
v0x557add330460_0 .net "opcode", 15 0, v0x557add335120_0;  alias, 1 drivers
v0x557add330550_0 .net "operand", 15 0, v0x557add3351e0_0;  alias, 1 drivers
v0x557add330630_0 .net "read_enable", 0 0, v0x557add335830_0;  1 drivers
v0x557add3306f0_0 .net "reg_a_data", 15 0, L_0x557add347fc0;  1 drivers
v0x557add330800_0 .net "reg_b_data", 15 0, L_0x557add3485f0;  1 drivers
v0x557add330910_0 .net "reg_out_port", 15 0, L_0x557add348f00;  1 drivers
v0x557add3309d0_0 .net8 "reg_read_data", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add330a90_0 .net8 "reg_write_data", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add330b50_0 .net "reset", 0 0, v0x557add3370c0_0;  alias, 1 drivers
v0x557add330c40_0 .net "write_enable", 0 0, v0x557add3358f0_0;  1 drivers
L_0x557add337320 .part v0x557add3351e0_0, 0, 4;
L_0x557add3373e0 .part v0x557add3351e0_0, 8, 4;
L_0x557add3374d0 .part v0x557add335120_0, 0, 4;
L_0x557add3376d0 .part v0x557add335120_0, 12, 4;
L_0x557add3377a0 .cmp/eq 4, L_0x557add3376d0, L_0x7236b9356018;
L_0x557add3378e0 .functor MUXZ 16, RS_0x7236b939fc78, v0x557add2fdbf0_0, L_0x557add3377a0, C4<>;
L_0x557add337ab0 .functor MUXZ 16, o0x7236b939fb88, L_0x557add348f00, v0x557add335830_0, C4<>;
S_0x557add3093e0 .scope module, "alu" "alu_verilog" 4 61, 5 9 0, S_0x557add2a44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x557add30ad00_0 .net "a", 15 0, L_0x557add347fc0;  alias, 1 drivers
v0x557add309210_0 .net "alu_op_operation", 3 0, L_0x557add3490e0;  1 drivers
v0x557add307030_0 .net "alu_op_select", 3 0, L_0x557add349040;  1 drivers
v0x557add304e00_0 .net "b", 15 0, L_0x557add3485f0;  alias, 1 drivers
v0x557add2fdbf0_0 .var "c", 15 0;
v0x557add2f6a90_0 .net "clk", 0 0, v0x557add336b30_0;  alias, 1 drivers
v0x557add2a69f0_0 .var "flags", 3 0;
v0x557add32d410_0 .net "opcode", 15 0, v0x557add335120_0;  alias, 1 drivers
v0x557add32d4f0_0 .var "operation_result", 16 0;
v0x557add32d5d0_0 .net "reset", 0 0, v0x557add3370c0_0;  alias, 1 drivers
E_0x557add314c00/0 .event edge, v0x557add32d5d0_0, v0x557add307030_0, v0x557add309210_0, v0x557add30ad00_0;
E_0x557add314c00/1 .event edge, v0x557add304e00_0, v0x557add32d4f0_0;
E_0x557add314c00 .event/or E_0x557add314c00/0, E_0x557add314c00/1;
L_0x557add349040 .part v0x557add335120_0, 12, 4;
L_0x557add3490e0 .part v0x557add335120_0, 8, 4;
S_0x557add32d770 .scope module, "register" "dual_read_register_verilog" 4 47, 6 17 0, S_0x557add2a44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 16 "read_data_1";
    .port_info 9 /OUTPUT 16 "read_data_2";
    .port_info 10 /OUTPUT 16 "read_data_reg";
L_0x557add348970 .functor OR 1, L_0x557add348830, L_0x557add348a80, C4<0>, C4<0>;
v0x557add32d940_0 .net *"_ivl_1", 3 0, L_0x557add337bf0;  1 drivers
L_0x7236b93560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557add32da40_0 .net *"_ivl_11", 1 0, L_0x7236b93560a8;  1 drivers
L_0x7236b93560f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557add32db20_0 .net/2u *"_ivl_12", 15 0, L_0x7236b93560f0;  1 drivers
v0x557add32dbe0_0 .net *"_ivl_17", 3 0, L_0x557add348150;  1 drivers
L_0x7236b9356138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x557add32dcc0_0 .net/2u *"_ivl_18", 3 0, L_0x7236b9356138;  1 drivers
L_0x7236b9356060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x557add32dda0_0 .net/2u *"_ivl_2", 3 0, L_0x7236b9356060;  1 drivers
v0x557add32de80_0 .net *"_ivl_20", 0 0, L_0x557add348280;  1 drivers
v0x557add32df40_0 .net *"_ivl_22", 15 0, L_0x557add3483c0;  1 drivers
v0x557add32e020_0 .net *"_ivl_24", 5 0, L_0x557add3484b0;  1 drivers
L_0x7236b9356180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557add32e100_0 .net *"_ivl_27", 1 0, L_0x7236b9356180;  1 drivers
L_0x7236b93561c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557add32e1e0_0 .net/2u *"_ivl_28", 15 0, L_0x7236b93561c8;  1 drivers
v0x557add32e2c0_0 .net *"_ivl_33", 7 0, L_0x557add348790;  1 drivers
L_0x7236b9356210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x557add32e3a0_0 .net/2u *"_ivl_34", 7 0, L_0x7236b9356210;  1 drivers
v0x557add32e480_0 .net *"_ivl_36", 0 0, L_0x557add348830;  1 drivers
v0x557add32e540_0 .net *"_ivl_39", 7 0, L_0x557add3489e0;  1 drivers
v0x557add32e620_0 .net *"_ivl_4", 0 0, L_0x557add337c90;  1 drivers
L_0x7236b9356258 .functor BUFT 1, C4<10010001>, C4<0>, C4<0>, C4<0>;
v0x557add32e6e0_0 .net/2u *"_ivl_40", 7 0, L_0x7236b9356258;  1 drivers
v0x557add32e7c0_0 .net *"_ivl_42", 0 0, L_0x557add348a80;  1 drivers
v0x557add32e880_0 .net *"_ivl_45", 0 0, L_0x557add348970;  1 drivers
v0x557add32e940_0 .net *"_ivl_46", 15 0, L_0x557add348c90;  1 drivers
v0x557add32ea20_0 .net *"_ivl_48", 5 0, L_0x557add348d30;  1 drivers
L_0x7236b93562a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557add32eb00_0 .net *"_ivl_51", 1 0, L_0x7236b93562a0;  1 drivers
o0x7236b939f768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557add32ebe0_0 name=_ivl_52
v0x557add32ecc0_0 .net *"_ivl_6", 15 0, L_0x557add337dd0;  1 drivers
v0x557add32eda0_0 .net *"_ivl_8", 5 0, L_0x557add337e70;  1 drivers
v0x557add32ee80_0 .net "addr_1", 3 0, L_0x557add337320;  alias, 1 drivers
v0x557add32ef60_0 .net "addr_2", 3 0, L_0x557add3373e0;  alias, 1 drivers
v0x557add32f040_0 .net "addr_3", 3 0, L_0x557add3374d0;  alias, 1 drivers
v0x557add32f120_0 .net "clk", 0 0, v0x557add336b30_0;  alias, 1 drivers
v0x557add32f1c0_0 .var/i "i", 31 0;
v0x557add32f280_0 .net "opcode", 15 0, v0x557add335120_0;  alias, 1 drivers
v0x557add32f340_0 .net "read_data_1", 15 0, L_0x557add347fc0;  alias, 1 drivers
v0x557add32f3e0_0 .net "read_data_2", 15 0, L_0x557add3485f0;  alias, 1 drivers
v0x557add32f690_0 .net "read_data_reg", 15 0, L_0x557add348f00;  alias, 1 drivers
v0x557add32f750 .array "registers", 15 0, 15 0;
v0x557add32f810_0 .net "reset", 0 0, v0x557add3370c0_0;  alias, 1 drivers
v0x557add32f8b0_0 .net "write_data", 15 0, L_0x557add3378e0;  alias, 1 drivers
v0x557add32f970_0 .net "write_enable", 0 0, v0x557add3358f0_0;  alias, 1 drivers
E_0x557add313470 .event posedge, v0x557add32d5d0_0, v0x557add2f6a90_0;
L_0x557add337bf0 .part v0x557add335120_0, 12, 4;
L_0x557add337c90 .cmp/eq 4, L_0x557add337bf0, L_0x7236b9356060;
L_0x557add337dd0 .array/port v0x557add32f750, L_0x557add337e70;
L_0x557add337e70 .concat [ 4 2 0 0], L_0x557add337320, L_0x7236b93560a8;
L_0x557add347fc0 .functor MUXZ 16, L_0x7236b93560f0, L_0x557add337dd0, L_0x557add337c90, C4<>;
L_0x557add348150 .part v0x557add335120_0, 12, 4;
L_0x557add348280 .cmp/eq 4, L_0x557add348150, L_0x7236b9356138;
L_0x557add3483c0 .array/port v0x557add32f750, L_0x557add3484b0;
L_0x557add3484b0 .concat [ 4 2 0 0], L_0x557add3373e0, L_0x7236b9356180;
L_0x557add3485f0 .functor MUXZ 16, L_0x7236b93561c8, L_0x557add3483c0, L_0x557add348280, C4<>;
L_0x557add348790 .part v0x557add335120_0, 8, 8;
L_0x557add348830 .cmp/eq 8, L_0x557add348790, L_0x7236b9356210;
L_0x557add3489e0 .part v0x557add335120_0, 8, 8;
L_0x557add348a80 .cmp/eq 8, L_0x557add3489e0, L_0x7236b9356258;
L_0x557add348c90 .array/port v0x557add32f750, L_0x557add348d30;
L_0x557add348d30 .concat [ 4 2 0 0], L_0x557add3374d0, L_0x7236b93562a0;
L_0x557add348f00 .functor MUXZ 16, o0x7236b939f768, L_0x557add348c90, L_0x557add348970, C4<>;
S_0x557add330e10 .scope module, "pc" "pc_verilog" 3 53, 7 10 0, S_0x557add2a4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /INPUT 4 "flags";
    .port_info 7 /INPUT 1 "read_enable";
    .port_info 8 /OUTPUT 16 "pc";
    .port_info 9 /OUTPUT 16 "pc_debug_output";
P_0x557add3137b0 .param/l "PC_JMP" 1 7 23, C4<0000>;
P_0x557add3137f0 .param/l "PC_JMPC" 1 7 25, C4<0010>;
P_0x557add313830 .param/l "PC_JMPC_REL" 1 7 30, C4<0111>;
P_0x557add313870 .param/l "PC_JMPN" 1 7 26, C4<0011>;
P_0x557add3138b0 .param/l "PC_JMPN_REL" 1 7 31, C4<1000>;
P_0x557add3138f0 .param/l "PC_JMPO" 1 7 27, C4<0100>;
P_0x557add313930 .param/l "PC_JMPO_REL" 1 7 32, C4<1001>;
P_0x557add313970 .param/l "PC_JMPZ" 1 7 24, C4<0001>;
P_0x557add3139b0 .param/l "PC_JMPZ_REL" 1 7 29, C4<0110>;
P_0x557add3139f0 .param/l "PC_JMP_REL" 1 7 28, C4<0101>;
L_0x557add3495c0 .functor BUFZ 16, v0x557add331fb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7236b939fe58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557add331560_0 name=_ivl_4
v0x557add331660_0 .net "clk", 0 0, v0x557add336b30_0;  alias, 1 drivers
v0x557add331720_0 .net8 "data", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add331810_0 .net "flags", 3 0, v0x557add2a69f0_0;  alias, 1 drivers
v0x557add331900_0 .var "jump_val", 15 0;
v0x557add331a30_0 .net "opcode", 15 0, v0x557add335120_0;  alias, 1 drivers
v0x557add331af0_0 .net "operand", 15 0, v0x557add3351e0_0;  alias, 1 drivers
v0x557add331bb0_0 .net8 "pc", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add331c50_0 .net "pc_debug_output", 15 0, L_0x557add3495c0;  alias, 1 drivers
v0x557add331d30_0 .net "pc_enable", 0 0, v0x557add3363f0_0;  1 drivers
v0x557add331df0_0 .net "pc_op_operation", 3 0, L_0x557add349430;  1 drivers
v0x557add331ed0_0 .net "pc_op_select", 3 0, L_0x557add349180;  1 drivers
v0x557add331fb0_0 .var "pc_register", 15 0;
v0x557add332090_0 .net "read_enable", 0 0, v0x557add336530_0;  1 drivers
v0x557add332150_0 .net "reset", 0 0, v0x557add3370c0_0;  alias, 1 drivers
E_0x557add2a34a0 .event posedge, v0x557add2f6a90_0;
E_0x557add309d70 .event edge, v0x557add331ed0_0, v0x557add3309d0_0, v0x557add330550_0;
L_0x557add349180 .part v0x557add335120_0, 12, 4;
L_0x557add349430 .part v0x557add335120_0, 8, 4;
L_0x557add3494d0 .functor MUXZ 16, o0x7236b939fe58, v0x557add331fb0_0, v0x557add336530_0, C4<>;
S_0x557add332390 .scope module, "ram" "ram_verilog" 3 66, 8 13 0, S_0x557add2a4190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 16 "read_data";
P_0x557add30d6f0 .param/l "RAM_READ" 1 8 24, C4<0010>;
P_0x557add30d730 .param/l "RAM_WRITE" 1 8 23, C4<0001>;
L_0x557add3499a0 .functor AND 1, v0x557add336710_0, L_0x557add349860, C4<1>, C4<1>;
L_0x557add34a040 .functor AND 1, v0x557add336710_0, L_0x557add349f00, C4<1>, C4<1>;
L_0x557add34a3e0 .functor AND 1, v0x557add336710_0, L_0x557add34a590, C4<1>, C4<1>;
v0x557add332740_0 .net *"_ivl_11", 0 0, L_0x557add3499a0;  1 drivers
v0x557add332820_0 .net *"_ivl_12", 15 0, L_0x557add349ab0;  1 drivers
v0x557add332900_0 .net *"_ivl_14", 9 0, L_0x557add349b50;  1 drivers
L_0x7236b9356330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557add3329c0_0 .net *"_ivl_17", 1 0, L_0x7236b9356330;  1 drivers
o0x7236b93a0278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557add332aa0_0 name=_ivl_18
v0x557add332bd0_0 .net *"_ivl_23", 7 0, L_0x557add349e10;  1 drivers
L_0x7236b9356378 .functor BUFT 1, C4<10010010>, C4<0>, C4<0>, C4<0>;
v0x557add332cb0_0 .net/2u *"_ivl_24", 7 0, L_0x7236b9356378;  1 drivers
v0x557add332d90_0 .net *"_ivl_26", 0 0, L_0x557add349f00;  1 drivers
v0x557add332e50_0 .net *"_ivl_29", 0 0, L_0x557add34a040;  1 drivers
v0x557add332fa0_0 .net *"_ivl_30", 15 0, L_0x557add34a100;  1 drivers
v0x557add333080_0 .net *"_ivl_32", 9 0, L_0x557add34a200;  1 drivers
L_0x7236b93563c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557add333160_0 .net *"_ivl_35", 1 0, L_0x7236b93563c0;  1 drivers
o0x7236b93a03f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557add333240_0 name=_ivl_36
v0x557add333320_0 .net *"_ivl_41", 3 0, L_0x557add34a4f0;  1 drivers
L_0x7236b9356408 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x557add333400_0 .net/2u *"_ivl_42", 3 0, L_0x7236b9356408;  1 drivers
v0x557add3334e0_0 .net *"_ivl_44", 0 0, L_0x557add34a590;  1 drivers
v0x557add3335a0_0 .net *"_ivl_47", 0 0, L_0x557add34a3e0;  1 drivers
v0x557add333770_0 .net *"_ivl_48", 15 0, L_0x557add34a7e0;  1 drivers
v0x557add333850_0 .net *"_ivl_5", 7 0, L_0x557add3497c0;  1 drivers
v0x557add333930_0 .net *"_ivl_50", 9 0, L_0x557add34a880;  1 drivers
L_0x7236b9356450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557add333a10_0 .net *"_ivl_53", 1 0, L_0x7236b9356450;  1 drivers
o0x7236b93a05a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557add333af0_0 name=_ivl_54
L_0x7236b93562e8 .functor BUFT 1, C4<01000010>, C4<0>, C4<0>, C4<0>;
v0x557add333bd0_0 .net/2u *"_ivl_6", 7 0, L_0x7236b93562e8;  1 drivers
v0x557add333cb0_0 .net *"_ivl_8", 0 0, L_0x557add349860;  1 drivers
v0x557add333d70_0 .var "addr", 7 0;
v0x557add333e50_0 .net "clk", 0 0, v0x557add336b30_0;  alias, 1 drivers
v0x557add333ef0_0 .net "opcode", 15 0, v0x557add335120_0;  alias, 1 drivers
v0x557add334040_0 .net "operand", 15 0, v0x557add3351e0_0;  alias, 1 drivers
v0x557add334100 .array "ram_array", 255 0, 15 0;
v0x557add3341c0_0 .net "ram_op_operation", 3 0, L_0x557add349720;  1 drivers
v0x557add3342a0_0 .net "ram_op_select", 3 0, L_0x557add349680;  1 drivers
v0x557add334380_0 .net8 "read_data", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add3344d0_0 .net "read_enable", 0 0, v0x557add336710_0;  1 drivers
v0x557add3347a0_0 .net "reset", 0 0, v0x557add3370c0_0;  alias, 1 drivers
v0x557add3348d0_0 .net8 "write_data", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add334990_0 .net "write_enable", 0 0, v0x557add3367e0_0;  1 drivers
E_0x557add2d74f0 .event edge, v0x557add3342a0_0, v0x557add32d410_0, v0x557add330550_0;
L_0x557add349680 .part v0x557add335120_0, 12, 4;
L_0x557add349720 .part v0x557add335120_0, 8, 4;
L_0x557add3497c0 .part v0x557add335120_0, 8, 8;
L_0x557add349860 .cmp/eq 8, L_0x557add3497c0, L_0x7236b93562e8;
L_0x557add349ab0 .array/port v0x557add334100, L_0x557add349b50;
L_0x557add349b50 .concat [ 8 2 0 0], v0x557add333d70_0, L_0x7236b9356330;
L_0x557add349cd0 .functor MUXZ 16, o0x7236b93a0278, L_0x557add349ab0, L_0x557add3499a0, C4<>;
L_0x557add349e10 .part v0x557add335120_0, 8, 8;
L_0x557add349f00 .cmp/eq 8, L_0x557add349e10, L_0x7236b9356378;
L_0x557add34a100 .array/port v0x557add334100, L_0x557add34a200;
L_0x557add34a200 .concat [ 8 2 0 0], v0x557add333d70_0, L_0x7236b93563c0;
L_0x557add34a340 .functor MUXZ 16, o0x7236b93a03f8, L_0x557add34a100, L_0x557add34a040, C4<>;
L_0x557add34a4f0 .part v0x557add335120_0, 12, 4;
L_0x557add34a590 .cmp/eq 4, L_0x557add34a4f0, L_0x7236b9356408;
L_0x557add34a7e0 .array/port v0x557add334100, L_0x557add34a880;
L_0x557add34a880 .concat [ 8 2 0 0], v0x557add333d70_0, L_0x7236b9356450;
L_0x557add34aa50 .functor MUXZ 16, o0x7236b93a05a8, L_0x557add34a7e0, L_0x557add34a3e0, C4<>;
S_0x557add334b50 .scope module, "rom" "rom_verilog" 3 77, 9 10 0, S_0x557add2a4190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INPUT 1 "rom_enable";
    .port_info 2 /INPUT 1 "rom_read_data_enable";
    .port_info 3 /OUTPUT 16 "read_opcode";
    .port_info 4 /OUTPUT 16 "read_operand";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x557add3317c0 .param/l "ROM_DATA_READ" 1 9 18, C4<0001>;
v0x557add334ec0_0 .net8 "addr", 15 0, RS_0x7236b939fc78;  alias, 6 drivers
v0x557add334fa0_0 .var/i "i", 31 0;
v0x557add335080_0 .var "read_data", 15 0;
v0x557add335120_0 .var "read_opcode", 15 0;
v0x557add3351e0_0 .var "read_operand", 15 0;
v0x557add3352a0 .array "rom_array", 15 0, 31 0;
v0x557add3355f0_0 .net "rom_enable", 0 0, v0x557add336950_0;  1 drivers
v0x557add3356b0_0 .net "rom_read_data_enable", 0 0, v0x557add336a20_0;  1 drivers
v0x557add3352a0_0 .array/port v0x557add3352a0, 0;
v0x557add3352a0_1 .array/port v0x557add3352a0, 1;
E_0x557add2a4e30/0 .event edge, v0x557add3355f0_0, v0x557add3309d0_0, v0x557add3352a0_0, v0x557add3352a0_1;
v0x557add3352a0_2 .array/port v0x557add3352a0, 2;
v0x557add3352a0_3 .array/port v0x557add3352a0, 3;
v0x557add3352a0_4 .array/port v0x557add3352a0, 4;
v0x557add3352a0_5 .array/port v0x557add3352a0, 5;
E_0x557add2a4e30/1 .event edge, v0x557add3352a0_2, v0x557add3352a0_3, v0x557add3352a0_4, v0x557add3352a0_5;
v0x557add3352a0_6 .array/port v0x557add3352a0, 6;
v0x557add3352a0_7 .array/port v0x557add3352a0, 7;
v0x557add3352a0_8 .array/port v0x557add3352a0, 8;
v0x557add3352a0_9 .array/port v0x557add3352a0, 9;
E_0x557add2a4e30/2 .event edge, v0x557add3352a0_6, v0x557add3352a0_7, v0x557add3352a0_8, v0x557add3352a0_9;
v0x557add3352a0_10 .array/port v0x557add3352a0, 10;
v0x557add3352a0_11 .array/port v0x557add3352a0, 11;
v0x557add3352a0_12 .array/port v0x557add3352a0, 12;
v0x557add3352a0_13 .array/port v0x557add3352a0, 13;
E_0x557add2a4e30/3 .event edge, v0x557add3352a0_10, v0x557add3352a0_11, v0x557add3352a0_12, v0x557add3352a0_13;
v0x557add3352a0_14 .array/port v0x557add3352a0, 14;
v0x557add3352a0_15 .array/port v0x557add3352a0, 15;
E_0x557add2a4e30/4 .event edge, v0x557add3352a0_14, v0x557add3352a0_15, v0x557add3356b0_0, v0x557add32d410_0;
E_0x557add2a4e30/5 .event edge, v0x557add330550_0;
E_0x557add2a4e30 .event/or E_0x557add2a4e30/0, E_0x557add2a4e30/1, E_0x557add2a4e30/2, E_0x557add2a4e30/3, E_0x557add2a4e30/4, E_0x557add2a4e30/5;
    .scope S_0x557add32d770;
T_0 ;
    %wait E_0x557add313470;
    %load/vec4 v0x557add32f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557add32f1c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x557add32f1c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x557add32f1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557add32f750, 0, 4;
    %load/vec4 v0x557add32f1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557add32f1c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557add32f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x557add32f280_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x557add32f8b0_0;
    %load/vec4 v0x557add32f040_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557add32f750, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x557add32f280_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x557add32f8b0_0;
    %load/vec4 v0x557add32f040_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557add32f750, 0, 4;
T_0.8 ;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557add3093e0;
T_1 ;
    %wait E_0x557add314c00;
    %load/vec4 v0x557add32d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557add2fdbf0_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557add2a69f0_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557add307030_0;
    %load/vec4 v0x557add309210_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %load/vec4 v0x557add304e00_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %load/vec4 v0x557add304e00_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %load/vec4 v0x557add304e00_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %load/vec4 v0x557add304e00_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %load/vec4 v0x557add304e00_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x557add30ad00_0;
    %pad/u 17;
    %load/vec4 v0x557add304e00_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x557add32d4f0_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x557add32d4f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x557add2fdbf0_0, 0, 16;
    %load/vec4 v0x557add307030_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x557add32d4f0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557add2a69f0_0, 4, 1;
    %load/vec4 v0x557add32d4f0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557add2a69f0_0, 4, 1;
    %load/vec4 v0x557add32d4f0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557add2a69f0_0, 4, 1;
    %load/vec4 v0x557add30ad00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x557add304e00_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557add32d4f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x557add30ad00_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557add2a69f0_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557add330e10;
T_2 ;
    %wait E_0x557add309d70;
    %load/vec4 v0x557add331ed0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x557add331720_0;
    %store/vec4 v0x557add331900_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557add331af0_0;
    %store/vec4 v0x557add331900_0, 0, 16;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557add330e10;
T_3 ;
    %wait E_0x557add2a34a0;
    %load/vec4 v0x557add332150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557add331d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x557add331ed0_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x557add331ed0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x557add331df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x557add331900_0;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x557add331900_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.20, 8;
    %load/vec4 v0x557add331900_0;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.22, 8;
    %load/vec4 v0x557add331900_0;
    %jmp/1 T_3.23, 8;
T_3.22 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.23, 8;
 ; End of false expr.
    %blend;
T_3.23;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x557add331900_0;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v0x557add331fb0_0;
    %load/vec4 v0x557add331900_0;
    %add;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.26, 8;
    %load/vec4 v0x557add331fb0_0;
    %load/vec4 v0x557add331900_0;
    %add;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x557add331fb0_0;
    %load/vec4 v0x557add331900_0;
    %add;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.30, 8;
    %load/vec4 v0x557add331fb0_0;
    %load/vec4 v0x557add331900_0;
    %add;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x557add331810_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x557add331fb0_0;
    %load/vec4 v0x557add331900_0;
    %add;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %assign/vec4 v0x557add331fb0_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x557add331fb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x557add331fb0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557add332390;
T_4 ;
    %wait E_0x557add2d74f0;
    %load/vec4 v0x557add3342a0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x557add333ef0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x557add333d70_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557add334040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x557add333d70_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557add332390;
T_5 ;
    %wait E_0x557add2a34a0;
    %load/vec4 v0x557add334990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x557add3342a0_0;
    %load/vec4 v0x557add3341c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x557add334040_0;
    %load/vec4 v0x557add333d70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557add334100, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x557add3348d0_0;
    %load/vec4 v0x557add333d70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557add334100, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x557add3348d0_0;
    %load/vec4 v0x557add333d70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557add334100, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557add334b50;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557add334fa0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x557add334fa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x557add334fa0_0;
    %store/vec4a v0x557add3352a0, 4, 0;
    %load/vec4 v0x557add334fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557add334fa0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 9 31 "$readmemh", "program.mem", v0x557add3352a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x557add334b50;
T_7 ;
    %wait E_0x557add2a4e30;
    %load/vec4 v0x557add3355f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x557add334ec0_0;
    %load/vec4a v0x557add3352a0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x557add335120_0, 0, 16;
    %ix/getv 4, v0x557add334ec0_0;
    %load/vec4a v0x557add3352a0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x557add3351e0_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x557add3356b0_0;
    %load/vec4 v0x557add335120_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 49, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv 4, v0x557add3351e0_0;
    %load/vec4a v0x557add3352a0, 4;
    %pad/u 16;
    %store/vec4 v0x557add335080_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x557add335080_0, 0, 16;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557add2a4190;
T_8 ;
    %wait E_0x557add313470;
    %load/vec4 v0x557add3368b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557add335a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557add335f40_0;
    %assign/vec4 v0x557add335a30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557add2a4190;
T_9 ;
    %wait E_0x557add293a10;
    %load/vec4 v0x557add335a30_0;
    %store/vec4 v0x557add335f40_0, 0, 3;
    %load/vec4 v0x557add335a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557add335f40_0, 0, 3;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557add335f40_0, 0, 3;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557add335f40_0, 0, 3;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557add335f40_0, 0, 3;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557add335f40_0, 0, 3;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557add2a4190;
T_10 ;
    %wait E_0x557add2a9ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add336530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add3363f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add335830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add336710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add336950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add336a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add3367e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add3358f0_0, 0, 1;
    %load/vec4 v0x557add335a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add336530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add336950_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x557add336020_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_10.5, 4;
    %vpi_call 3 146 "$display", "Halt instruction detected. Ending simulation." {0 0 0};
    %vpi_call 3 147 "$finish" {0 0 0};
T_10.5 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 8, 8, 5;
    %cmpi/e 34, 0, 8;
    %jmp/0xz  T_10.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add335830_0, 0, 1;
    %load/vec4 v0x557add335c00_0;
    %store/vec4 v0x557add335cc0_0, 0, 16;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 8, 8, 5;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add336710_0, 0, 1;
    %load/vec4 v0x557add335c00_0;
    %store/vec4 v0x557add335cc0_0, 0, 16;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 8, 8, 5;
    %cmpi/e 65, 0, 8;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3367e0_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 8, 8, 5;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add336a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3367e0_0, 0, 1;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add336710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3358f0_0, 0, 1;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 8, 8, 5;
    %cmpi/e 145, 0, 8;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3367e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add335830_0, 0, 1;
T_10.17 ;
T_10.16 ;
T_10.14 ;
T_10.12 ;
T_10.10 ;
T_10.8 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 4, 12, 5;
    %pad/u 8;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3358f0_0, 0, 1;
T_10.19 ;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 4, 12, 5;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add336710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3363f0_0, 0, 1;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x557add336020_0;
    %parti/s 4, 12, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3363f0_0, 0, 1;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3363f0_0, 0, 1;
T_10.24 ;
T_10.22 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557add2a47d0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x557add336b30_0;
    %inv;
    %store/vec4 v0x557add336b30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x557add2a47d0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add336b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557add3370c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557add3370c0_0, 0, 1;
    %wait E_0x557add270480;
    %delay 3000000, 0;
    %vpi_call 2 47 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x557add2a47d0;
T_13 ;
    %vpi_call 2 54 "$monitor", "Time=%t | Output=%d", $time, v0x557add336ce0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
