Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Apr 27 01:48:50 2018
| Host             : DESKTOP-KOHAR2S running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.211        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.137        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.031 |     5506 |       --- |             --- |
|   LUT as Logic |     0.026 |     3664 |     20800 |           17.62 |
|   CARRY4       |     0.005 |      849 |      8150 |           10.42 |
|   Register     |    <0.001 |      436 |     41600 |            1.05 |
|   F7/F8 Muxes  |    <0.001 |       46 |     32600 |            0.14 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      130 |       --- |             --- |
| Signals        |     0.037 |     4956 |       --- |             --- |
| Block RAM      |     0.018 |       35 |        50 |           70.00 |
| DSPs           |     0.011 |       12 |        90 |           13.33 |
| I/O            |     0.035 |       56 |       106 |           52.83 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.211 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.111 |       0.101 |      0.011 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |     0.137 |
|   PS2_CLK_IOBUF_inst                         |     0.000 |
|   PS2_DATA_IOBUF_inst                        |     0.000 |
|   blk_mem_gen_1_inst                         |     0.013 |
|     U0                                       |     0.013 |
|       inst_blk_mem_gen                       |     0.013 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.013 |
|           valid.cstr                         |     0.013 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[2].ram.r                 |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[4].ram.r                 |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[5].ram.r                 |     0.002 |
|               prim_noinit.ram                |     0.002 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|   blk_mem_gen_2_background                   |     0.006 |
|     U0                                       |     0.006 |
|       inst_blk_mem_gen                       |     0.006 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.006 |
|           valid.cstr                         |     0.006 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   cd13                                       |    <0.001 |
|   cd21                                       |    <0.001 |
|   color_inst                                 |     0.003 |
|   de                                         |    <0.001 |
|   mouse_ctrl_inst                            |     0.006 |
|     MC1                                      |     0.005 |
|       Inst_Ps2Interface                      |     0.002 |
|     MD1                                      |    <0.001 |
|   playmusic_inst                             |     0.022 |
|     btSpeedGen                               |    <0.001 |
|     music00                                  |     0.002 |
|     playerCtrl_00                            |     0.001 |
|     toneGen                                  |     0.019 |
|   seven_seg_inst                             |    <0.001 |
|   vga_ctrl_inst                              |     0.004 |
|   wr_inst                                    |     0.044 |
+----------------------------------------------+-----------+


