============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:23:53 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-34 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    2140         -  
      Drv Adjust:+       0         0  
         Arrival:=    2140            
                                      
   Required Time:=    2140            
       Data Path:-    2174            
           Slack:=     -34            

Exceptions/Constraints:
  max_delay             2140            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[0]                                -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g3/X                                -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  F1A/g42/Y                           -       A->Y  R     sky130_fd_sc_hd__inv_2         2 12.8    66    80     405    (-,-) 
  F1A/g48/Y                           -       A->Y  F     sky130_fd_sc_hd__nor2_4        2 11.8    31    48     452    (-,-) 
  full_adder_loop[1].FA/g32/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    54     506    (-,-) 
  full_adder_loop[1].FA/g31/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     556    (-,-) 
  full_adder_loop[2].FA/g124__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     613    (-,-) 
  full_adder_loop[2].FA/g122__1617/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     663    (-,-) 
  full_adder_loop[3].FA/g16/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     720    (-,-) 
  full_adder_loop[3].FA/g15/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     770    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     826    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     877    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     933    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     983    (-,-) 
  full_adder_loop[6].FA/g124__6783/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1040    (-,-) 
  full_adder_loop[6].FA/g122__8428/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1090    (-,-) 
  full_adder_loop[7].FA/g124__5122/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1147    (-,-) 
  full_adder_loop[7].FA/g122__1705/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1197    (-,-) 
  full_adder_loop[8].FA/g124__7482/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1254    (-,-) 
  full_adder_loop[8].FA/g122__1881/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1304    (-,-) 
  full_adder_loop[9].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1360    (-,-) 
  full_adder_loop[9].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1411    (-,-) 
  full_adder_loop[10].FA/g124__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1467    (-,-) 
  full_adder_loop[10].FA/g122__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1517    (-,-) 
  full_adder_loop[11].FA/g124__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1574    (-,-) 
  full_adder_loop[11].FA/g122__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1624    (-,-) 
  full_adder_loop[12].FA/g124__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1681    (-,-) 
  full_adder_loop[12].FA/g122__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1731    (-,-) 
  full_adder_loop[13].FA/g124__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1788    (-,-) 
  full_adder_loop[13].FA/g122__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.2    44    56    1843    (-,-) 
  full_adder_loop[14].FA/g21/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    59    1902    (-,-) 
  full_adder_loop[14].FA/g20/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.9    45    57    1959    (-,-) 
  full_adder_loop[15].FA/g15/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1 10.1    44    56    2015    (-,-) 
  full_adder_loop[15].FA/g14/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7    48    57    2072    (-,-) 
  full_adder_loop[15].FA/g13/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   110   102    2174    (-,-) 
  S[15]                               <<<     -     R     (port)                         -    -     -     0    2174    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

