

================================================================
== Vitis HLS Report for 'conv2_Pipeline_tile_height_loop'
================================================================
* Date:           Tue Oct 28 17:21:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- tile_height_loop  |       25|       25|        10|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      59|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|    3527|     576|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    3527|     671|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_790_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln63_1_fu_835_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln65_fu_800_p2    |         +|   0|  0|  16|           9|           9|
    |icmp_ln58_fu_784_p2   |      icmp|   0|  0|  12|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  59|          30|          27|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_4_fu_104               |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_10_reg_1400                      |  32|   0|   32|          0|
    |add_11_reg_1405                      |  32|   0|   32|          0|
    |add_12_reg_1410                      |  32|   0|   32|          0|
    |add_13_reg_1415                      |  32|   0|   32|          0|
    |add_14_reg_1420                      |  32|   0|   32|          0|
    |add_15_reg_1425                      |  32|   0|   32|          0|
    |add_1_reg_1355                       |  32|   0|   32|          0|
    |add_2_reg_1360                       |  32|   0|   32|          0|
    |add_3_reg_1395                       |  32|   0|   32|          0|
    |add_4_reg_1365                       |  32|   0|   32|          0|
    |add_5_reg_1370                       |  32|   0|   32|          0|
    |add_6_reg_1375                       |  32|   0|   32|          0|
    |add_7_reg_1380                       |  32|   0|   32|          0|
    |add_8_reg_1385                       |  32|   0|   32|          0|
    |add_9_reg_1390                       |  32|   0|   32|          0|
    |add_reg_1345                         |  32|   0|   32|          0|
    |add_s_reg_1350                       |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |i_4_fu_104                           |   5|   0|    5|          0|
    |i_reg_894                            |   5|   0|    5|          0|
    |input_tile_10_load_reg_1038          |  32|   0|   32|          0|
    |input_tile_11_load_reg_1043          |  32|   0|   32|          0|
    |input_tile_12_load_reg_1048          |  32|   0|   32|          0|
    |input_tile_13_load_reg_1053          |  32|   0|   32|          0|
    |input_tile_14_load_reg_1058          |  32|   0|   32|          0|
    |input_tile_15_load_reg_1063          |  32|   0|   32|          0|
    |input_tile_16_load_reg_1068          |  32|   0|   32|          0|
    |input_tile_1_load_reg_993            |  32|   0|   32|          0|
    |input_tile_2_load_reg_998            |  32|   0|   32|          0|
    |input_tile_3_load_reg_1003           |  32|   0|   32|          0|
    |input_tile_4_load_reg_1008           |  32|   0|   32|          0|
    |input_tile_5_load_reg_1013           |  32|   0|   32|          0|
    |input_tile_6_load_reg_1018           |  32|   0|   32|          0|
    |input_tile_7_load_reg_1023           |  32|   0|   32|          0|
    |input_tile_8_load_reg_1028           |  32|   0|   32|          0|
    |input_tile_9_load_reg_1033           |  32|   0|   32|          0|
    |input_tile_load_reg_988              |  32|   0|   32|          0|
    |layer2_output_tile_10_addr_reg_1133  |  10|   0|   10|          0|
    |layer2_output_tile_10_load_reg_1310  |  32|   0|   32|          0|
    |layer2_output_tile_11_addr_reg_1139  |  10|   0|   10|          0|
    |layer2_output_tile_11_load_reg_1315  |  32|   0|   32|          0|
    |layer2_output_tile_12_addr_reg_1145  |  10|   0|   10|          0|
    |layer2_output_tile_12_load_reg_1320  |  32|   0|   32|          0|
    |layer2_output_tile_13_addr_reg_1151  |  10|   0|   10|          0|
    |layer2_output_tile_13_load_reg_1325  |  32|   0|   32|          0|
    |layer2_output_tile_14_addr_reg_1157  |  10|   0|   10|          0|
    |layer2_output_tile_14_load_reg_1330  |  32|   0|   32|          0|
    |layer2_output_tile_15_addr_reg_1163  |  10|   0|   10|          0|
    |layer2_output_tile_15_load_reg_1335  |  32|   0|   32|          0|
    |layer2_output_tile_16_addr_reg_1169  |  10|   0|   10|          0|
    |layer2_output_tile_16_load_reg_1340  |  32|   0|   32|          0|
    |layer2_output_tile_1_addr_reg_1079   |  10|   0|   10|          0|
    |layer2_output_tile_1_load_reg_1265   |  32|   0|   32|          0|
    |layer2_output_tile_2_addr_reg_1085   |  10|   0|   10|          0|
    |layer2_output_tile_2_load_reg_1270   |  32|   0|   32|          0|
    |layer2_output_tile_3_addr_reg_1091   |  10|   0|   10|          0|
    |layer2_output_tile_3_load_reg_1275   |  32|   0|   32|          0|
    |layer2_output_tile_4_addr_reg_1097   |  10|   0|   10|          0|
    |layer2_output_tile_4_load_reg_1280   |  32|   0|   32|          0|
    |layer2_output_tile_5_addr_reg_1103   |  10|   0|   10|          0|
    |layer2_output_tile_5_load_reg_1285   |  32|   0|   32|          0|
    |layer2_output_tile_6_addr_reg_1109   |  10|   0|   10|          0|
    |layer2_output_tile_6_load_reg_1290   |  32|   0|   32|          0|
    |layer2_output_tile_7_addr_reg_1115   |  10|   0|   10|          0|
    |layer2_output_tile_7_load_reg_1295   |  32|   0|   32|          0|
    |layer2_output_tile_8_addr_reg_1121   |  10|   0|   10|          0|
    |layer2_output_tile_8_load_reg_1300   |  32|   0|   32|          0|
    |layer2_output_tile_9_addr_reg_1127   |  10|   0|   10|          0|
    |layer2_output_tile_9_load_reg_1305   |  32|   0|   32|          0|
    |layer2_output_tile_addr_reg_1073     |  10|   0|   10|          0|
    |layer2_output_tile_load_reg_1180     |  32|   0|   32|          0|
    |mul_10_reg_1235                      |  32|   0|   32|          0|
    |mul_11_reg_1240                      |  32|   0|   32|          0|
    |mul_12_reg_1245                      |  32|   0|   32|          0|
    |mul_13_reg_1250                      |  32|   0|   32|          0|
    |mul_14_reg_1255                      |  32|   0|   32|          0|
    |mul_15_reg_1260                      |  32|   0|   32|          0|
    |mul_1_reg_1190                       |  32|   0|   32|          0|
    |mul_2_reg_1195                       |  32|   0|   32|          0|
    |mul_3_reg_1230                       |  32|   0|   32|          0|
    |mul_4_reg_1200                       |  32|   0|   32|          0|
    |mul_5_reg_1205                       |  32|   0|   32|          0|
    |mul_6_reg_1210                       |  32|   0|   32|          0|
    |mul_7_reg_1215                       |  32|   0|   32|          0|
    |mul_8_reg_1220                       |  32|   0|   32|          0|
    |mul_9_reg_1225                       |  32|   0|   32|          0|
    |mul_reg_1175                         |  32|   0|   32|          0|
    |mul_s_reg_1185                       |  32|   0|   32|          0|
    |i_reg_894                            |  64|  32|    5|          0|
    |layer2_output_tile_10_addr_reg_1133  |  64|  32|   10|          0|
    |layer2_output_tile_11_addr_reg_1139  |  64|  32|   10|          0|
    |layer2_output_tile_12_addr_reg_1145  |  64|  32|   10|          0|
    |layer2_output_tile_13_addr_reg_1151  |  64|  32|   10|          0|
    |layer2_output_tile_14_addr_reg_1157  |  64|  32|   10|          0|
    |layer2_output_tile_15_addr_reg_1163  |  64|  32|   10|          0|
    |layer2_output_tile_16_addr_reg_1169  |  64|  32|   10|          0|
    |layer2_output_tile_1_addr_reg_1079   |  64|  32|   10|          0|
    |layer2_output_tile_2_addr_reg_1085   |  64|  32|   10|          0|
    |layer2_output_tile_3_addr_reg_1091   |  64|  32|   10|          0|
    |layer2_output_tile_4_addr_reg_1097   |  64|  32|   10|          0|
    |layer2_output_tile_5_addr_reg_1103   |  64|  32|   10|          0|
    |layer2_output_tile_6_addr_reg_1109   |  64|  32|   10|          0|
    |layer2_output_tile_7_addr_reg_1115   |  64|  32|   10|          0|
    |layer2_output_tile_8_addr_reg_1121   |  64|  32|   10|          0|
    |layer2_output_tile_9_addr_reg_1127   |  64|  32|   10|          0|
    |layer2_output_tile_addr_reg_1073     |  64|  32|   10|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3527| 576| 2550|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1746_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1746_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1746_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1746_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1746_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1750_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1750_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1750_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1750_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1750_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1754_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1754_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1754_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1754_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1754_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1758_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1758_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1758_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1758_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1758_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1762_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1762_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1762_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1762_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1762_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1766_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1766_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1766_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1766_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1766_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1770_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1770_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1770_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1770_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1770_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1774_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1774_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1774_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1774_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1774_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1778_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1778_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1778_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1778_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1778_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1782_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1782_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1782_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1782_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1782_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1786_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1786_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1786_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1786_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1786_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1790_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1790_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1790_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1790_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1790_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1794_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1794_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1794_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1794_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1794_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1798_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1798_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1798_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1798_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1798_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1802_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1802_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1802_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1802_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1802_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1806_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1806_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1806_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1806_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1806_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1810_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1810_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1810_p_opcode            |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1810_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1810_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1814_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1814_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1814_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1814_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1818_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1818_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1818_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1818_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1822_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1822_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1822_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1822_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1826_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1826_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1826_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1826_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1830_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1830_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1830_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1830_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1834_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1834_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1834_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1834_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1838_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1838_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1838_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1838_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1842_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1842_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1842_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1842_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1846_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1846_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1846_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1846_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1850_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1850_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1850_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1850_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1854_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1854_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1854_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1854_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1858_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1858_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1858_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1858_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1862_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1862_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1862_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1862_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1866_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1866_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1866_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1866_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1870_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1870_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1870_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1870_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1874_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1874_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1874_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1874_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1878_p_din0              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1878_p_din1              |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1878_p_dout0             |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|grp_fu_1878_p_ce                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_tile_height_loop|  return value|
|or_ln65                         |   in|    8|     ap_none|                          or_ln65|        scalar|
|input_tile_address0             |  out|    9|   ap_memory|                       input_tile|         array|
|input_tile_ce0                  |  out|    1|   ap_memory|                       input_tile|         array|
|input_tile_q0                   |   in|   32|   ap_memory|                       input_tile|         array|
|input_tile_1_address0           |  out|    9|   ap_memory|                     input_tile_1|         array|
|input_tile_1_ce0                |  out|    1|   ap_memory|                     input_tile_1|         array|
|input_tile_1_q0                 |   in|   32|   ap_memory|                     input_tile_1|         array|
|input_tile_2_address0           |  out|    9|   ap_memory|                     input_tile_2|         array|
|input_tile_2_ce0                |  out|    1|   ap_memory|                     input_tile_2|         array|
|input_tile_2_q0                 |   in|   32|   ap_memory|                     input_tile_2|         array|
|input_tile_3_address0           |  out|    9|   ap_memory|                     input_tile_3|         array|
|input_tile_3_ce0                |  out|    1|   ap_memory|                     input_tile_3|         array|
|input_tile_3_q0                 |   in|   32|   ap_memory|                     input_tile_3|         array|
|input_tile_4_address0           |  out|    9|   ap_memory|                     input_tile_4|         array|
|input_tile_4_ce0                |  out|    1|   ap_memory|                     input_tile_4|         array|
|input_tile_4_q0                 |   in|   32|   ap_memory|                     input_tile_4|         array|
|input_tile_5_address0           |  out|    9|   ap_memory|                     input_tile_5|         array|
|input_tile_5_ce0                |  out|    1|   ap_memory|                     input_tile_5|         array|
|input_tile_5_q0                 |   in|   32|   ap_memory|                     input_tile_5|         array|
|input_tile_6_address0           |  out|    9|   ap_memory|                     input_tile_6|         array|
|input_tile_6_ce0                |  out|    1|   ap_memory|                     input_tile_6|         array|
|input_tile_6_q0                 |   in|   32|   ap_memory|                     input_tile_6|         array|
|input_tile_7_address0           |  out|    9|   ap_memory|                     input_tile_7|         array|
|input_tile_7_ce0                |  out|    1|   ap_memory|                     input_tile_7|         array|
|input_tile_7_q0                 |   in|   32|   ap_memory|                     input_tile_7|         array|
|input_tile_8_address0           |  out|    9|   ap_memory|                     input_tile_8|         array|
|input_tile_8_ce0                |  out|    1|   ap_memory|                     input_tile_8|         array|
|input_tile_8_q0                 |   in|   32|   ap_memory|                     input_tile_8|         array|
|input_tile_9_address0           |  out|    9|   ap_memory|                     input_tile_9|         array|
|input_tile_9_ce0                |  out|    1|   ap_memory|                     input_tile_9|         array|
|input_tile_9_q0                 |   in|   32|   ap_memory|                     input_tile_9|         array|
|input_tile_10_address0          |  out|    9|   ap_memory|                    input_tile_10|         array|
|input_tile_10_ce0               |  out|    1|   ap_memory|                    input_tile_10|         array|
|input_tile_10_q0                |   in|   32|   ap_memory|                    input_tile_10|         array|
|input_tile_11_address0          |  out|    9|   ap_memory|                    input_tile_11|         array|
|input_tile_11_ce0               |  out|    1|   ap_memory|                    input_tile_11|         array|
|input_tile_11_q0                |   in|   32|   ap_memory|                    input_tile_11|         array|
|input_tile_12_address0          |  out|    9|   ap_memory|                    input_tile_12|         array|
|input_tile_12_ce0               |  out|    1|   ap_memory|                    input_tile_12|         array|
|input_tile_12_q0                |   in|   32|   ap_memory|                    input_tile_12|         array|
|input_tile_13_address0          |  out|    9|   ap_memory|                    input_tile_13|         array|
|input_tile_13_ce0               |  out|    1|   ap_memory|                    input_tile_13|         array|
|input_tile_13_q0                |   in|   32|   ap_memory|                    input_tile_13|         array|
|input_tile_14_address0          |  out|    9|   ap_memory|                    input_tile_14|         array|
|input_tile_14_ce0               |  out|    1|   ap_memory|                    input_tile_14|         array|
|input_tile_14_q0                |   in|   32|   ap_memory|                    input_tile_14|         array|
|input_tile_15_address0          |  out|    9|   ap_memory|                    input_tile_15|         array|
|input_tile_15_ce0               |  out|    1|   ap_memory|                    input_tile_15|         array|
|input_tile_15_q0                |   in|   32|   ap_memory|                    input_tile_15|         array|
|input_tile_16_address0          |  out|    9|   ap_memory|                    input_tile_16|         array|
|input_tile_16_ce0               |  out|    1|   ap_memory|                    input_tile_16|         array|
|input_tile_16_q0                |   in|   32|   ap_memory|                    input_tile_16|         array|
|add_ln63                        |   in|   10|     ap_none|                         add_ln63|        scalar|
|layer2_output_tile_address0     |  out|   10|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_we0          |  out|    1|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_d0           |  out|   32|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_address1     |  out|   10|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_ce1          |  out|    1|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_q1           |   in|   32|   ap_memory|               layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_1_we0        |  out|    1|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_1_d0         |  out|   32|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_1_address1   |  out|   10|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_1_ce1        |  out|    1|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_1_q1         |   in|   32|   ap_memory|             layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_2_we0        |  out|    1|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_2_d0         |  out|   32|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_2_address1   |  out|   10|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_2_ce1        |  out|    1|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_2_q1         |   in|   32|   ap_memory|             layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_3_we0        |  out|    1|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_3_d0         |  out|   32|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_3_address1   |  out|   10|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_3_ce1        |  out|    1|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_3_q1         |   in|   32|   ap_memory|             layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_4_we0        |  out|    1|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_4_d0         |  out|   32|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_4_address1   |  out|   10|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_4_ce1        |  out|    1|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_4_q1         |   in|   32|   ap_memory|             layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_5_we0        |  out|    1|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_5_d0         |  out|   32|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_5_address1   |  out|   10|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_5_ce1        |  out|    1|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_5_q1         |   in|   32|   ap_memory|             layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_6_we0        |  out|    1|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_6_d0         |  out|   32|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_6_address1   |  out|   10|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_6_ce1        |  out|    1|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_6_q1         |   in|   32|   ap_memory|             layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_7_we0        |  out|    1|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_7_d0         |  out|   32|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_7_address1   |  out|   10|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_7_ce1        |  out|    1|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_7_q1         |   in|   32|   ap_memory|             layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_8_we0        |  out|    1|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_8_d0         |  out|   32|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_8_address1   |  out|   10|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_8_ce1        |  out|    1|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_8_q1         |   in|   32|   ap_memory|             layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_9_we0        |  out|    1|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_9_d0         |  out|   32|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_9_address1   |  out|   10|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_9_ce1        |  out|    1|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_9_q1         |   in|   32|   ap_memory|             layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_10_we0       |  out|    1|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_10_d0        |  out|   32|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_10_address1  |  out|   10|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_10_ce1       |  out|    1|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_10_q1        |   in|   32|   ap_memory|            layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_11_we0       |  out|    1|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_11_d0        |  out|   32|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_11_address1  |  out|   10|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_11_ce1       |  out|    1|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_11_q1        |   in|   32|   ap_memory|            layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_12_we0       |  out|    1|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_12_d0        |  out|   32|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_12_address1  |  out|   10|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_12_ce1       |  out|    1|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_12_q1        |   in|   32|   ap_memory|            layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_13_we0       |  out|    1|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_13_d0        |  out|   32|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_13_address1  |  out|   10|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_13_ce1       |  out|    1|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_13_q1        |   in|   32|   ap_memory|            layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_14_we0       |  out|    1|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_14_d0        |  out|   32|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_14_address1  |  out|   10|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_14_ce1       |  out|    1|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_14_q1        |   in|   32|   ap_memory|            layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_15_we0       |  out|    1|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_15_d0        |  out|   32|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_15_address1  |  out|   10|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_15_ce1       |  out|    1|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_15_q1        |   in|   32|   ap_memory|            layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|            layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|            layer2_output_tile_16|         array|
|layer2_output_tile_16_we0       |  out|    1|   ap_memory|            layer2_output_tile_16|         array|
|layer2_output_tile_16_d0        |  out|   32|   ap_memory|            layer2_output_tile_16|         array|
|layer2_output_tile_16_address1  |  out|   10|   ap_memory|            layer2_output_tile_16|         array|
|layer2_output_tile_16_ce1       |  out|    1|   ap_memory|            layer2_output_tile_16|         array|
|layer2_output_tile_16_q1        |   in|   32|   ap_memory|            layer2_output_tile_16|         array|
|empty                           |   in|   32|     ap_none|                            empty|        scalar|
+--------------------------------+-----+-----+------------+---------------------------------+--------------+

