 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: R-2020.09
Date   : Fri Apr 15 00:36:36 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pos_x_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: img_reg[50][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LCD_CTRL           tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  pos_x_reg[1]/CK (DFFHQX8)                               0.00       0.50 r
  pos_x_reg[1]/Q (DFFHQX8)                                0.24       0.74 f
  U3508/Y (BUFX20)                                        0.12       0.86 f
  U3392/Y (NOR2X8)                                        0.16       1.02 r
  U6270/Y (NAND2X1)                                       0.23       1.25 f
  U7542/Y (OAI211X4)                                      0.45       1.70 r
  U3351/Y (NOR2X1)                                        0.14       1.84 f
  U3155/Y (BUFX2)                                         0.27       2.11 f
  U3293/Y (AND2X4)                                        0.27       2.38 f
  U3278/Y (BUFX4)                                         0.31       2.69 f
  U6942/Y (AO22XL)                                        0.48       3.18 f
  U3187/Y (AOI221X1)                                      0.31       3.48 r
  U3455/Y (NAND4X1)                                       0.27       3.75 f
  U3493/Y (AOI22X2)                                       0.24       4.00 r
  U6941/Y (OAI221X4)                                      0.46       4.46 f
  add_2_root_add_0_root_add_45_3/B[0] (LCD_CTRL_DW01_add_2)
                                                          0.00       4.46 f
  add_2_root_add_0_root_add_45_3/U1/Y (AND2X2)            0.25       4.71 f
  add_2_root_add_0_root_add_45_3/U1_1/S (ADDFX1)          0.37       5.07 r
  add_2_root_add_0_root_add_45_3/SUM[1] (LCD_CTRL_DW01_add_2)
                                                          0.00       5.07 r
  add_1_root_add_0_root_add_45_3/A[1] (LCD_CTRL_DW01_add_1)
                                                          0.00       5.07 r
  add_1_root_add_0_root_add_45_3/U1_1/S (ADDFX2)          0.53       5.61 f
  add_1_root_add_0_root_add_45_3/SUM[1] (LCD_CTRL_DW01_add_1)
                                                          0.00       5.61 f
  add_0_root_add_0_root_add_45_3/B[1] (LCD_CTRL_DW01_add_0)
                                                          0.00       5.61 f
  add_0_root_add_0_root_add_45_3/U5/Y (OAI211X1)          0.31       5.91 r
  add_0_root_add_0_root_add_45_3/U4/Y (OAI2BB1X1)         0.18       6.09 f
  add_0_root_add_0_root_add_45_3/U1_2/CO (ADDFX2)         0.37       6.46 f
  add_0_root_add_0_root_add_45_3/U1_3/CO (ADDFHX1)        0.32       6.79 f
  add_0_root_add_0_root_add_45_3/U1_4/CO (ADDFX2)         0.36       7.15 f
  add_0_root_add_0_root_add_45_3/U1_5/CO (ADDFHX1)        0.32       7.47 f
  add_0_root_add_0_root_add_45_3/U1_6/CO (ADDFHX1)        0.35       7.82 f
  add_0_root_add_0_root_add_45_3/U1_7/CO (ADDFHX4)        0.27       8.08 f
  add_0_root_add_0_root_add_45_3/U2/Y (XOR2X4)            0.16       8.24 f
  add_0_root_add_0_root_add_45_3/SUM[8] (LCD_CTRL_DW01_add_0)
                                                          0.00       8.24 f
  U3217/Y (AOI2BB2X1)                                     0.26       8.50 r
  U2948/Y (OAI211X4)                                      0.42       8.92 f
  U2946/Y (CLKINVX12)                                     0.07       8.98 r
  U2947/Y (INVX16)                                        0.24       9.23 f
  U4786/Y (AOI211X1)                                      0.35       9.58 r
  U4785/Y (CLKINVX1)                                      0.19       9.76 f
  img_reg[50][6]/D (EDFFX1)                               0.00       9.76 f
  data arrival time                                                  9.76

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  img_reg[50][6]/CK (EDFFX1)                              0.00      10.40 r
  library setup time                                     -0.64       9.76
  data required time                                                 9.76
  --------------------------------------------------------------------------
  data required time                                                 9.76
  data arrival time                                                 -9.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
