$date
	Thu Oct 28 14:44:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # S $end
$var wire 1 $ not_S $end
$var wire 1 % and_nSA $end
$var wire 1 & and_SB $end
$var wire 1 ' Y $end
$scope module and_gate_1 $end
$var wire 1 ! B $end
$var wire 1 % Y $end
$var wire 1 ( T $end
$var wire 1 $ A $end
$scope module nand_gate $end
$var wire 1 ! B $end
$var wire 1 ) T $end
$var wire 1 ( Y $end
$var wire 1 $ A $end
$upscope $end
$scope module not_gate $end
$var wire 1 ( A $end
$var wire 1 % Y $end
$scope module nand_gate $end
$var wire 1 ( A $end
$var wire 1 ( B $end
$var wire 1 * T $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module and_gate_2 $end
$var wire 1 # A $end
$var wire 1 " B $end
$var wire 1 & Y $end
$var wire 1 + T $end
$scope module nand_gate $end
$var wire 1 # A $end
$var wire 1 " B $end
$var wire 1 , T $end
$var wire 1 + Y $end
$upscope $end
$scope module not_gate $end
$var wire 1 + A $end
$var wire 1 & Y $end
$scope module nand_gate $end
$var wire 1 + A $end
$var wire 1 + B $end
$var wire 1 - T $end
$var wire 1 & Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module not_gate $end
$var wire 1 # A $end
$var wire 1 $ Y $end
$scope module nand_gate $end
$var wire 1 # A $end
$var wire 1 # B $end
$var wire 1 . T $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$scope module or_gate $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 / notB $end
$var wire 1 0 notA $end
$var wire 1 ' Y $end
$scope module nand_gate $end
$var wire 1 1 T $end
$var wire 1 ' Y $end
$var wire 1 / B $end
$var wire 1 0 A $end
$upscope $end
$scope module not_gate_1 $end
$var wire 1 % A $end
$var wire 1 0 Y $end
$scope module nand_gate $end
$var wire 1 % A $end
$var wire 1 % B $end
$var wire 1 2 T $end
$var wire 1 0 Y $end
$upscope $end
$upscope $end
$scope module not_gate_2 $end
$var wire 1 & A $end
$var wire 1 / Y $end
$scope module nand_gate $end
$var wire 1 & A $end
$var wire 1 & B $end
$var wire 1 3 T $end
$var wire 1 / Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR_tb $end
$var wire 1 4 Y $end
$var reg 1 5 A $end
$var reg 1 6 B $end
$scope module xor_gate $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 4 Y $end
$var wire 1 7 T3 $end
$var wire 1 8 T2 $end
$var wire 1 9 T1 $end
$scope module nand_gate_1 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 : T $end
$var wire 1 9 Y $end
$upscope $end
$scope module nand_gate_2 $end
$var wire 1 9 A $end
$var wire 1 5 B $end
$var wire 1 ; T $end
$var wire 1 8 Y $end
$upscope $end
$scope module nand_gate_3 $end
$var wire 1 9 A $end
$var wire 1 6 B $end
$var wire 1 < T $end
$var wire 1 7 Y $end
$upscope $end
$scope module nand_gate_4 $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 = T $end
$var wire 1 4 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1=
0<
0;
0:
19
18
17
06
05
04
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
z#
z"
z!
$end
#1
14
0=
07
1<
16
#2
17
08
0<
1;
06
15
#3
04
1=
18
0;
09
17
1:
0<
16
