
---------- Begin Simulation Statistics ----------
final_tick                                 1130503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846932                       # Number of bytes of host memory used
host_op_rate                                   257174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.50                       # Real time elapsed on the host
host_tick_rate                               28617566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10159353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001131                       # Number of seconds simulated
sim_ticks                                  1130503500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.913908                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1258036                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1259120                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1901118                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              223                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1937766                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5559648                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5577374                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1548                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1922758                       # Number of branches committed
system.cpu.commit.bw_lim_events                807990                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           41694                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000096                       # Number of instructions committed
system.cpu.commit.committedOps               10159447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2206713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.603882                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.252310                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       165721      7.51%      7.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       498268     22.58%     30.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       332195     15.05%     45.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        35215      1.60%     46.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21056      0.95%     47.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3227      0.15%     47.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        74422      3.37%     51.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       268619     12.17%     63.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       807990     36.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2206713                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10907                       # Number of function calls committed.
system.cpu.commit.int_insts                   8219726                       # Number of committed integer instructions.
system.cpu.commit.loads                       2577573                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6883583     67.76%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6246      0.06%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.04%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.16%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.06%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.22%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.22%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2577573     25.37%     93.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616071      6.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10159447                       # Class of committed instruction
system.cpu.commit.refs                        3193644                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    147983                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10159353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.226101                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.226101                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 98253                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   375                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1256753                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10218819                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   338700                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1719910                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1601                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1345                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 54302                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1937766                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    307870                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1891037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   764                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10071500                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.857036                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             319732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1269405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.454427                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2212766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.625889                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.364832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   430754     19.47%     19.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   252409     11.41%     30.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   178253      8.06%     38.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73750      3.33%     42.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48007      2.17%     44.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    83540      3.78%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77606      3.51%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   217096      9.81%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   851351     38.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2212766                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           48243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2175                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1925723                       # Number of branches executed
system.cpu.iew.exec_nop                           145                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.511062                       # Inst execution rate
system.cpu.iew.exec_refs                      3219252                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617477                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4858                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2586504                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               524                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619781                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10201485                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2601775                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2954                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10199552                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1136                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1601                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1142                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              532                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18176                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8922                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3708                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1437                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            738                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12978810                       # num instructions consuming a value
system.cpu.iew.wb_count                      10177884                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.559215                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7257951                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.501479                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10179744                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12572606                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7568326                       # number of integer regfile writes
system.cpu.ipc                               4.422805                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.422805                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6899307     67.62%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6247      0.06%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    17      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.04%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16376      0.16%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.06%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22519      0.22%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22519      0.22%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2072      0.02%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2086      0.02%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2602939     25.51%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              617988      6.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10202508                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       99864                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009788                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   63712     63.80%     63.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  190      0.19%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 5      0.01%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    2      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     64.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18298     18.32%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17651     17.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10145008                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22412041                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10029703                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10093594                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10201269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10202508                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           41951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               299                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        42640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2212766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.610749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.154447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               89498      4.04%      4.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               62020      2.80%      6.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              265474     12.00%     18.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              436487     19.73%     38.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              123369      5.58%     44.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              249339     11.27%     55.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              451096     20.39%     75.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              430532     19.46%     95.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              104951      4.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2212766                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.512369                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 157351                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             305902                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       148181                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            149727                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2971                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2075                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2586504                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619781                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6430410                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                          2261009                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    6002                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13290416                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  25352                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   366625                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1264                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18752402                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10211593                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13352062                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1746036                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  32913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1601                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 86450                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    61580                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12590991                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6052                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                304                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    272855                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             72                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           210507                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     11599500                       # The number of ROB reads
system.cpu.rob.rob_writes                    20408377                       # The number of ROB writes
system.cpu.timesIdled                             434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   209675                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96687                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                699                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           699                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1943                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2236000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7374000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           598                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        51200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  89472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022680                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1943     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             972000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1473000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            897000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1397                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               597                       # number of overall misses
system.l2.overall_misses::.cpu.data               800                       # number of overall misses
system.l2.overall_misses::total                  1397                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        109126000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47451500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61674500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       109126000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1398                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1398                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79483.249581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77093.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78114.531138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79483.249581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77093.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78114.531138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1397                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41481001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53674001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     95155002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41481001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53674001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     95155002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69482.413735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67092.501250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68113.816750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69482.413735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67092.501250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68113.816750                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75747.851003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75747.851003                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45891501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45891501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65747.136103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65747.136103                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79483.249581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79483.249581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41481001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41481001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69482.413735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69482.413735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86299.019608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86299.019608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76299.019608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76299.019608                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10385000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10385000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19020.146520                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19020.146520                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1313.555852                       # Cycle average of tags in use
system.l2.tags.total_refs                        1398                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       571.331900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       742.223952                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.034871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.045302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.080173                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.085266                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32501                       # Number of tag accesses
system.l2.tags.data_accesses                    32501                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1397                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33797330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45289555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79086885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33797330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33797330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33797330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45289555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             79086885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1397                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1397                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11605000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37798750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8307.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27057.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1397                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.447154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.044806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.336359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69     28.05%     28.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     24.39%     52.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41     16.67%     69.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.25%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.66%     76.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.85%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.85%     81.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.22%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42     17.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          246                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     401902500                       # Total gap between requests
system.mem_ctrls.avgGap                     287689.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33797330.127682045102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45289554.609959185123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16912250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20886500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28328.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26108.12                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5804820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         49141410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        392731200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          537795315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.713092                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1020489500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     72314000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4169760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         81042600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        365867040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          541897125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.341395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    950320500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    142483000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       307082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           307082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       307082                       # number of overall hits
system.cpu.icache.overall_hits::total          307082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60411999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60411999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60411999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60411999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       307870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       307870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       307870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       307870                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002560                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002560                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002560                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002560                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76664.973350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76664.973350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76664.973350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76664.973350                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          833                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48361999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48361999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48361999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48361999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001942                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80872.908027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80872.908027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80872.908027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80872.908027                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       307082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          307082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60411999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60411999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       307870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       307870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76664.973350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76664.973350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48361999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48361999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80872.908027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80872.908027                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           572.311719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              307680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            514.515050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   572.311719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.139725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.139725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.145996                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1232078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1232078                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3190806                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3190806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3190829                       # number of overall hits
system.cpu.dcache.overall_hits::total         3190829                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7941                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7941                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7943                       # number of overall misses
system.cpu.dcache.overall_misses::total          7943                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    528713484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    528713484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    528713484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    528713484                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3198747                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3198747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3198772                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3198772                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002483                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002483                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002483                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66580.214583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66580.214583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66563.450082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66563.450082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11834                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               616                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.211039                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         6597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     79638555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79638555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     79801055                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79801055                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000421                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59254.877232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59254.877232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59287.559435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59287.559435                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2582487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2582487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16875500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16875500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2582722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2582722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71810.638298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71810.638298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8795500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8795500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        87955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        87955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       608300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         608300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    494403925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    494403925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69041.184890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69041.184890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53953996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53953996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77187.404864                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77187.404864                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17434059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17434059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31989.099083                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31989.099083                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16889059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16889059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30989.099083                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30989.099083                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1272.057719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3192277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2371.676820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1272.057719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.310561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.310561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.328613                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25592338                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25592338                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1130503500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1130503500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
