INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Universal_Adder/Universal_Adder.srcs/sources_1/new/Uni_Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Universal_Adder/Universal_Adder.srcs/sim_1/new/Uni_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Universal_Adder/Universal_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
