--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf elbertv2.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18419 paths analyzed, 1074 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.073ns.
--------------------------------------------------------------------------------

Paths for end point conteo_caracteres_8 (SLICE_X0Y20.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_6 (FF)
  Destination:          conteo_caracteres_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_6 to conteo_caracteres_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.XQ        Tcko                  0.521   Conteo<6>
                                                       Conteo_6
    SLICE_X4Y4.F2        net (fanout=8)        1.438   Conteo<6>
    SLICE_X4Y4.COUT      Topcyf                1.133   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y20.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y20.CLK      Tsrck                 0.433   conteo_caracteres<8>
                                                       conteo_caracteres_8
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (3.624ns logic, 5.364ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_7 (FF)
  Destination:          conteo_caracteres_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.691ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_7 to conteo_caracteres_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.YQ        Tcko                  0.596   Conteo<6>
                                                       Conteo_7
    SLICE_X4Y4.G4        net (fanout=8)        1.072   Conteo<7>
    SLICE_X4Y4.COUT      Topcyg                1.127   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<1>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y20.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y20.CLK      Tsrck                 0.433   conteo_caracteres<8>
                                                       conteo_caracteres_8
    -------------------------------------------------  ---------------------------
    Total                                      8.691ns (3.693ns logic, 4.998ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_5 (FF)
  Destination:          conteo_caracteres_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_5 to conteo_caracteres_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.YQ        Tcko                  0.596   Conteo<4>
                                                       Conteo_5
    SLICE_X4Y4.F1        net (fanout=8)        0.772   Conteo<5>
    SLICE_X4Y4.COUT      Topcyf                1.133   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y20.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y20.CLK      Tsrck                 0.433   conteo_caracteres<8>
                                                       conteo_caracteres_8
    -------------------------------------------------  ---------------------------
    Total                                      8.397ns (3.699ns logic, 4.698ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point conteo_caracteres_9 (SLICE_X0Y20.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_6 (FF)
  Destination:          conteo_caracteres_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_6 to conteo_caracteres_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.XQ        Tcko                  0.521   Conteo<6>
                                                       Conteo_6
    SLICE_X4Y4.F2        net (fanout=8)        1.438   Conteo<6>
    SLICE_X4Y4.COUT      Topcyf                1.133   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y20.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y20.CLK      Tsrck                 0.433   conteo_caracteres<8>
                                                       conteo_caracteres_9
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (3.624ns logic, 5.364ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_7 (FF)
  Destination:          conteo_caracteres_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.691ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_7 to conteo_caracteres_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.YQ        Tcko                  0.596   Conteo<6>
                                                       Conteo_7
    SLICE_X4Y4.G4        net (fanout=8)        1.072   Conteo<7>
    SLICE_X4Y4.COUT      Topcyg                1.127   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<1>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y20.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y20.CLK      Tsrck                 0.433   conteo_caracteres<8>
                                                       conteo_caracteres_9
    -------------------------------------------------  ---------------------------
    Total                                      8.691ns (3.693ns logic, 4.998ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_5 (FF)
  Destination:          conteo_caracteres_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_5 to conteo_caracteres_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.YQ        Tcko                  0.596   Conteo<4>
                                                       Conteo_5
    SLICE_X4Y4.F1        net (fanout=8)        0.772   Conteo<5>
    SLICE_X4Y4.COUT      Topcyf                1.133   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y20.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y20.CLK      Tsrck                 0.433   conteo_caracteres<8>
                                                       conteo_caracteres_9
    -------------------------------------------------  ---------------------------
    Total                                      8.397ns (3.699ns logic, 4.698ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point conteo_caracteres_10 (SLICE_X0Y21.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_6 (FF)
  Destination:          conteo_caracteres_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_6 to conteo_caracteres_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.XQ        Tcko                  0.521   Conteo<6>
                                                       Conteo_6
    SLICE_X4Y4.F2        net (fanout=8)        1.438   Conteo<6>
    SLICE_X4Y4.COUT      Topcyf                1.133   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y21.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y21.CLK      Tsrck                 0.433   conteo_caracteres<10>
                                                       conteo_caracteres_10
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (3.624ns logic, 5.364ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_7 (FF)
  Destination:          conteo_caracteres_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.691ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_7 to conteo_caracteres_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.YQ        Tcko                  0.596   Conteo<6>
                                                       Conteo_7
    SLICE_X4Y4.G4        net (fanout=8)        1.072   Conteo<7>
    SLICE_X4Y4.COUT      Topcyg                1.127   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<1>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y21.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y21.CLK      Tsrck                 0.433   conteo_caracteres<10>
                                                       conteo_caracteres_10
    -------------------------------------------------  ---------------------------
    Total                                      8.691ns (3.693ns logic, 4.998ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Conteo_5 (FF)
  Destination:          conteo_caracteres_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.271 - 0.356)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Conteo_5 to conteo_caracteres_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.YQ        Tcko                  0.596   Conteo<4>
                                                       Conteo_5
    SLICE_X4Y4.F1        net (fanout=8)        0.772   Conteo<5>
    SLICE_X4Y4.COUT      Topcyf                1.133   Mcompar_salida_color_cmp_lt0000_cy<1>
                                                       Mcompar_salida_color_cmp_lt0000_lut<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<0>
                                                       Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<1>
    SLICE_X4Y5.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<3>
                                                       Mcompar_salida_color_cmp_lt0000_cy<2>
                                                       Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<3>
    SLICE_X4Y6.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<5>
                                                       Mcompar_salida_color_cmp_lt0000_cy<4>
                                                       Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<5>
    SLICE_X4Y7.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<7>
                                                       Mcompar_salida_color_cmp_lt0000_cy<6>
                                                       Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<7>
    SLICE_X4Y8.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<9>
                                                       Mcompar_salida_color_cmp_lt0000_cy<8>
                                                       Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.CIN       net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<9>
    SLICE_X4Y9.COUT      Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<11>
                                                       Mcompar_salida_color_cmp_lt0000_cy<10>
                                                       Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.000   Mcompar_salida_color_cmp_lt0000_cy<11>
    SLICE_X4Y10.COUT     Tbyp                  0.156   Mcompar_salida_color_cmp_lt0000_cy<13>
                                                       Mcompar_salida_color_cmp_lt0000_cy<12>
                                                       Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.F4       net (fanout=95)       2.288   Mcompar_salida_color_cmp_lt0000_cy<13>
    SLICE_X6Y25.X        Tilo                  0.601   conteo_caracteres_and0000
                                                       conteo_caracteres_and0000136
    SLICE_X0Y21.SR       net (fanout=16)       1.638   conteo_caracteres_and0000
    SLICE_X0Y21.CLK      Tsrck                 0.433   conteo_caracteres<10>
                                                       conteo_caracteres_10
    -------------------------------------------------  ---------------------------
    Total                                      8.397ns (3.699ns logic, 4.698ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point unidades_3 (SLICE_X15Y10.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unidades_3 (FF)
  Destination:          unidades_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unidades_3 to unidades_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.396   unidades<3>
                                                       unidades_3
    SLICE_X15Y10.F4      net (fanout=19)       0.341   unidades<3>
    SLICE_X15Y10.CLK     Tckf        (-Th)    -0.406   unidades<3>
                                                       Mcount_unidades_xor<3>11
                                                       unidades_3
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.802ns logic, 0.341ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X2Y3.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_2 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.116 - 0.103)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_2 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y1.XQ        Tcko                  0.396   conteo_color<2>
                                                       conteo_color_2
    SLICE_X2Y3.F4        net (fanout=5)        0.346   conteo_color<2>
    SLICE_X2Y3.CLK       Tckf        (-Th)    -0.438   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.834ns logic, 0.346ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_0 (SLICE_X2Y3.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_2 (FF)
  Destination:          salida_color_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.116 - 0.103)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_2 to salida_color_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y1.XQ        Tcko                  0.396   conteo_color<2>
                                                       conteo_color_2
    SLICE_X2Y3.G4        net (fanout=5)        0.378   conteo_color<2>
    SLICE_X2Y3.CLK       Tckg        (-Th)    -0.450   salida_color_1
                                                       Mrom_salida_color_mux000012
                                                       salida_color_0
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.846ns logic, 0.378ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Conteo<0>/CLK
  Logical resource: Conteo_0/CK
  Location pin: SLICE_X6Y0.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Conteo<0>/CLK
  Logical resource: Conteo_0/CK
  Location pin: SLICE_X6Y0.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Conteo<0>/CLK
  Logical resource: Conteo_1/CK
  Location pin: SLICE_X6Y0.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18419 paths, 0 nets, and 2067 connections

Design statistics:
   Minimum period:   9.073ns{1}   (Maximum frequency: 110.217MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 22 16:42:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4521 MB



