#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 24 14:52:31 2024
# Process ID: 117823
# Current directory: /home/therk/emb_sys_vivado/project_2/project_2.runs/UART_to_PWM_xl_slice_0_0_synth_1
# Command line: vivado -log UART_to_PWM_xl_slice_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_to_PWM_xl_slice_0_0.tcl
# Log file: /home/therk/emb_sys_vivado/project_2/project_2.runs/UART_to_PWM_xl_slice_0_0_synth_1/UART_to_PWM_xl_slice_0_0.vds
# Journal file: /home/therk/emb_sys_vivado/project_2/project_2.runs/UART_to_PWM_xl_slice_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source UART_to_PWM_xl_slice_0_0.tcl -notrace
Command: synth_design -top UART_to_PWM_xl_slice_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'UART_to_PWM_xl_slice_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 118058
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.621 ; gain = 0.000 ; free physical = 14488 ; free virtual = 22830
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_to_PWM_xl_slice_0_0' [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_xl_slice_0_0/synth/UART_to_PWM_xl_slice_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xl_slice' [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/new/xslice.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'xl_slice' (1#1) [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/new/xslice.vhd:14]
INFO: [Synth 8-6155] done synthesizing module 'UART_to_PWM_xl_slice_0_0' (2#1) [/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_xl_slice_0_0/synth/UART_to_PWM_xl_slice_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.621 ; gain = 0.000 ; free physical = 13911 ; free virtual = 22268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.621 ; gain = 0.000 ; free physical = 13251 ; free virtual = 21629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 13241 ; free virtual = 21619
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 13120 ; free virtual = 21502
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14453 ; free virtual = 22861
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14429 ; free virtual = 22837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14436 ; free virtual = 22844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14491 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14491 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14491 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14495 ; free virtual = 23014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14494 ; free virtual = 23013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14494 ; free virtual = 23013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14494 ; free virtual = 23013
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.520 ; gain = 7.898 ; free physical = 14494 ; free virtual = 23013
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.527 ; gain = 7.898 ; free physical = 14494 ; free virtual = 23013
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.527 ; gain = 0.000 ; free physical = 14574 ; free virtual = 23094
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.527 ; gain = 0.000 ; free physical = 14551 ; free virtual = 22998
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.527 ; gain = 8.012 ; free physical = 14745 ; free virtual = 23200
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/UART_to_PWM_xl_slice_0_0_synth_1/UART_to_PWM_xl_slice_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.660 ; gain = 305.133 ; free physical = 13055 ; free virtual = 21628
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/UART_to_PWM_xl_slice_0_0_synth_1/UART_to_PWM_xl_slice_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_to_PWM_xl_slice_0_0_utilization_synth.rpt -pb UART_to_PWM_xl_slice_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 14:52:58 2024...
