Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 14:00:08 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0                 2709        0.134        0.000                      0                 2709        3.000        0.000                       0                  1145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.011        0.000                      0                 2709        0.134        0.000                      0                 2709        3.000        0.000                       0                  1145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 2.693ns (38.343%)  route 4.330ns (61.657%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.672    add0/out_reg[27]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.985 r  add0/out_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.680     7.664    add0/add0_out[31]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.332     7.996 r  add0/out[31]_i_3__1/O
                         net (fo=1, routed)           0.000     7.996    nrm0/out_reg[31]_2
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.118     8.007    nrm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 2.569ns (37.662%)  route 4.252ns (62.338%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.672    add0/out_reg[27]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.894 r  add0/out_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.601     7.495    add0/add0_out[28]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.299     7.794 r  add0/out[28]_i_1/O
                         net (fo=1, routed)           0.000     7.794    nrm0/out_reg[28]_1
    SLICE_X41Y59         FDRE                                         r  nrm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X41Y59         FDRE                                         r  nrm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.029     7.918    nrm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 2.581ns (37.470%)  route 4.307ns (62.530%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.871 r  add0/out_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.656     7.527    add0/add0_out[27]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.334     7.861 r  add0/out[27]_i_1/O
                         net (fo=1, routed)           0.000     7.861    nrm0/out_reg[27]_1
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.118     8.007    nrm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 2.615ns (38.251%)  route 4.221ns (61.749%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.672    add0/out_reg[27]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.911 r  add0/out_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.571     7.481    add0/add0_out[30]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.328     7.809 r  add0/out[30]_i_1/O
                         net (fo=1, routed)           0.000     7.809    nrm0/out_reg[30]_1
    SLICE_X41Y59         FDRE                                         r  nrm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X41Y59         FDRE                                         r  nrm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.075     7.964    nrm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 2.571ns (37.848%)  route 4.222ns (62.152%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.892 r  add0/out_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.571     7.463    add0/add0_out[25]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.303     7.766 r  add0/out[25]_i_1/O
                         net (fo=1, routed)           0.000     7.766    nrm0/out_reg[25]_1
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.081     7.970    nrm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 2.685ns (39.679%)  route 4.082ns (60.321%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.672    add0/out_reg[27]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.006 r  add0/out_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.431     7.437    add0/add0_out[29]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.303     7.740 r  add0/out[29]_i_1/O
                         net (fo=1, routed)           0.000     7.740    nrm0/out_reg[29]_1
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.079     7.968    nrm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 2.467ns (36.418%)  route 4.307ns (63.582%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.757 r  add0/out_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.656     7.413    add0/add0_out[23]
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.334     7.747 r  add0/out[23]_i_1/O
                         net (fo=1, routed)           0.000     7.747    nrm0/out_reg[23]_1
    SLICE_X42Y57         FDRE                                         r  nrm0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y57         FDRE                                         r  nrm0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.118     8.007    nrm0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 2.457ns (36.787%)  route 4.222ns (63.213%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.778 r  add0/out_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.571     7.349    add0/add0_out[21]
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.303     7.652 r  add0/out[21]_i_1/O
                         net (fo=1, routed)           0.000     7.652    nrm0/out_reg[21]_1
    SLICE_X42Y57         FDRE                                         r  nrm0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y57         FDRE                                         r  nrm0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081     7.970    nrm0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            nrm0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 2.499ns (37.443%)  route 4.175ns (62.557%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm1/clk
    SLICE_X40Y51         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[4]/Q
                         net (fo=5, routed)           0.872     2.301    fsm1/fsm1_out[4]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.425 r  fsm1/A_addr1[3]_INST_0_i_21/O
                         net (fo=3, routed)           0.451     2.876    fsm1/A_addr1[3]_INST_0_i_21_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.000 r  fsm1/out_tmp_reg_i_37__0/O
                         net (fo=1, routed)           0.938     3.938    fsm1/out_tmp_reg_i_37__0_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=165, routed)         0.869     4.931    fsm0/out_tmp_reg__0
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.055 r  fsm0/out[7]_i_6__3/O
                         net (fo=1, routed)           0.521     5.576    add0/left[4]
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.102 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    add0/out_reg[7]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.216 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.216    add0/out_reg[11]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.330 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.330    add0/out_reg[15]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.444 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    add0/out_reg[19]_i_2_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.558    add0/out_reg[23]_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.797 r  add0/out_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.524     7.321    add0/add0_out[26]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.326     7.647 r  add0/out[26]_i_1/O
                         net (fo=1, routed)           0.000     7.647    nrm0/out_reg[26]_1
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    nrm0/clk
    SLICE_X42Y58         FDRE                                         r  nrm0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.118     8.007    nrm0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 fsm5/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 2.644ns (39.987%)  route 3.968ns (60.013%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.973     0.973    fsm5/clk
    SLICE_X49Y51         FDRE                                         r  fsm5/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[18]/Q
                         net (fo=3, routed)           0.657     2.086    fsm5/fsm5_out[18]
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.124     2.210 r  fsm5/A_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.642     2.852    fsm5/A_write_data[31]_INST_0_i_12_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.976 f  fsm5/A_write_data[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.882     3.858    fsm5/A_write_data[31]_INST_0_i_4_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.982 r  fsm5/A_write_data[31]_INST_0_i_2/O
                         net (fo=137, routed)         0.998     4.980    fsm8/out_reg[31]
    SLICE_X43Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.104 f  fsm8/out[31]_i_1__3/O
                         net (fo=159, routed)         0.789     5.892    A_i_j0/AWrite00_write_en
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.016 r  A_i_j0/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     6.016    A_i_j0/out[3]_i_8__0_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  A_i_j0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    A_i_j0/out_reg[3]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  A_i_j0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.680    A_i_j0/out_reg[7]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  A_i_j0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.794    A_i_j0/out_reg[11]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  A_i_j0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    A_i_j0/out_reg[15]_i_1_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  A_i_j0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    A_i_j0/out_reg[19]_i_1_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  A_i_j0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    A_i_j0/out_reg[23]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  A_i_j0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.251    A_i_j0/out_reg[27]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.585 r  A_i_j0/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.585    AWrite00/out[29]
    SLICE_X41Y50         FDRE                                         r  AWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1147, unset)         0.924     7.924    AWrite00/clk
    SLICE_X41Y50         FDRE                                         r  AWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    i3/clk
    SLICE_X51Y47         FDRE                                         r  i3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i3/out_reg[0]/Q
                         net (fo=6, routed)           0.089     0.640    i3/Q[0]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.685 r  i3/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.685    i3/i3_in[2]
    SLICE_X50Y47         FDRE                                         r  i3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    i3/clk
    SLICE_X50Y47         FDRE                                         r  i3/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.120     0.552    i3/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 RRead00/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    RRead00/clk
    SLICE_X35Y52         FDRE                                         r  RRead00/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RRead00/out_reg[13]/Q
                         net (fo=1, routed)           0.091     0.642    div0/divisor_reg[44]_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.045     0.687 r  div0/divisor[44]_i_1/O
                         net (fo=1, routed)           0.000     0.687    div0/p_0_in[44]
    SLICE_X34Y52         FDRE                                         r  div0/divisor_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    div0/clk
    SLICE_X34Y52         FDRE                                         r  div0/divisor_reg[44]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.121     0.553    div0/divisor_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    div0/clk
    SLICE_X29Y49         FDRE                                         r  div0/quotient_msk_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[17]/Q
                         net (fo=3, routed)           0.070     0.621    div0/quotient_msk_reg_n_0_[17]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.666 r  div0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.000     0.666    div0/quotient[17]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  div0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    div0/clk
    SLICE_X28Y49         FDRE                                         r  div0/quotient_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     0.524    div0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    div0/clk
    SLICE_X31Y50         FDRE                                         r  div0/quotient_msk_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[27]/Q
                         net (fo=3, routed)           0.110     0.661    div0/quotient_msk_reg_n_0_[27]
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.706 r  div0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.000     0.706    div0/quotient[27]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  div0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    div0/clk
    SLICE_X30Y50         FDRE                                         r  div0/quotient_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sqrt0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    sqrt0/clk
    SLICE_X57Y54         FDRE                                         r  sqrt0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sqrt0/out_reg[6]/Q
                         net (fo=1, routed)           0.100     0.651    RWrite00/Q[6]
    SLICE_X58Y53         FDRE                                         r  RWrite00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    RWrite00/clk
    SLICE_X58Y53         FDRE                                         r  RWrite00/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.063     0.495    RWrite00/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 RRead00/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    RRead00/clk
    SLICE_X35Y52         FDRE                                         r  RRead00/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RRead00/out_reg[18]/Q
                         net (fo=1, routed)           0.122     0.673    div0/divisor_reg[49]_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.048     0.721 r  div0/divisor[49]_i_1/O
                         net (fo=1, routed)           0.000     0.721    div0/p_0_in[49]
    SLICE_X34Y52         FDRE                                         r  div0/divisor_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    div0/clk
    SLICE_X34Y52         FDRE                                         r  div0/divisor_reg[49]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.131     0.563    div0/divisor_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    v0/clk
    SLICE_X67Y52         FDRE                                         r  v0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[12]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite20/out_reg[12]_1
    SLICE_X67Y53         FDRE                                         r  RWrite20/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    RWrite20/clk
    SLICE_X67Y53         FDRE                                         r  RWrite20/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 div0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.541%)  route 0.104ns (42.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    div0/clk
    SLICE_X28Y50         FDRE                                         r  div0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[17]/Q
                         net (fo=1, routed)           0.104     0.655    QWrite00/Q[17]
    SLICE_X30Y49         FDRE                                         r  QWrite00/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    QWrite00/clk
    SLICE_X30Y49         FDRE                                         r  QWrite00/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.059     0.491    QWrite00/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 div0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    div0/clk
    SLICE_X27Y48         FDRE                                         r  div0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.121     0.672    div0/quotient_reg_n_0_[13]
    SLICE_X26Y49         FDRE                                         r  div0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    div0/clk
    SLICE_X26Y49         FDRE                                         r  div0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.076     0.508    div0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.410     0.410    mult1/clk
    SLICE_X87Y52         FDRE                                         r  mult1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.115     0.667    mult1/p_1_in[12]
    SLICE_X85Y52         FDRE                                         r  mult1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1147, unset)         0.432     0.432    mult1/clk
    SLICE_X85Y52         FDRE                                         r  mult1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X85Y52         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y18   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y22   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y18   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X46Y50  ARead00/done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y47  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y47  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y47  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X46Y50  ARead00/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y47  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y47  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y47  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y49  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y49  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X46Y50  ARead00/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y47  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y47  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y47  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y48  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y49  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y49  ARead00/out_reg[17]/C



