- name: ID_AA64ISAR0_EL1
  long_name: "AArch64 Instruction Set Attribute Register 0"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x0
        op2: 0x0
        crm: 0x6
        crn: 0x0
        operand_mnemonic: ID_AA64ISAR0_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: 0
            lsb: 0
            msb: 3
            reserved0: True

          - name: AES
            lsb: 4
            msb: 7

          - name: SHA1
            lsb: 8
            msb: 11

          - name: SHA2
            lsb: 12
            msb: 15

          - name: CRC32
            lsb: 16
            msb: 19

          - name: 0
            lsb: 20
            msb: 23
            reserved0: True

          - name: Atomic
            lsb: 20
            msb: 23

          - name: 0
            lsb: 24
            msb: 27
            reserved0: True

          - name: 0
            lsb: 28
            msb: 31
            reserved0: True

          - name: RDM
            lsb: 28
            msb: 31

          - name: 0
            lsb: 32
            msb: 35
            reserved0: True

          - name: SHA3
            lsb: 32
            msb: 35

          - name: 0
            lsb: 36
            msb: 39
            reserved0: True

          - name: SM3
            lsb: 36
            msb: 39

          - name: 0
            lsb: 40
            msb: 43
            reserved0: True

          - name: SM4
            lsb: 40
            msb: 43

          - name: 0
            lsb: 44
            msb: 47
            reserved0: True

          - name: DP
            lsb: 44
            msb: 47

          - name: 0
            lsb: 48
            msb: 51
            reserved0: True

          - name: FHM
            lsb: 48
            msb: 51

          - name: TS
            lsb: 52
            msb: 55

          - name: 0
            lsb: 56
            msb: 59
            reserved0: True

          - name: TLB
            lsb: 56
            msb: 59

          - name: 0
            lsb: 60
            msb: 63
            reserved0: True

          - name: RNDR
            lsb: 60
            msb: 63
