<stg><name>real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS</name>


<trans_list>

<trans id="693" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg355 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg355"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2400" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 1, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %MatA_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatA_DRAM

]]></Node>
<StgValue><ssdm name="MatA_DRAM_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln27 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln29 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %shiftreg355

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:3 %icmp_ln27 = icmp_eq  i14 %indvar_flatten_load, i14 15000

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:4 %add_ln27_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln27 = br i1 %icmp_ln27, void %for.inc11, void %MAT_B_ROWS.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc11:1 %j_load = load i8 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc11:2 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc11:3 %add_ln27 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc11:6 %icmp_ln29 = icmp_eq  i8 %j_load, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc11:7 %select_ln27 = select i1 %icmp_ln29, i8 0, i8 %j_load

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc11:9 %select_ln27_2 = select i1 %icmp_ln29, i7 %add_ln27, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="7">
<![CDATA[
for.inc.split:1 %i_cast = zext i7 %select_ln27_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:2 %mul_ln29 = mul i14 %i_cast, i14 150

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split._crit_edge:10 %add_ln29 = add i8 %select_ln27, i8 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split._crit_edge:11 %icmp_ln29_1 = icmp_eq  i8 %add_ln29, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split._crit_edge:12 %br_ln29 = br i1 %icmp_ln29_1, void %new.latch.for.inc.split._crit_edge, void %last.iter.for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split._crit_edge:1 %store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split._crit_edge:2 %store_ln27 = store i7 %select_ln27_2, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split._crit_edge:3 %store_ln29 = store i8 %add_ln29, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="110" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:2 %mul_ln29 = mul i14 %i_cast, i14 150

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="111" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:2 %mul_ln29 = mul i14 %i_cast, i14 150

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="8">
<![CDATA[
for.inc.split:4 %zext_ln29_1 = zext i8 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:6 %add_ln30 = add i14 %zext_ln29_1, i14 %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="114" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:6 %add_ln30 = add i14 %zext_ln29_1, i14 %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="14">
<![CDATA[
for.inc.split:7 %trunc_ln30 = trunc i14 %add_ln30

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln30, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:1 %and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_s, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="15">
<![CDATA[
:2 %zext_ln30 = zext i15 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln30_1 = add i64 %zext_ln30, i64 %MatA_DRAM_read

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln30_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln30_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="64">
<![CDATA[
:9 %trunc_ln30_1 = trunc i64 %add_ln30_1

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="60">
<![CDATA[
:5 %sext_ln30 = sext i60 %trunc_ln30_3

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:6 %mem_addr = getelementptr i128 %mem, i64 %sext_ln30

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="125" st_id="6" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="126" st_id="7" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="127" st_id="8" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="128" st_id="9" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="129" st_id="10" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="130" st_id="11" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="131" st_id="12" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="132" st_id="13" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="133" st_id="14" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="134" st_id="15" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="135" st_id="16" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="136" st_id="17" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="137" st_id="18" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="138" st_id="19" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="139" st_id="20" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="140" st_id="21" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="141" st_id="22" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="142" st_id="23" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="143" st_id="24" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="144" st_id="25" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="145" st_id="26" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="146" st_id="27" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="147" st_id="28" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="148" st_id="29" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="149" st_id="30" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="150" st_id="31" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="151" st_id="32" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="152" st_id="33" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="153" st_id="34" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="154" st_id="35" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="155" st_id="36" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="156" st_id="37" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="157" st_id="38" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="158" st_id="39" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="159" st_id="40" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="160" st_id="41" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="161" st_id="42" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="162" st_id="43" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="163" st_id="44" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="164" st_id="45" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="165" st_id="46" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="166" st_id="47" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="167" st_id="48" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="168" st_id="49" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="169" st_id="50" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="170" st_id="51" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="171" st_id="52" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="172" st_id="53" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="173" st_id="54" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="174" st_id="55" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="175" st_id="56" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="176" st_id="57" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="177" st_id="58" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="178" st_id="59" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="179" st_id="60" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="180" st_id="61" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="181" st_id="62" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="182" st_id="63" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="183" st_id="64" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="184" st_id="65" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="185" st_id="66" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="186" st_id="67" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="187" st_id="68" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="188" st_id="69" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="189" st_id="70" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="190" st_id="71" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="191" st_id="72" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="192" st_id="73" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="193" st_id="74" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="194" st_id="75" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="64">
<![CDATA[
:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i64 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="195" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc11:10 %first_iter_0 = icmp_eq  i8 %select_ln27, i8 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="196" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
for.inc11:11 %zext_ln27 = zext i7 %select_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="197" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="2400" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:12 %MatA_addr = getelementptr i2400 %MatA, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="MatA_addr"/></StgValue>
</operation>

<operation id="198" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2400" op_0_bw="7">
<![CDATA[
for.first.iter.for.inc:0 %MatA_load = load i7 %MatA_addr

]]></Node>
<StgValue><ssdm name="MatA_load"/></StgValue>
</operation>

<operation id="199" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:8 %mem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="200" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2400" op_0_bw="2400">
<![CDATA[
for.inc:1 %p_load = load i2400 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="201" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
for.inc:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc11:0 %shiftreg355_load = load i16 %shiftreg355

]]></Node>
<StgValue><ssdm name="shiftreg355_load"/></StgValue>
</operation>

<operation id="203" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_A_ROWS_MAT_A_COLS_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="204" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc11:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="205" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc11:8 %select_ln27_1 = select i1 %icmp_ln29, i16 0, i16 %shiftreg355_load

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="206" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc11:13 %br_ln29 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="207" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2400" op_0_bw="7">
<![CDATA[
for.first.iter.for.inc:0 %MatA_load = load i7 %MatA_addr

]]></Node>
<StgValue><ssdm name="MatA_load"/></StgValue>
</operation>

<operation id="208" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc:1 %br_ln29 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="209" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2400" op_0_bw="2400" op_1_bw="0" op_2_bw="2400" op_3_bw="0">
<![CDATA[
for.inc.split:0 %MatA_load1 = phi i2400 %MatA_load, void %for.first.iter.for.inc, i2400 %p_load, void %for.inc11

]]></Node>
<StgValue><ssdm name="MatA_load1"/></StgValue>
</operation>

<operation id="210" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:3 %zext_ln29 = zext i16 %select_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="211" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:5 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="212" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc.split:8 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln27, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="213" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:9 %br_ln30 = br i1 %trunc_ln30, void, void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="214" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:10 %shl_ln30_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln30_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln30_2"/></StgValue>
</operation>

<operation id="215" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="7">
<![CDATA[
:11 %zext_ln30_1 = zext i7 %shl_ln30_2

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="216" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:12 %lshr_ln30 = lshr i128 %mem_addr_read, i128 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="lshr_ln30"/></StgValue>
</operation>

<operation id="217" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="128">
<![CDATA[
:13 %trunc_ln30_2 = trunc i128 %lshr_ln30

]]></Node>
<StgValue><ssdm name="trunc_ln30_2"/></StgValue>
</operation>

<operation id="218" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln30 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="219" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty_30 = phi i32 %trunc_ln30_2, void, i32 %zext_ln29, void %for.inc.split

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="220" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge:1 %trunc_ln30_4 = trunc i32 %empty_30

]]></Node>
<StgValue><ssdm name="trunc_ln30_4"/></StgValue>
</operation>

<operation id="221" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge:2 %trunc_ln30_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty_30, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln30_5"/></StgValue>
</operation>

<operation id="222" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2400" op_0_bw="12">
<![CDATA[
for.inc.split._crit_edge:3 %zext_ln30_2 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="223" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2400" op_0_bw="2400" op_1_bw="2400">
<![CDATA[
for.inc.split._crit_edge:4 %shl_ln30 = shl i2400 65535, i2400 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="shl_ln30"/></StgValue>
</operation>

<operation id="224" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2400" op_0_bw="2400" op_1_bw="2400">
<![CDATA[
for.inc.split._crit_edge:5 %xor_ln30 = xor i2400 %shl_ln30, i2400 296476034789978134120813694105889196637143099477633324816082314536891061330578960717457630202115461307371403034595170935724489293025075877350504677578646496935046858594479715738345467364856518143562563193206102470734007555612914096207105269178488890947743301293297650838442152727760046517446830295902003198032258606113584103529903220339673080606794891142197240305184142245671365903090895689843737237511812085698333701706561779824300625327604726460130427583460035274205809575857633345902990376717064770455839258773171510507099132110028077728160266796559445408422233980009645488034469133404238749146357925975400309760081625787339024177663736163185805751165416483569137375444258463220131699965267987276097342929294919389413375

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="225" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2400" op_0_bw="2400" op_1_bw="2400">
<![CDATA[
for.inc.split._crit_edge:6 %and_ln30 = and i2400 %MatA_load1, i2400 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="226" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2400" op_0_bw="16">
<![CDATA[
for.inc.split._crit_edge:7 %zext_ln30_3 = zext i16 %trunc_ln30_4

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="227" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2400" op_0_bw="2400" op_1_bw="2400">
<![CDATA[
for.inc.split._crit_edge:8 %shl_ln30_1 = shl i2400 %zext_ln30_3, i2400 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="228" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2400" op_0_bw="2400" op_1_bw="2400">
<![CDATA[
for.inc.split._crit_edge:9 %or_ln30 = or i2400 %and_ln30, i2400 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="229" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2400" op_1_bw="7" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split._crit_edge:0 %store_ln30 = store i2400 %or_ln30, i7 %MatA_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="230" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.split._crit_edge:1 %br_ln29 = br void %new.latch.for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="231" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="2400" op_1_bw="2400" op_2_bw="0">
<![CDATA[
new.latch.for.inc.split._crit_edge:0 %store_ln30 = store i2400 %or_ln30, i2400 %empty

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="232" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split._crit_edge:4 %store_ln30 = store i16 %trunc_ln30_5, i16 %shiftreg355

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="233" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.split._crit_edge:5 %br_ln29 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="234" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
MAT_B_ROWS.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
