Analysis & Synthesis report for divide
Mon Nov 20 10:53:25 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Nov 20 10:53:25 2017                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; divide                                           ;
; Top-level Entity Name              ; divide                                           ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; divide             ; divide             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-24        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 20 10:53:24 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divide -c divide
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file divide.v
    Info (12023): Found entity 1: div_rill
Info (12127): Elaborating entity "divide" for the top level hierarchy
Error (287076): Can't find an inherited or default value for parameter "WIDTH_N" -- specify a parameter value File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 29
Error (287076): Can't find an inherited or default value for parameter "WIDTH_D" -- specify a parameter value File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 30
Error (287076): Can't find an inherited or default value for parameter "WIDTH_Q" -- specify a parameter value File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 31
Error (287076): Can't find an inherited or default value for parameter "WIDTH_R" -- specify a parameter value File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 32
Error (287072): Symbolic name "WIDTH_Q" is used but not defined File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 50
Error (287072): Symbolic name "WIDTH_N" is used but not defined File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 59
Warning (287006): Constant or parameter "WIDTH_D" is used but not defined -- interpreted constant or parameter as quoted string
Warning (287006): Constant or parameter "WIDTH_D" is used but not defined -- interpreted constant or parameter as quoted string
Error (287075): Arithmetic expression cannot contain quoted string "WIDTH_D" File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 57
Error (287072): Symbolic name "WIDTH_D" is used but not defined File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 61
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 78
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 78
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 79
Error (287072): Symbolic name "WIDTH_R" is used but not defined File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 79
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 79
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_u_div.inc Line: 10
Error (287078): Assertion error: Values of WIDTH_N (0), WIDTH_D (0), WIDTH_Q (0), WIDTH_R (0), and WIDTH_D_MIN (1) parameters must be greater than 0 File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 95
Error (287073): Text Design File contains "RemainderSize" item, but must contain state name, node, constant, or parameter File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 100
Error (287078): Assertion error: Illegal value for WIDTH_D_MIN parameter (1) -- value must be in the range 1 to MIN (WIDTH_N, WIDTH_D) File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 100
Error (287041): Arithmetic expression cannot compare a number to a quoted string File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 110
Error (287078): Assertion error: Illegal value for WIDTH_R parameter (0) -- value must equal MIN (WIDTH_N, WIDTH_D) File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 110
Error (287078): Assertion error: Value of LPM_PIPELINE parameter must be greater than 0 if the clock port is used and vice versa File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 120
Error (287078): Assertion error: Illegal value for PIPELINE_DELAY parameter (0) -- value must be in the range 0 to WIDTH_Q - 1 File: c:/altera/13.0sp1/quartus/libraries/megafunctions/divide.tdf Line: 125
Warning (287013): Variable or input pin "clock" is defined but never used.
Warning (287013): Variable or input pin "aclr" is defined but never used.
Warning (287013): Variable or input pin "clk_en" is defined but never used.
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/OC/Desktop/divide/output_files/divide.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 22 errors, 5 warnings
    Error: Peak virtual memory: 459 megabytes
    Error: Processing ended: Mon Nov 20 10:53:25 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/OC/Desktop/divide/output_files/divide.map.smsg.


