<!--
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•—
â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•”â•â•â•â• â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•
â•šâ•â•     â•šâ•â•  â•šâ•â•â•šâ•â•â•šâ•â•â•â•â•â• â•šâ•â•  â•šâ•â• â•šâ•â•â•â•â•â•
-->

<div align="center">

<img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&height=105&section=header&text=RISC-V+SoC+Tapeout+Program+VSD&fontSize=38&fontColor=F7F7F7" width="100%">

<br>

<p>
  <img src="https://img.shields.io/badge/RISC--V-SoC%20Tapeout-1976d2?style=for-the-badge&logo=riscv"/>
  <img src="https://img.shields.io/badge/VSD-Program-ff9800?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Participants-3500%2B-43a047?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Made%20in-India-fcba03?style=for-the-badge"/>
</p>

</div>

---

<div align="center">

## ğŸš€ **FROM LOGIC TO LAYOUT: COMPLETING INDIA'S SEMICONDUCTOR DESIGN JOURNEY!**

<br>

> *"This repository documents my comprehensive 8-week journey through the VSD RISC-V SoC Tapeout Program - mastering the complete RTL-to-GDSII flow using open-source EDA tools and Sky130 PDK. From digital design fundamentals to tapeout-ready physical implementation."*

</div>

---

## ğŸ¯ **Program Completion Overview**

<div align="center">

| Phase | Status | Completion Date |
|:-----:|:------:|:---------------:|
| ğŸ§  **Digital Design Fundamentals** | âœ… **Completed** | Week 1-4 |
| ğŸ—ï¸ **Physical Design Automation** | âœ… **Completed** | Week 5-7 |
| â±ï¸ **Timing Closure & Signoff** | âœ… **Completed** | Week 8 |

</div>

---

## ğŸ† **Complete Project Achievements**

### ğŸŸ¢ **Full RTL-to-GDSII Flow Mastery**
- ğŸ›ï¸ **RTL Design & Verification**: Verilog, Icarus Verilog, GTKWave
- âš¡ **Logic Synthesis**: Yosys with Sky130 standard cells
- ğŸ—ï¸ **Physical Implementation**: OpenROAD automated flow
- â±ï¸ **Timing Analysis**: OpenSTA across multiple PVT corners
- âœ… **Physical Verification**: DRC, LVS, and final GDSII generation

### ğŸŸ¢ **VSDBabySoC Implementation**
- ğŸ–¥ï¸ **RISC-V Core**: RVMYTH processor integration
- ğŸ“Š **Analog Macros**: PLL and DAC integration
- â° **Clock Distribution**: Balanced clock tree synthesis
- ğŸ”‹ **Power Planning**: Robust PDN implementation
- ğŸ¯ **Timing Closure**: Multi-corner STA validation

### ğŸŸ¢ **Open-Source EDA Proficiency**
- ğŸ”§ **Yosys**: RTL synthesis and technology mapping
- ğŸ› ï¸ **OpenROAD**: Floorplanning, placement, CTS, routing
- ğŸ“ˆ **OpenSTA**: Static timing analysis
- ğŸ” **Magic**: Layout visualization and verification
- ğŸ“ **KLayout**: GDSII viewing and verification

---

## ğŸ“… Comprehensive Week-wise Progress

<div align="center">

| Week | Focus Area | Key Topics Covered | Tools & Technologies | Status |
|:----:|:----------|:-------------------|:-------------------|:------:|
| **ğŸŸ¦ Week 1** | **RTL Design & Simulation Fundamentals** | â€¢ Verilog Programming: Combinational and sequential logic design<br>â€¢ Simulation Mastery: Icarus Verilog with GTKWave<br>â€¢ Synthesis Introduction: Yosys with Sky130 PDK<br>â€¢ Key Circuits: Multiplexers, Adders, Sequential elements<br>â€¢ Debugging Skills: RTL coding issues identification | Icarus Verilog, GTKWave, Yosys, Sky130 PDK | âœ… **Completed** |
| **ğŸŸ¦ Week 2** | **SoC Integration & Pre-Synthesis** | â€¢ VSDBabySoC Architecture: RVMYTH CPU, PLL, DAC integration<br>â€¢ RTL Verification: Comprehensive testbench development<br>â€¢ TL-Verilog Conversion: RVMYTH core translation<br>â€¢ System Integration: Clock domains and protocols<br>â€¢ Pre-Layout Analysis: Functional verification | Verilog, Testbenches, TL-Verilog, Simulation Tools | âœ… **Completed** |
| **ğŸŸ¦ Week 3** | **Gate-Level Simulation & STA Foundations** | â€¢ Post-Synthesis Verification: Gate-level simulation with delays<br>â€¢ SDF Annotation: Timing-accurate simulation<br>â€¢ OpenSTA Introduction: Setup/hold time analysis<br>â€¢ Timing Constraints: SDC file creation<br>â€¢ Multi-Corner Analysis: PVT variations impact | OpenSTA, SDF Files, Standard Cell Libraries, SDC Constraints | âœ… **Completed** |
| **ğŸŸ¦ Week 4** | **CMOS Device Physics & Characterization** | â€¢ Device Fundamentals: NMOS/PMOS I-V characteristics<br>â€¢ CMOS Inverter Analysis: VTC and noise margins<br>â€¢ Noise Margins: NML/NMH calculation<br>â€¢ Process Variations: W/L ratio impact<br>â€¢ STA Correlation: Device physics to timing | SPICE Simulators, Characterization Tools, Analysis Scripts | âœ… **Completed** |
| **ğŸŸ¦ Week 5** | **OpenROAD Flow - Floorplanning & Placement** | â€¢ OpenROAD Installation: Toolchain setup<br>â€¢ Floorplanning: Die area definition, I/O planning<br>â€¢ Macro Placement: Analog IP integration<br>â€¢ Power Planning: Initial power grid<br>â€¢ GUI Visualization: Layout inspection | OpenROAD, GUI Tools, Floorplanning Scripts | âœ… **Completed** |
| **ğŸŸ¦ Week 6** | **Complete RTL-to-GDSII with OpenLANE** | â€¢ End-to-End Flow: Synthesis to Routing<br>â€¢ Clock Tree Synthesis: Balanced distribution<br>â€¢ Power Distribution: PDN implementation<br>â€¢ Detailed Routing: DRC-clean results<br>â€¢ Physical Verification: Final GDSII generation | OpenLANE, TritonRoute, Magic, KLayout | âœ… **Completed** |
| **ğŸŸ¦ Week 7** | **Automated Flow with OpenROAD-Flow-Scripts** | â€¢ ORFS Environment: Automation framework<br>â€¢ VSDBabySoC Integration: RTL + analog macros<br>â€¢ Configuration Management: config.mk development<br>â€¢ Flow Execution: Automated RTL-to-GDSII<br>â€¢ Result Verification: GUI inspection | OpenROAD-Flow-Scripts, Configuration Files, Automation Scripts | âœ… **Completed** |
| **ğŸŸ¦ Week 8** | **Timing Closure & Signoff STA** | â€¢ Post-Route STA: Parasitic extraction<br>â€¢ Multi-Corner Analysis: 13 PVT corners<br>â€¢ Timing Constraints: Advanced SDC development<br>â€¢ Signoff Criteria: Setup/hold validation<br>â€¢ Tapeout Preparation: Final GDSII | OpenSTA, SPEF Extraction, Multi-corner Analysis, Signoff Tools | âœ… **Completed** |

</div>

## ğŸ“Š Detailed Weekly Breakdown

### ğŸ”§ Tools & Technologies Mastered

<div align="center">

| Week | Primary Tools | Supporting Tools | Key Deliverables |
|:----:|:-------------|:----------------|:----------------|
| **1** | Icarus Verilog, GTKWave, Yosys | Sky130 PDK, ABC | RTL Designs, Simulation Waveforms, Synthesized Netlists |
| **2** | Verilog, Testbench Frameworks | TL-Verilog Converter | VSDBabySoC RTL, Verification Testbenches |
| **3** | OpenSTA, Standard Cell Libraries | SDF Annotators, SDC Writers | Timing Reports, Constraint Files, GLS Results |
| **4** | SPICE Simulators, Characterization Tools | Analysis Scripts, Plotting Tools | I-V Curves, VTC Plots, Noise Margin Calculations |
| **5** | OpenROAD, GUI Visualization | Floorplan Scripts, Placement Tools | Floorplan DEF, Placement Results, GUI Screenshots |
| **6** | OpenLANE, TritonRoute, Magic | CTS Tools, PDN Generators | Complete GDSII, DRC Reports, Routing Results |
| **7** | OpenROAD-Flow-Scripts | Configuration Management | Automated Flows, Integrated Design, Final Layouts |
| **8** | OpenSTA, SPEF Extractors | Multi-corner Analysis Tools | Signoff Timing Reports, Tapeout-ready GDSII |

</div>
---

## ğŸ› ï¸ **Complete Toolchain Mastery**

<div align="center">

| Category | Tools & Technologies |
|:--------:|:-------------------|
| **ğŸ§© Design & Verification** | Verilog, SystemVerilog, Icarus Verilog, GTKWave, Yosys, ABC, SymbiYosys |
| **ğŸ—ï¸ Physical Implementation** | OpenROAD, RePlace, Resizer, TritonCTS, TritonRoute, FastRoute, OpenROAD Pdn |
| **ğŸ“Š Analysis & Verification** | OpenSTA, Magic, Netgen, OpenROAD SPEF extractor, KLayout |
| **ğŸ“š Technology & Libraries** | Sky130 Open PDK, Sky130 FD SC HD, Custom analog IP (PLL, DAC) |

</div>

---

## ğŸ“ **Final Project Structure**

VSDBabySoC_Tapeout/  
â”œâ”€â”€ ğŸ“‚ Week1_RTL/ # Digital design fundamentals  
â”‚ â”œâ”€â”€ ğŸ›ï¸ combinational/ # MUX, DEMUX, adder designs  
â”‚ â”œâ”€â”€ â° sequential/ # Flip-flops, registers  
â”‚ â””â”€â”€ âš¡ synthesis/ # Yosys synthesis examples  
â”œâ”€â”€ ğŸ“‚ Week2_SoC/ # VSDBabySoC integration  
â”‚ â”œâ”€â”€ ğŸ’» rtl/ # Complete RTL source  
â”‚ â”œâ”€â”€ ğŸ“Š simulation/ # Testbenches and waveforms  
â”‚ â””â”€â”€ ğŸ”„ tlv_conversion/ # TL-Verilog translation  
â”œâ”€â”€ ğŸ“‚ Week3_GLS_STA/ # Timing analysis  
â”‚ â”œâ”€â”€ âš¡ gls/ # Gate-level simulation  
â”‚ â”œâ”€â”€ ğŸ“ˆ sta_basics/ # OpenSTA setup and analysis  
â”‚ â””â”€â”€ ğŸ“‹ timing_reports/ # Multi-corner timing results  
â”œâ”€â”€ ğŸ“‚ Week4_CMOS/ # Device physics  
â”‚ â”œâ”€â”€ ğŸ”¬ spice_simulations/ # NMOS/CMOS characterization  
â”‚ â”œâ”€â”€ ğŸ“Š inverter_analysis/ # VTC and noise margins  
â”‚ â””â”€â”€ ğŸ“ˆ variation_studies/ # Process variations  
â”œâ”€â”€ ğŸ“‚ Week5_OpenROAD/ # Physical design basics  
â”‚ â”œâ”€â”€ ğŸ—ï¸ floorplan/ # Die and core planning  
â”‚ â”œâ”€â”€ ğŸ“ placement/ # Standard cell placement  
â”‚ â””â”€â”€ ğŸ–¥ï¸ gui_screenshots/ # Layout visualization  
â”œâ”€â”€ ğŸ“‚ Week6_OpenLANE/ # Complete RTL2GDS flow  
â”‚ â”œâ”€â”€ âš¡ synthesis/ # Logic synthesis  
â”‚ â”œâ”€â”€ ğŸ—ï¸ floorplan/ # Physical planning  
â”‚ â”œâ”€â”€ ğŸ“ placement/ # Cell placement  
â”‚ â”œâ”€â”€ â° cts/ # Clock tree synthesis  
â”‚ â”œâ”€â”€ ğŸ›£ï¸ routing/ # Global and detailed routing  
â”‚ â””â”€â”€ ğŸ“¦ final_gds/ # Tapeout-ready layout  
â”œâ”€â”€ ğŸ“‚ Week7_ORFS/ # Automated flow  
â”‚ â”œâ”€â”€ âš™ï¸ environment/ # ORFS setup and configuration  
â”‚ â”œâ”€â”€ ğŸ”§ design_integration/ # VSDBabySoC in ORFS  
â”‚ â”œâ”€â”€ ğŸš€ flow_execution/ # Automated run logs  
â”‚ â””â”€â”€ ğŸ“Š results_analysis/ # Final layout and reports  
â”œâ”€â”€ ğŸ“‚ Week8_Signoff/ # Timing closure  
â”‚ â”œâ”€â”€ â±ï¸ post_route_sta/ # Signoff timing analysis  
â”‚ â”œâ”€â”€ ğŸŒ¡ï¸ pvt_corners/ # Multi-corner validation  
â”‚ â”œâ”€â”€ ğŸ“‹ timing_reports/ # Final timing results  
â”‚ â””â”€â”€ ğŸ“¦ tapeout_prep/ # GDSII and documentation  
â””â”€â”€ ğŸ“‚ Documentation/ # Comprehensive documentation  
    â”œâ”€â”€ ğŸ“ design_specs/ # Architecture specifications  
    â”œâ”€â”€ âœ… verification_plans/ # Test strategies  
    â”œâ”€â”€ â±ï¸ timing_constraints/ # SDC files and constraints  
    â””â”€â”€ ğŸ“Š final_reports/ # Project completion reports  
text


---

## ğŸ“ **Key Learning Outcomes**

### **ğŸ”§ Technical Competencies**
- âœ… **RTL Design**: Professional-grade Verilog coding and verification
- âœ… **Physical Design**: Complete RTL-to-GDSII flow execution
- âœ… **Timing Analysis**: Multi-corner STA and timing closure
- âœ… **Tool Automation**: Scripting and flow development
- âœ… **Problem Solving**: Debugging complex design issues

### **ğŸ’¼ Professional Skills**
- âœ… **Project Management**: Structured approach to complex projects
- âœ… **Documentation**: Comprehensive technical documentation
- âœ… **Collaboration**: Working with open-source communities
- âœ… **Quality Assurance**: Rigorous verification methodologies

### **ğŸ­ Industry Readiness**
- âœ… **ASIC Design Flow**: End-to-end chip development process
- âœ… **Open-Source EDA**: Professional toolchain proficiency
- âœ… **Tapeout Process**: Preparation for silicon fabrication
- âœ… **Design Methodologies**: Industry-standard practices

---

## ğŸ™ **Acknowledgments**

### **ğŸ¢ Program Organizers**
- **VSD Corporation**: For the comprehensive SoC Tapeout Program
- **RISC-V International**: For the open-standard architecture  
- **OpenROAD Project**: For the professional-grade open-source tools
- **SkyWater Technology**: For the open PDK access

### **ğŸ”§ Technical Support**
- **Open-Source Community**: For continuous tool improvements
- **Program Mentors**: For expert guidance and support
- **Fellow Participants**: For collaborative learning environment

---

<div align="center">

## ğŸ‰ **SUCCESSFULLY COMPLETED RISC-V SoC TAPEOUT PROGRAM!**

### **From RTL to Tapeout-Ready GDSII - Mastering Open-Source ASIC Design**

<br>

<p>
  <img src="https://img.shields.io/badge/Status-Tapeout%20Ready-43a047?style=for-the-badge&logo=chip"/>
  <img src="https://img.shields.io/badge/GDSII-Generated-1976d2?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Timing-Closed-ff9800?style=for-the-badge"/>
</p>

<br>

---

### ğŸ‘¨â€ğŸ’» **Crafted with Passion & Precision by [PRIY4DH4RS4N-D](https://github.com/PRIY4DH4RS4N-D)**

#### **Contributing to India's Semiconductor Independence Through Open-Source Innovation**

</div>

---

## ğŸ“ **Contact & Links**

<div align="center">

<p>
  <a href="https://vsdiat.vlsisystemdesign.com/">
    <img src="https://img.shields.io/badge/VSD-Official%20Website-1976d2?style=for-the-badge"/>
  </a>
  <a href="https://riscv.org/">
    <img src="https://img.shields.io/badge/RISC--V-International-43a047?style=for-the-badge"/>
  </a>
  <a href="https://openroad-project.org/">
    <img src="https://img.shields.io/badge/OpenROAD-Project-f4511e?style=for-the-badge"/>
  </a>
  <a href="https://github.com/PRIY4DH4RS4N-D">
    <img src="https://img.shields.io/badge/My-GitHub-6e5494?style=for-the-badge&logo=github"/>
  </a>
</p>

</div>

---

<div align="center">

*This repository stands as a comprehensive record of the complete RISC-V SoC tapeout journey, demonstrating that professional-grade chip design is accessible through dedication and open-source ecosystems. The skills and methodologies documented here represent a significant contribution to India's growing semiconductor design capabilities.*

</div>
