
---------- Begin Simulation Statistics ----------
final_tick                               515671217500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705588                       # Number of bytes of host memory used
host_op_rate                                   400031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   461.38                       # Real time elapsed on the host
host_tick_rate                             1117683228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184564364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.515671                       # Number of seconds simulated
sim_ticks                                515671217500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.953461                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10609793                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10614733                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1505                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10610640                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                165                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             350                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                10619558                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2872                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          143                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184564364                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.313424                       # CPI: cycles per instruction
system.cpu.discardedOps                          4058                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44862773                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2093951                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169256                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       809154337                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096961                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1031342435                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97748508     52.96%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                2089319      1.13%     54.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84726440     45.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184564364                       # Class of committed instruction
system.cpu.tickCycles                       222188098                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5222269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10510526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5286983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10575453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            644                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5221691                       # Transaction distribution
system.membus.trans_dist::CleanEvict              567                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5287196                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5287196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15798794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15798794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672637376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672637376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5288268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5288268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5288268                       # Request fanout histogram
system.membus.respLayer1.occupancy        27809804750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31397770500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10507919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5287209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5287209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          425                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15861878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15863923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        77376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    676727168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              676804544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5222902                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334188224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10511372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008435                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10510624     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    748      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10511372                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10574327500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7931456489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1254998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   78                       # number of demand (read+write) hits
system.l2.demand_hits::total                      190                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 112                       # number of overall hits
system.l2.overall_hits::.cpu.data                  78                       # number of overall hits
system.l2.overall_hits::total                     190                       # number of overall hits
system.l2.demand_misses::.cpu.inst                724                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5287556                       # number of demand (read+write) misses
system.l2.demand_misses::total                5288280                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               724                       # number of overall misses
system.l2.overall_misses::.cpu.data           5287556                       # number of overall misses
system.l2.overall_misses::total               5288280                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57930000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 425617763500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     425675693500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57930000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 425617763500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    425675693500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5287634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5288470                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5287634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5288470                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.866029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.866029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80013.812155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80494.232780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80494.167007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80013.812155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80494.232780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80494.167007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5221691                       # number of writebacks
system.l2.writebacks::total                   5221691                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5287545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5288268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5287545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5288268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50645500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 372741619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 372792264500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50645500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 372741619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 372792264500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.864833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999962                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.864833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999962                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70049.100968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70494.268890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70494.208028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70049.100968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70494.268890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70494.208028                       # average overall mshr miss latency
system.l2.replacements                        5222902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5286228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5286228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5286228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5286228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          361                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              361                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          361                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          361                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5287196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5287196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 425587589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  425587589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5287209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5287209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80494.006558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80494.006558                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5287196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5287196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 372715629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 372715629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70494.006558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70494.006558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.866029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.866029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80013.812155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80013.812155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.864833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.864833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70049.100968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70049.100968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            65                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                65                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.847059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83816.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83816.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25989500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25989500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.821176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.821176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74468.481375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74468.481375                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64821.940316                       # Cycle average of tags in use
system.l2.tags.total_refs                    10575337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5288438                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.960697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        10.222070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64809.757549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989104                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        55238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89891230                       # Number of tag accesses
system.l2.tags.data_accesses                 89891230                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      338402880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          338449152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334188224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334188224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5287545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5288268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5221691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5221691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             89732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         656237673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             656327405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        89732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            89732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      648064528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            648064528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      648064528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            89732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        656237673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1304391933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5221691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5287545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001171046500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326283                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326283                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15585882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4912571                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5288268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5221691                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5288268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5221691                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            330368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            330442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            330506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            330362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            330499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            330579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           330611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           330641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           330611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           330613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           330385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            326272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326279                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58093296250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26441340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            157248321250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10985.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29735.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4861757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4846825                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5288268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5221691                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5287289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 322816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       801355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    839.372313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   746.429844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.159912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16763      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26975      3.37%      5.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37595      4.69%     10.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44296      5.53%     15.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        69277      8.64%     24.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32795      4.09%     28.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27647      3.45%     31.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23620      2.95%     34.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       522387     65.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       801355                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       326283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.207599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.006496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.982669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       326282    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.102261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           325898     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              374      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326283                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338449152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334186880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               338449152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334188224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       656.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       648.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    656.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  515671191000                       # Total gap between requests
system.mem_ctrls.avgGap                      49065.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    338402880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334186880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 89731.593367434747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 656237673.377611041069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648061921.353987574577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5287545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5221691                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21005000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 157227316250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12548098535000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29052.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29735.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403071.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2861333580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1520834865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18881994180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13630526640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40706377920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     123143034840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      94318349760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       295062451785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.191043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 241370085500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17219280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 257081852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2860348260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1520307360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18876239340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13626590760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40706377920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123137085750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94323359520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       295050308910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.167495                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 241383231500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17219280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 257068706000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     32137241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32137241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32137241                       # number of overall hits
system.cpu.icache.overall_hits::total        32137241                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          836                       # number of overall misses
system.cpu.icache.overall_misses::total           836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61264000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61264000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61264000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61264000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32138077                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32138077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32138077                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32138077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73282.296651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73282.296651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73282.296651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73282.296651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          373                       # number of writebacks
system.cpu.icache.writebacks::total               373                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          836                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          836                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          836                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          836                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60428000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60428000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72282.296651                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72282.296651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72282.296651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72282.296651                       # average overall mshr miss latency
system.cpu.icache.replacements                    373                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32137241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32137241                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61264000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61264000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32138077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32138077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73282.296651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73282.296651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60428000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60428000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72282.296651                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72282.296651                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.442394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32138077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38442.675837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.442394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.838755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.838755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64276990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64276990                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     76204321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76204321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76204360                       # number of overall hits
system.cpu.dcache.overall_hits::total        76204360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10572386                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10572386                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10572428                       # number of overall misses
system.cpu.dcache.overall_misses::total      10572428                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 880068357500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 880068357500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 880068357500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 880068357500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86776707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86776707                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86776788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86776788                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121835                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121835                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83242.170452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83242.170452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83241.839765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83241.839765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          139                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5286228                       # number of writebacks
system.cpu.dcache.writebacks::total           5286228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5284776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5284776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5284776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5284776                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5287610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5287610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5287633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5287633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 433548280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 433548280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 433549983500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 433549983500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060934                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060934                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060934                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060934                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81993.240803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81993.240803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81993.206317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81993.206317                       # average overall mshr miss latency
system.cpu.dcache.replacements                5286610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2050746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2050746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73796.629213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73796.629213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74159.600998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74159.600998                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74154020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74154020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10571941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10571941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 880035518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 880035518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83242.568039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83242.568039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5284732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5284732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5287209                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5287209                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 433518542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 433518542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81993.834933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81993.834933                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.518519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.518519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1703500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1703500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.283951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.283951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74065.217391                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74065.217391                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.475236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81492061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5287634                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.411820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.475236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          921                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178841346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178841346                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 515671217500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
