
4_adc2_intrpt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000026c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  4 .ARM          00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000330  08000330  00010330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000334  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000334  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001035c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000413  00000000  00000000  0001039f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000237  00000000  00000000  000107b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000090  00000000  00000000  000109f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000005e  00000000  00000000  00010a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00011900  00000000  00000000  00010ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000cf1  00000000  00000000  000223de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006344b  00000000  00000000  000230cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000118  00000000  00000000  0008651c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00086634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000314 	.word	0x08000314

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	08000314 	.word	0x08000314

08000108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000114:	1dfb      	adds	r3, r7, #7
 8000116:	781b      	ldrb	r3, [r3, #0]
 8000118:	2b7f      	cmp	r3, #127	; 0x7f
 800011a:	d809      	bhi.n	8000130 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800011c:	1dfb      	adds	r3, r7, #7
 800011e:	781b      	ldrb	r3, [r3, #0]
 8000120:	001a      	movs	r2, r3
 8000122:	231f      	movs	r3, #31
 8000124:	401a      	ands	r2, r3
 8000126:	4b04      	ldr	r3, [pc, #16]	; (8000138 <__NVIC_EnableIRQ+0x30>)
 8000128:	2101      	movs	r1, #1
 800012a:	4091      	lsls	r1, r2
 800012c:	000a      	movs	r2, r1
 800012e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000130:	46c0      	nop			; (mov r8, r8)
 8000132:	46bd      	mov	sp, r7
 8000134:	b002      	add	sp, #8
 8000136:	bd80      	pop	{r7, pc}
 8000138:	e000e100 	.word	0xe000e100

0800013c <pa0_adc_init>:
// find pin adc is connected to: find adc. look for additional functions in table
// Pin assignment and description

//using ADC_IN0, PA0

void pa0_adc_init(void){
 800013c:	b580      	push	{r7, lr}
 800013e:	af00      	add	r7, sp, #0
	// enable clock access to GPIOA
	RCC_IOPENR_R |= GPIOAEN;
 8000140:	4b27      	ldr	r3, [pc, #156]	; (80001e0 <pa0_adc_init+0xa4>)
 8000142:	681a      	ldr	r2, [r3, #0]
 8000144:	4b26      	ldr	r3, [pc, #152]	; (80001e0 <pa0_adc_init+0xa4>)
 8000146:	2101      	movs	r1, #1
 8000148:	430a      	orrs	r2, r1
 800014a:	601a      	str	r2, [r3, #0]

	// set mode of PA0 to analog
	GPIOA_MODER_R |= (1UL<0);
 800014c:	23a0      	movs	r3, #160	; 0xa0
 800014e:	05da      	lsls	r2, r3, #23
 8000150:	23a0      	movs	r3, #160	; 0xa0
 8000152:	05db      	lsls	r3, r3, #23
 8000154:	6812      	ldr	r2, [r2, #0]
 8000156:	601a      	str	r2, [r3, #0]
	GPIOA_MODER_R |= (1U<<1);
 8000158:	23a0      	movs	r3, #160	; 0xa0
 800015a:	05db      	lsls	r3, r3, #23
 800015c:	681a      	ldr	r2, [r3, #0]
 800015e:	23a0      	movs	r3, #160	; 0xa0
 8000160:	05db      	lsls	r3, r3, #23
 8000162:	2102      	movs	r1, #2
 8000164:	430a      	orrs	r2, r1
 8000166:	601a      	str	r2, [r3, #0]

	// set mode of PA1 to analog
	GPIOA_MODER_R |= (1UL<2);
 8000168:	23a0      	movs	r3, #160	; 0xa0
 800016a:	05db      	lsls	r3, r3, #23
 800016c:	681a      	ldr	r2, [r3, #0]
 800016e:	23a0      	movs	r3, #160	; 0xa0
 8000170:	05db      	lsls	r3, r3, #23
 8000172:	2101      	movs	r1, #1
 8000174:	430a      	orrs	r2, r1
 8000176:	601a      	str	r2, [r3, #0]
	GPIOA_MODER_R |= (1U<<3);
 8000178:	23a0      	movs	r3, #160	; 0xa0
 800017a:	05db      	lsls	r3, r3, #23
 800017c:	681a      	ldr	r2, [r3, #0]
 800017e:	23a0      	movs	r3, #160	; 0xa0
 8000180:	05db      	lsls	r3, r3, #23
 8000182:	2108      	movs	r1, #8
 8000184:	430a      	orrs	r2, r1
 8000186:	601a      	str	r2, [r3, #0]

	// enable clock access to adc module
	RCC_APBENR2_R 	|= ADCEN;
 8000188:	4b16      	ldr	r3, [pc, #88]	; (80001e4 <pa0_adc_init+0xa8>)
 800018a:	681a      	ldr	r2, [r3, #0]
 800018c:	4b15      	ldr	r3, [pc, #84]	; (80001e4 <pa0_adc_init+0xa8>)
 800018e:	2180      	movs	r1, #128	; 0x80
 8000190:	0349      	lsls	r1, r1, #13
 8000192:	430a      	orrs	r2, r1
 8000194:	601a      	str	r2, [r3, #0]
//	Analog-to-digital converter (ADC)
	/*Following guide*/


	// data resolution
	ADC_CFGR1_R &= ~(1U<<3);
 8000196:	4b14      	ldr	r3, [pc, #80]	; (80001e8 <pa0_adc_init+0xac>)
 8000198:	681a      	ldr	r2, [r3, #0]
 800019a:	4b13      	ldr	r3, [pc, #76]	; (80001e8 <pa0_adc_init+0xac>)
 800019c:	2108      	movs	r1, #8
 800019e:	438a      	bics	r2, r1
 80001a0:	601a      	str	r2, [r3, #0]
	ADC_CFGR1_R |= (1U<<4);
 80001a2:	4b11      	ldr	r3, [pc, #68]	; (80001e8 <pa0_adc_init+0xac>)
 80001a4:	681a      	ldr	r2, [r3, #0]
 80001a6:	4b10      	ldr	r3, [pc, #64]	; (80001e8 <pa0_adc_init+0xac>)
 80001a8:	2110      	movs	r1, #16
 80001aa:	430a      	orrs	r2, r1
 80001ac:	601a      	str	r2, [r3, #0]
	// conversion sequence length

//	ADC_CFGR1_R &= ~ADC_CHSELRMOD;  //~(1U<<21); //ADC_CHSELRMOD;

//	ADC_CHSELR_R |= (1U<<0); // CH1 pa0
	ADC_CHSELR_R |= (1U<<1); // CH1 pa1
 80001ae:	4b0f      	ldr	r3, [pc, #60]	; (80001ec <pa0_adc_init+0xb0>)
 80001b0:	681a      	ldr	r2, [r3, #0]
 80001b2:	4b0e      	ldr	r3, [pc, #56]	; (80001ec <pa0_adc_init+0xb0>)
 80001b4:	2102      	movs	r1, #2
 80001b6:	430a      	orrs	r2, r1
 80001b8:	601a      	str	r2, [r3, #0]


	//enable end-of-conversion interrupt
	ADC_IER_R |= ADC_EOCIE;
 80001ba:	4b0d      	ldr	r3, [pc, #52]	; (80001f0 <pa0_adc_init+0xb4>)
 80001bc:	681a      	ldr	r2, [r3, #0]
 80001be:	4b0c      	ldr	r3, [pc, #48]	; (80001f0 <pa0_adc_init+0xb4>)
 80001c0:	2104      	movs	r1, #4
 80001c2:	430a      	orrs	r2, r1
 80001c4:	601a      	str	r2, [r3, #0]

	// enable interrupt in NVIC
	NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80001c6:	200c      	movs	r0, #12
 80001c8:	f7ff ff9e 	bl	8000108 <__NVIC_EnableIRQ>
//	NVIC_EnableIRQ(12);


	//enable adc module
	ADC_CR_R |= ADC_ADEN;
 80001cc:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <pa0_adc_init+0xb8>)
 80001ce:	681a      	ldr	r2, [r3, #0]
 80001d0:	4b08      	ldr	r3, [pc, #32]	; (80001f4 <pa0_adc_init+0xb8>)
 80001d2:	2101      	movs	r1, #1
 80001d4:	430a      	orrs	r2, r1
 80001d6:	601a      	str	r2, [r3, #0]

}
 80001d8:	46c0      	nop			; (mov r8, r8)
 80001da:	46bd      	mov	sp, r7
 80001dc:	bd80      	pop	{r7, pc}
 80001de:	46c0      	nop			; (mov r8, r8)
 80001e0:	40021034 	.word	0x40021034
 80001e4:	40021040 	.word	0x40021040
 80001e8:	4001240c 	.word	0x4001240c
 80001ec:	40012428 	.word	0x40012428
 80001f0:	40012404 	.word	0x40012404
 80001f4:	40012408 	.word	0x40012408

080001f8 <adc_read_intrpt>:
	// check if conversion is complete
	while(!(ADC_ISR_R & ADC_ISR_EOC)){}
	return ADC_DR_R;
}

void adc_read_intrpt(int * sensor_value){
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
	// check if conversion is complete
	if((ADC_ISR_R & ADC_ISR_EOC) != 0)
 8000200:	4b06      	ldr	r3, [pc, #24]	; (800021c <adc_read_intrpt+0x24>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	2204      	movs	r2, #4
 8000206:	4013      	ands	r3, r2
 8000208:	d004      	beq.n	8000214 <adc_read_intrpt+0x1c>
		*sensor_value = ADC_DR_R;
 800020a:	4b05      	ldr	r3, [pc, #20]	; (8000220 <adc_read_intrpt+0x28>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	001a      	movs	r2, r3
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	601a      	str	r2, [r3, #0]
}
 8000214:	46c0      	nop			; (mov r8, r8)
 8000216:	46bd      	mov	sp, r7
 8000218:	b002      	add	sp, #8
 800021a:	bd80      	pop	{r7, pc}
 800021c:	40012400 	.word	0x40012400
 8000220:	40012440 	.word	0x40012440

08000224 <adc_cnvrsn>:


void adc_cnvrsn(void){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	// Continuous conversion mode
	ADC_CFGR1_R |= (1U<<13);
 8000228:	4b07      	ldr	r3, [pc, #28]	; (8000248 <adc_cnvrsn+0x24>)
 800022a:	681a      	ldr	r2, [r3, #0]
 800022c:	4b06      	ldr	r3, [pc, #24]	; (8000248 <adc_cnvrsn+0x24>)
 800022e:	2180      	movs	r1, #128	; 0x80
 8000230:	0189      	lsls	r1, r1, #6
 8000232:	430a      	orrs	r2, r1
 8000234:	601a      	str	r2, [r3, #0]

	// conversion sequence start
	ADC_CR_R |= ADC_ADSTART;
 8000236:	4b05      	ldr	r3, [pc, #20]	; (800024c <adc_cnvrsn+0x28>)
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <adc_cnvrsn+0x28>)
 800023c:	2104      	movs	r1, #4
 800023e:	430a      	orrs	r2, r1
 8000240:	601a      	str	r2, [r3, #0]

}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	4001240c 	.word	0x4001240c
 800024c:	40012408 	.word	0x40012408

08000250 <main>:
#include "adc.h"

int sensor_value;

int main(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
	 pa0_adc_init();
 8000254:	f7ff ff72 	bl	800013c <pa0_adc_init>
	 adc_cnvrsn();
 8000258:	f7ff ffe4 	bl	8000224 <adc_cnvrsn>

	while(1){
 800025c:	e7fe      	b.n	800025c <main+0xc>
	...

08000260 <ADC_COMP_IRQHandler>:

}


// interrupt methods should contain void
void ADC_COMP_IRQHandler(void){
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
//	sensor_value = adc_read();
	adc_read_intrpt(&sensor_value);
 8000264:	4b03      	ldr	r3, [pc, #12]	; (8000274 <ADC_COMP_IRQHandler+0x14>)
 8000266:	0018      	movs	r0, r3
 8000268:	f7ff ffc6 	bl	80001f8 <adc_read_intrpt>
}
 800026c:	46c0      	nop			; (mov r8, r8)
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	2000001c 	.word	0x2000001c

08000278 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000278:	480d      	ldr	r0, [pc, #52]	; (80002b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800027a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800027c:	e000      	b.n	8000280 <Reset_Handler+0x8>
 800027e:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000280:	480c      	ldr	r0, [pc, #48]	; (80002b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000282:	490d      	ldr	r1, [pc, #52]	; (80002b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000284:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <LoopForever+0xe>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000288:	e002      	b.n	8000290 <LoopCopyDataInit>

0800028a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800028c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028e:	3304      	adds	r3, #4

08000290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000294:	d3f9      	bcc.n	800028a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <LoopForever+0x16>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800029c:	e001      	b.n	80002a2 <LoopFillZerobss>

0800029e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a0:	3204      	adds	r2, #4

080002a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a4:	d3fb      	bcc.n	800029e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a6:	f000 f811 	bl	80002cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002aa:	f7ff ffd1 	bl	8000250 <main>

080002ae <LoopForever>:

LoopForever:
  b LoopForever
 80002ae:	e7fe      	b.n	80002ae <LoopForever>
  ldr   r0, =_estack
 80002b0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80002b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002bc:	08000334 	.word	0x08000334
  ldr r2, =_sbss
 80002c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c4:	20000020 	.word	0x20000020

080002c8 <AES_RNG_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <AES_RNG_IRQHandler>
	...

080002cc <__libc_init_array>:
 80002cc:	b570      	push	{r4, r5, r6, lr}
 80002ce:	2600      	movs	r6, #0
 80002d0:	4c0c      	ldr	r4, [pc, #48]	; (8000304 <__libc_init_array+0x38>)
 80002d2:	4d0d      	ldr	r5, [pc, #52]	; (8000308 <__libc_init_array+0x3c>)
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	10a4      	asrs	r4, r4, #2
 80002d8:	42a6      	cmp	r6, r4
 80002da:	d109      	bne.n	80002f0 <__libc_init_array+0x24>
 80002dc:	2600      	movs	r6, #0
 80002de:	f000 f819 	bl	8000314 <_init>
 80002e2:	4c0a      	ldr	r4, [pc, #40]	; (800030c <__libc_init_array+0x40>)
 80002e4:	4d0a      	ldr	r5, [pc, #40]	; (8000310 <__libc_init_array+0x44>)
 80002e6:	1b64      	subs	r4, r4, r5
 80002e8:	10a4      	asrs	r4, r4, #2
 80002ea:	42a6      	cmp	r6, r4
 80002ec:	d105      	bne.n	80002fa <__libc_init_array+0x2e>
 80002ee:	bd70      	pop	{r4, r5, r6, pc}
 80002f0:	00b3      	lsls	r3, r6, #2
 80002f2:	58eb      	ldr	r3, [r5, r3]
 80002f4:	4798      	blx	r3
 80002f6:	3601      	adds	r6, #1
 80002f8:	e7ee      	b.n	80002d8 <__libc_init_array+0xc>
 80002fa:	00b3      	lsls	r3, r6, #2
 80002fc:	58eb      	ldr	r3, [r5, r3]
 80002fe:	4798      	blx	r3
 8000300:	3601      	adds	r6, #1
 8000302:	e7f2      	b.n	80002ea <__libc_init_array+0x1e>
 8000304:	0800032c 	.word	0x0800032c
 8000308:	0800032c 	.word	0x0800032c
 800030c:	08000330 	.word	0x08000330
 8000310:	0800032c 	.word	0x0800032c

08000314 <_init>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr

08000320 <_fini>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	46c0      	nop			; (mov r8, r8)
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr
