#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun  6 12:31:10 2025
# Process ID         : 154095
# Current directory  : /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1
# Command line       : vivado -log pll_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pll_test.tcl -notrace
# Log file           : /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test.vdi
# Journal file       : /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/vivado.jou
# Running On         : imad-B660M-DS3H-AX-DDR4
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13600KF
# CPU Frequency      : 5100.000 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33475 MB
# Swap memory        : 68719 MB
# Total Virtual      : 102194 MB
# Available Virtual  : 94498 MB
#-----------------------------------------------------------
source pll_test.tcl -notrace
Command: open_checkpoint /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1475.961 ; gain = 0.000 ; free physical = 18004 ; free virtual = 89731
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.422 ; gain = 0.000 ; free physical = 17109 ; free virtual = 88836
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.422 ; gain = 0.000 ; free physical = 17109 ; free virtual = 88836
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.254 ; gain = 0.000 ; free physical = 17165 ; free virtual = 88892
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2357.254 ; gain = 0.000 ; free physical = 17165 ; free virtual = 88892
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.254 ; gain = 0.000 ; free physical = 17165 ; free virtual = 88892
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.254 ; gain = 0.000 ; free physical = 17165 ; free virtual = 88892
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.285 ; gain = 64.031 ; free physical = 17165 ; free virtual = 88892
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2421.285 ; gain = 64.031 ; free physical = 17165 ; free virtual = 88892
Restored from archive | CPU: 0.040000 secs | Memory: 1.101006 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2421.285 ; gain = 64.031 ; free physical = 17165 ; free virtual = 88892
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.355 ; gain = 0.000 ; free physical = 16814 ; free virtual = 88541
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2793.355 ; gain = 1317.395 ; free physical = 16814 ; free virtual = 88541
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2964.270 ; gain = 170.914 ; free physical = 16737 ; free virtual = 88464

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b905b27a

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2964.270 ; gain = 0.000 ; free physical = 16727 ; free virtual = 88454

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b905b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16436 ; free virtual = 88163

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b905b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16436 ; free virtual = 88163
Phase 1 Initialization | Checksum: 1b905b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16436 ; free virtual = 88163

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b905b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16436 ; free virtual = 88163

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b905b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16436 ; free virtual = 88163
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b905b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16436 ; free virtual = 88163

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 198ce5989

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
Retarget | Checksum: 198ce5989
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 198ce5989

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
Constant propagation | Checksum: 198ce5989
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
Phase 5 Sweep | Checksum: 208cea3e8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3240.168 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
Sweep | Checksum: 208cea3e8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 208cea3e8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155
BUFG optimization | Checksum: 208cea3e8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 208cea3e8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155
Shift Register Optimization | Checksum: 208cea3e8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 208cea3e8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155
Post Processing Netlist | Checksum: 208cea3e8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.184 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155
Phase 9 Finalization | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3272.184 ; gain = 32.016 ; free physical = 16428 ; free virtual = 88155

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.184 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.184 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.184 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
Ending Netlist Obfuscation Task | Checksum: 1a4fa9ade

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.184 ; gain = 0.000 ; free physical = 16428 ; free virtual = 88155
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file pll_test_drc_opted.rpt -pb pll_test_drc_opted.pb -rpx pll_test_drc_opted.rpx
Command: report_drc -file pll_test_drc_opted.rpt -pb pll_test_drc_opted.pb -rpx pll_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16269 ; free virtual = 87996
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16269 ; free virtual = 87996
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16269 ; free virtual = 87996
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16267 ; free virtual = 87994
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16267 ; free virtual = 87994
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16263 ; free virtual = 87993
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3425.816 ; gain = 0.000 ; free physical = 16263 ; free virtual = 87993
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3459.734 ; gain = 0.000 ; free physical = 16234 ; free virtual = 87962
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 185b854df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3459.734 ; gain = 0.000 ; free physical = 16234 ; free virtual = 87962
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3459.734 ; gain = 0.000 ; free physical = 16235 ; free virtual = 87962

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11b987b32

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3491.750 ; gain = 32.016 ; free physical = 16235 ; free virtual = 87962

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e8d68306

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.766 ; gain = 64.031 ; free physical = 16235 ; free virtual = 87962

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e8d68306

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.766 ; gain = 64.031 ; free physical = 16235 ; free virtual = 87962
Phase 1 Placer Initialization | Checksum: 1e8d68306

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.766 ; gain = 64.031 ; free physical = 16235 ; free virtual = 87962
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16235 ; free virtual = 87962

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16235 ; free virtual = 87962

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.766 ; gain = 64.031 ; free physical = 16235 ; free virtual = 87962
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 15fd67244

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.766 ; gain = 64.031 ; free physical = 16235 ; free virtual = 87962
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pll_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16184 ; free virtual = 87911
INFO: [Vivado 12-24828] Executing command : report_utilization -file pll_test_utilization_placed.rpt -pb pll_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file pll_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16164 ; free virtual = 87891
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16164 ; free virtual = 87891
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16164 ; free virtual = 87891
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16164 ; free virtual = 87891
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16172 ; free virtual = 87900
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16172 ; free virtual = 87900
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16172 ; free virtual = 87903
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3523.766 ; gain = 0.000 ; free physical = 16172 ; free virtual = 87903
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4138.820 ; gain = 615.055 ; free physical = 15475 ; free virtual = 87203
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4138.820 ; gain = 615.055 ; free physical = 15475 ; free virtual = 87203
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87203
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87203
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87203
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87203
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87203
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87206
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15475 ; free virtual = 87206
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 21083fe4 ConstDB: 0 ShapeSum: 9be4536e RouteDB: a2e9def2
Nodegraph reading from file.  Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15468 ; free virtual = 87197
Post Restoration Checksum: NetGraph: 69dc1f57 | NumContArr: dc14e7a9 | Constraints: 7227f8b7 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27ac1fa54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15480 ; free virtual = 87209

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27ac1fa54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15480 ; free virtual = 87209

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27ac1fa54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15480 ; free virtual = 87209

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1e9114adf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e9114adf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e9114adf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219
Phase 4 Initial Routing | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219
Phase 5 Rip-up And Reroute | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219
Phase 7 Post Hold Fix | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00095357 %
  Global Horizontal Routing Utilization  = 0.00197006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0.46729%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.6872%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.76923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 11 Resolve XTalk

Skipping xtalk assignment for non timing driven mode.
Phase 11 Resolve XTalk | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1ff4d0fd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
Total Elapsed time in route_design: 1.67 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 12abbbb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 12abbbb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.836 ; gain = 0.000 ; free physical = 15489 ; free virtual = 87219

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file pll_test_drc_routed.rpt -pb pll_test_drc_routed.pb -rpx pll_test_drc_routed.rpx
Command: report_drc -file pll_test_drc_routed.rpt -pb pll_test_drc_routed.pb -rpx pll_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pll_test_methodology_drc_routed.rpt -pb pll_test_methodology_drc_routed.pb -rpx pll_test_methodology_drc_routed.rpx
Command: report_methodology -file pll_test_methodology_drc_routed.rpt -pb pll_test_methodology_drc_routed.pb -rpx pll_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file pll_test_timing_summary_routed.rpt -pb pll_test_timing_summary_routed.pb -rpx pll_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pll_test_route_status.rpt -pb pll_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pll_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pll_test_bus_skew_routed.rpt -pb pll_test_bus_skew_routed.pb -rpx pll_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pll_test_power_routed.rpt -pb pll_test_power_summary_routed.pb -rpx pll_test_power_routed.rpx
Command: report_power -file pll_test_power_routed.rpt -pb pll_test_power_summary_routed.pb -rpx pll_test_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pll_test_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87212
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87212
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87212
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87213
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87213
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87215
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15483 ; free virtual = 87215
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/pll_test/pll_test.runs/impl_1/pll_test_routed.dcp' has been generated.
Command: write_bitstream -force pll_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pll_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4221.926 ; gain = 0.000 ; free physical = 15482 ; free virtual = 87217
INFO: [Common 17-206] Exiting Vivado at Fri Jun  6 12:31:45 2025...
