$comment
	File created using the following command:
		vcd file alu32.msim.vcd -direction
$end
$date
	Wed Dec  7 00:13:27 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu32_vlg_vec_tst $end
$var reg 32 ! a [31:0] $end
$var reg 3 " aluop [2:0] $end
$var reg 32 # b [31:0] $end
$var wire 1 $ result [31] $end
$var wire 1 % result [30] $end
$var wire 1 & result [29] $end
$var wire 1 ' result [28] $end
$var wire 1 ( result [27] $end
$var wire 1 ) result [26] $end
$var wire 1 * result [25] $end
$var wire 1 + result [24] $end
$var wire 1 , result [23] $end
$var wire 1 - result [22] $end
$var wire 1 . result [21] $end
$var wire 1 / result [20] $end
$var wire 1 0 result [19] $end
$var wire 1 1 result [18] $end
$var wire 1 2 result [17] $end
$var wire 1 3 result [16] $end
$var wire 1 4 result [15] $end
$var wire 1 5 result [14] $end
$var wire 1 6 result [13] $end
$var wire 1 7 result [12] $end
$var wire 1 8 result [11] $end
$var wire 1 9 result [10] $end
$var wire 1 : result [9] $end
$var wire 1 ; result [8] $end
$var wire 1 < result [7] $end
$var wire 1 = result [6] $end
$var wire 1 > result [5] $end
$var wire 1 ? result [4] $end
$var wire 1 @ result [3] $end
$var wire 1 A result [2] $end
$var wire 1 B result [1] $end
$var wire 1 C result [0] $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 K aluop[2]~input_o $end
$var wire 1 L a[0]~input_o $end
$var wire 1 M aluop[0]~input_o $end
$var wire 1 N b[0]~input_o $end
$var wire 1 O aluop[1]~input_o $end
$var wire 1 P mux_0|or0~0_combout $end
$var wire 1 Q b[1]~input_o $end
$var wire 1 R a[1]~input_o $end
$var wire 1 S mux_1|or0~0_combout $end
$var wire 1 T mux_1|or0~1_combout $end
$var wire 1 U b[2]~input_o $end
$var wire 1 V a[2]~input_o $end
$var wire 1 W mux_2|or0~0_combout $end
$var wire 1 X add0|fa2|or1~combout $end
$var wire 1 Y mux_2|or0~1_combout $end
$var wire 1 Z b[3]~input_o $end
$var wire 1 [ a[3]~input_o $end
$var wire 1 \ sub0|add_10|fa3|and1~combout $end
$var wire 1 ] sub0|add_1|fa3|or1~combout $end
$var wire 1 ^ add0|fa3|or1~combout $end
$var wire 1 _ mux_3|or0~0_combout $end
$var wire 1 ` mux_3|or0~1_combout $end
$var wire 1 a b[4]~input_o $end
$var wire 1 b a[4]~input_o $end
$var wire 1 c mux_4|or0~0_combout $end
$var wire 1 d add0|fa4|or1~combout $end
$var wire 1 e mux_4|or0~1_combout $end
$var wire 1 f b[5]~input_o $end
$var wire 1 g a[5]~input_o $end
$var wire 1 h add0|fa5|or1~combout $end
$var wire 1 i sub0|add_1|fa5|or1~combout $end
$var wire 1 j sub0|add_10|fa5|and1~combout $end
$var wire 1 k mux_5|or0~0_combout $end
$var wire 1 l mux_5|or0~1_combout $end
$var wire 1 m a[6]~input_o $end
$var wire 1 n b[6]~input_o $end
$var wire 1 o mux_5|or0~2_combout $end
$var wire 1 p mux_5|or0~3_combout $end
$var wire 1 q add0|fa6|and1~combout $end
$var wire 1 r add0|fa6|or1~combout $end
$var wire 1 s sub0|add_10|fa6|xor2~combout $end
$var wire 1 t sub0|add_1|fa6|or1~combout $end
$var wire 1 u sub0|add_10|fa7|xor2~combout $end
$var wire 1 v mux_6|or0~0_combout $end
$var wire 1 w mux_6|or0~1_combout $end
$var wire 1 x a[7]~input_o $end
$var wire 1 y sub0|add_10|fa7|and1~combout $end
$var wire 1 z sub0|add_1|fa7|or1~combout $end
$var wire 1 { add0|fa7|or1~combout $end
$var wire 1 | b[7]~input_o $end
$var wire 1 } mux_7|or0~0_combout $end
$var wire 1 ~ mux_7|or0~1_combout $end
$var wire 1 !! b[8]~input_o $end
$var wire 1 "! sub0|add_10|fa8|and1~combout $end
$var wire 1 #! add0|fa8|or1~combout $end
$var wire 1 $! sub0|add_1|fa8|and2~combout $end
$var wire 1 %! sub0|add_1|fa8|xor1~combout $end
$var wire 1 &! sub0|add_1|fa8|and1~combout $end
$var wire 1 '! sub0|add_1|fa8|or1~combout $end
$var wire 1 (! a[8]~input_o $end
$var wire 1 )! mux_8|or0~0_combout $end
$var wire 1 *! mux_8|or0~1_combout $end
$var wire 1 +! b[9]~input_o $end
$var wire 1 ,! sub0|add_10|fa9|and1~combout $end
$var wire 1 -! add0|fa9|or1~combout $end
$var wire 1 .! sub0|add_10|fa9|xor2~combout $end
$var wire 1 /! sub0|add_1|fa9|or1~combout $end
$var wire 1 0! a[9]~input_o $end
$var wire 1 1! mux_9|or0~0_combout $end
$var wire 1 2! mux_9|or0~1_combout $end
$var wire 1 3! b[10]~input_o $end
$var wire 1 4! sub0|add_10|fa20|xor2~combout $end
$var wire 1 5! sub0|add_10|fa10|xor2~combout $end
$var wire 1 6! sub0|add_1|fa10|or1~combout $end
$var wire 1 7! add0|fa10|or1~combout $end
$var wire 1 8! a[10]~input_o $end
$var wire 1 9! mux_10|or0~0_combout $end
$var wire 1 :! mux_10|or0~1_combout $end
$var wire 1 ;! a[11]~input_o $end
$var wire 1 <! b[11]~input_o $end
$var wire 1 =! mux_10|or0~2_combout $end
$var wire 1 >! mux_10|or0~3_combout $end
$var wire 1 ?! add0|fa20|and1~combout $end
$var wire 1 @! add0|fa20|or1~combout $end
$var wire 1 A! sub0|add_10|fa20|and1~combout $end
$var wire 1 B! sub0|add_1|fa20|or1~combout $end
$var wire 1 C! mux_11|or0~0_combout $end
$var wire 1 D! mux_11|or0~1_combout $end
$var wire 1 E! a[12]~input_o $end
$var wire 1 F! sub0|add_10|fa30|xor2~combout $end
$var wire 1 G! sub0|add_1|fa30|or1~combout $end
$var wire 1 H! b[12]~input_o $end
$var wire 1 I! sub0|add_1|fa40|xor1~combout $end
$var wire 1 J! add0|fa30|or1~combout $end
$var wire 1 K! mux_12|or0~0_combout $end
$var wire 1 L! mux_12|or0~1_combout $end
$var wire 1 M! a[13]~input_o $end
$var wire 1 N! b[13]~input_o $end
$var wire 1 O! sub0|add_10|fa50|xor2~combout $end
$var wire 1 P! sub0|add_1|fa40|and1~combout $end
$var wire 1 Q! sub0|add_1|fa40|and2~combout $end
$var wire 1 R! sub0|add_1|fa40|or1~combout $end
$var wire 1 S! add0|fa40|or1~combout $end
$var wire 1 T! mux_13|or0~0_combout $end
$var wire 1 U! mux_13|or0~1_combout $end
$var wire 1 V! sub0|add_1|fa50|or1~combout $end
$var wire 1 W! add0|fa50|or1~combout $end
$var wire 1 X! b[14]~input_o $end
$var wire 1 Y! sub0|add_10|fa50|and1~combout $end
$var wire 1 Z! a[14]~input_o $end
$var wire 1 [! mux_14|or0~0_combout $end
$var wire 1 \! mux_14|or0~1_combout $end
$var wire 1 ]! add0|fa60|or1~combout $end
$var wire 1 ^! b[15]~input_o $end
$var wire 1 _! sub0|add_10|fa70|xor2~combout $end
$var wire 1 `! a[15]~input_o $end
$var wire 1 a! sub0|add_10|fa60|xor2~combout $end
$var wire 1 b! sub0|add_1|fa60|or1~combout $end
$var wire 1 c! mux_15|or0~0_combout $end
$var wire 1 d! mux_15|or0~1_combout $end
$var wire 1 e! sub0|add_1|fa70|or1~combout $end
$var wire 1 f! a[16]~input_o $end
$var wire 1 g! b[16]~input_o $end
$var wire 1 h! sub0|add_10|fa80|xor2~combout $end
$var wire 1 i! mux_15|or0~3_combout $end
$var wire 1 j! add0|fa70|and1~combout $end
$var wire 1 k! mux_15|or0~2_combout $end
$var wire 1 l! add0|fa70|or1~combout $end
$var wire 1 m! mux_16|or0~0_combout $end
$var wire 1 n! mux_16|or0~1_combout $end
$var wire 1 o! sub0|add_1|fa80|or1~combout $end
$var wire 1 p! sub0|add_10|fa80|and1~combout $end
$var wire 1 q! add0|fa80|or1~combout $end
$var wire 1 r! b[17]~input_o $end
$var wire 1 s! a[17]~input_o $end
$var wire 1 t! mux_17|or0~0_combout $end
$var wire 1 u! mux_17|or0~1_combout $end
$var wire 1 v! b[18]~input_o $end
$var wire 1 w! a[18]~input_o $end
$var wire 1 x! sub0|add_1|fa90|xor1~combout $end
$var wire 1 y! sub0|add_1|fa90|and1~combout $end
$var wire 1 z! sub0|add_1|fa90|and2~combout $end
$var wire 1 {! sub0|add_1|fa90|or1~combout $end
$var wire 1 |! sub0|add_10|fa90|and1~combout $end
$var wire 1 }! mux_18|or0~0_combout $end
$var wire 1 ~! add0|fa90|or1~combout $end
$var wire 1 !" mux_18|or0~1_combout $end
$var wire 1 "" sub0|add_10|fa100|xor2~combout $end
$var wire 1 #" b[19]~input_o $end
$var wire 1 $" sub0|add_10|fa200|xor2~combout $end
$var wire 1 %" a[19]~input_o $end
$var wire 1 &" mux_19|or0~0_combout $end
$var wire 1 '" add0|fa100|or1~combout $end
$var wire 1 (" mux_19|or0~1_combout $end
$var wire 1 )" sub0|add_10|fa100|and1~combout $end
$var wire 1 *" sub0|add_10|fa200|and1~combout $end
$var wire 1 +" a[20]~input_o $end
$var wire 1 ," sub0|add_1|fa200|or1~combout $end
$var wire 1 -" b[20]~input_o $end
$var wire 1 ." mux_20|or0~0_combout $end
$var wire 1 /" add0|fa200|or1~combout $end
$var wire 1 0" mux_20|or0~1_combout $end
$var wire 1 1" a[21]~input_o $end
$var wire 1 2" add0|fa300|xor1~combout $end
$var wire 1 3" add0|fa300|and1~combout $end
$var wire 1 4" b[21]~input_o $end
$var wire 1 5" add0|fa300|and2~0_combout $end
$var wire 1 6" mux_21|or0~1_combout $end
$var wire 1 7" sub0|add_10|fa300|and1~combout $end
$var wire 1 8" sub0|add_1|fa300|or1~combout $end
$var wire 1 9" mux_21|or0~0_combout $end
$var wire 1 :" mux_21|or0~2_combout $end
$var wire 1 ;" a[22]~input_o $end
$var wire 1 <" sub0|add_1|fa400|or1~combout $end
$var wire 1 =" sub0|add_10|fa400|and1~combout $end
$var wire 1 >" b[22]~input_o $end
$var wire 1 ?" mux_22|or0~0_combout $end
$var wire 1 @" add0|fa400|or1~combout $end
$var wire 1 A" mux_22|or0~1_combout $end
$var wire 1 B" b[23]~input_o $end
$var wire 1 C" a[23]~input_o $end
$var wire 1 D" sub0|add_1|fa500|or1~combout $end
$var wire 1 E" sub0|add_10|fa500|and1~combout $end
$var wire 1 F" mux_23|or0~0_combout $end
$var wire 1 G" add0|fa500|or1~combout $end
$var wire 1 H" mux_23|or0~1_combout $end
$var wire 1 I" a[24]~input_o $end
$var wire 1 J" sub0|add_1|fa600|or1~combout $end
$var wire 1 K" sub0|add_10|fa600|and1~combout $end
$var wire 1 L" b[24]~input_o $end
$var wire 1 M" mux_24|or0~0_combout $end
$var wire 1 N" add0|fa600|or1~combout $end
$var wire 1 O" mux_24|or0~1_combout $end
$var wire 1 P" a[25]~input_o $end
$var wire 1 Q" b[25]~input_o $end
$var wire 1 R" mux_25|or0~0_combout $end
$var wire 1 S" add0|fa800|xor1~combout $end
$var wire 1 T" mux_25|or0~1_combout $end
$var wire 1 U" mux_25|or0~2_combout $end
$var wire 1 V" a[26]~input_o $end
$var wire 1 W" add0|fa800|and2~0_combout $end
$var wire 1 X" b[26]~input_o $end
$var wire 1 Y" add0|fa800|and1~combout $end
$var wire 1 Z" mux_26|or0~1_combout $end
$var wire 1 [" sub0|add_10|fa800|and1~combout $end
$var wire 1 \" sub0|add_1|fa800|or1~combout $end
$var wire 1 ]" mux_26|or0~0_combout $end
$var wire 1 ^" mux_26|or0~2_combout $end
$var wire 1 _" b[27]~input_o $end
$var wire 1 `" a[27]~input_o $end
$var wire 1 a" mux_27|or0~0_combout $end
$var wire 1 b" add0|fa900|or1~combout $end
$var wire 1 c" mux_27|or0~1_combout $end
$var wire 1 d" mux_28|or0~0_combout $end
$var wire 1 e" b[28]~input_o $end
$var wire 1 f" sub0|add_10|fa900|and1~combout $end
$var wire 1 g" sub0|add_10|fa2000|xor2~combout $end
$var wire 1 h" a[28]~input_o $end
$var wire 1 i" sub0|add_1|fa1000|or1~combout $end
$var wire 1 j" mux_28|or0~3_combout $end
$var wire 1 k" mux_28|or0~1_combout $end
$var wire 1 l" add0|fa1000|or1~combout $end
$var wire 1 m" mux_28|or0~2_combout $end
$var wire 1 n" mux_28|or0~4_combout $end
$var wire 1 o" a[29]~input_o $end
$var wire 1 p" b[29]~input_o $end
$var wire 1 q" sub0|add_10|fa3000|xor2~combout $end
$var wire 1 r" mux_29|or0~0_combout $end
$var wire 1 s" mux_29|or0~1_combout $end
$var wire 1 t" mux_29|or0~2_combout $end
$var wire 1 u" a[30]~input_o $end
$var wire 1 v" b[30]~input_o $end
$var wire 1 w" add0|fa3000|or1~combout $end
$var wire 1 x" mux_30|or0~0_combout $end
$var wire 1 y" sub0|add_10|fa3000|and1~combout $end
$var wire 1 z" sub0|add_10|fa4000|xor2~combout $end
$var wire 1 {" sub0|add_1|fa3000|or1~combout $end
$var wire 1 |" mux_30|or0~1_combout $end
$var wire 1 }" a[31]~input_o $end
$var wire 1 ~" b[31]~input_o $end
$var wire 1 !# xor0|xor_31~0_combout $end
$var wire 1 "# mux_31|or0~0_combout $end
$var wire 1 ## mux_31|or0~1_combout $end
$var wire 1 $# sub0|add_1|fa5000|xor2~0_combout $end
$var wire 1 %# mux_31|or0~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b0 "
b11 #
0C
0B
0A
1@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0D
1E
xF
1G
1H
1I
0J
0K
1L
0M
1N
0O
0P
1Q
0R
0S
0T
0U
1V
0W
1X
0Y
0Z
0[
0\
1]
1^
1_
1`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
1r
1s
1t
1u
0v
0w
0x
0y
1z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
1%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
1/!
00!
01!
02!
03!
14!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
1B!
0C!
0D!
0E!
1F!
1G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
1O!
1P!
0Q!
0R!
1S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
1a!
0b!
0c!
0d!
1e!
0f!
0g!
1h!
0i!
0j!
0k!
1l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
0h"
1i"
0j"
1k"
1l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
1{"
0|"
0}"
0~"
0!#
0"#
1##
1$#
0%#
$end
#80000
b1 "
1M
0k"
1d"
0_
1S
1T
0`
0@
1B
#160000
b11 "
b10 "
0M
1O
0d"
1_
0S
0T
0B
#240000
b11 "
1M
0_
1S
1Y
1T
1B
1A
#320000
b111 "
b101 "
b100 "
0M
0O
1K
1_
0S
0Y
0T
1P
1C
0B
0A
#400000
b101 "
1M
0_
1S
1Y
1T
1B
1A
#480000
b111 "
b110 "
0M
1O
1]"
1M"
1F"
1?"
19"
1."
1}!
1_
0S
0Y
0T
0P
0C
0B
0A
#560000
b111 "
1M
1"#
1x"
1j"
0_
1S
1t"
1c"
1^"
1U"
1O"
1H"
1A"
1:"
10"
1("
1!"
1u!
1n!
1d!
1\!
1U!
1L!
1D!
1:!
12!
1*!
1~
1w
1l
1e
1`
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1&
0##
1n"
1|"
1%
1'
1%#
1$
#640000
b11 "
b1 "
b0 "
0M
0O
0K
0"#
0x"
1k"
0j"
0]"
0M"
0F"
0?"
09"
0."
0}!
1_
0S
0t"
0c"
0U"
0O"
0H"
0A"
00"
0("
0!"
0u!
0n!
0d!
0\!
0U!
0L!
0D!
0:!
02!
0*!
0~
0w
0l
0e
0`
1T
0^"
0:"
0.
0)
1B
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0-
0,
0+
0*
0(
0&
1##
0T
1`
0n"
0|"
0%
0'
1@
0B
0%#
0$
#720000
b1 "
1M
0k"
1d"
0_
1S
1T
0`
0@
1B
#800000
b11 "
b10 "
0M
1O
0d"
1_
0S
0T
0B
#880000
b11 "
1M
0_
1S
1Y
1T
1B
1A
#960000
b111 "
b101 "
b100 "
0M
0O
1K
1_
0S
0Y
0T
1P
1C
0B
0A
#1000000
