--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 495 paths analyzed, 127 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.394ns.
--------------------------------------------------------------------------------
Slack:                  16.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_17 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_17 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   tester/M_ctr_q[19]
                                                       tester/M_ctr_q_17
    SLICE_X9Y30.D1       net (fanout=2)        0.747   tester/M_ctr_q[17]
    SLICE_X9Y30.D        Tilo                  0.259   tester/_n0042_inv4
                                                       tester/_n0042_inv4
    SLICE_X9Y27.B1       net (fanout=1)        0.950   tester/_n0042_inv4
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.416ns logic, 1.927ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  16.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_19 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_19 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DQ       Tcko                  0.525   tester/M_ctr_q[19]
                                                       tester/M_ctr_q_19
    SLICE_X9Y30.D2       net (fanout=2)        0.737   tester/M_ctr_q[19]
    SLICE_X9Y30.D        Tilo                  0.259   tester/_n0042_inv4
                                                       tester/_n0042_inv4
    SLICE_X9Y27.B1       net (fanout=1)        0.950   tester/_n0042_inv4
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (1.416ns logic, 1.917ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  16.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_18 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_18 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   tester/M_ctr_q[19]
                                                       tester/M_ctr_q_18
    SLICE_X9Y30.D3       net (fanout=2)        0.607   tester/M_ctr_q[18]
    SLICE_X9Y30.D        Tilo                  0.259   tester/_n0042_inv4
                                                       tester/_n0042_inv4
    SLICE_X9Y27.B1       net (fanout=1)        0.950   tester/_n0042_inv4
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.416ns logic, 1.787ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  16.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_24 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.713 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_24 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_24
    SLICE_X9Y32.A1       net (fanout=2)        0.748   tester/M_ctr_q[24]
    SLICE_X9Y32.A        Tilo                  0.259   tester/_n0042_inv5
                                                       tester/_n0042_inv5
    SLICE_X9Y27.B5       net (fanout=1)        0.712   tester/_n0042_inv5
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.416ns logic, 1.690ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  16.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_20 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_20 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_20
    SLICE_X9Y30.D4       net (fanout=2)        0.484   tester/M_ctr_q[20]
    SLICE_X9Y30.D        Tilo                  0.259   tester/_n0042_inv4
                                                       tester/_n0042_inv4
    SLICE_X9Y27.B1       net (fanout=1)        0.950   tester/_n0042_inv4
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.416ns logic, 1.664ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  16.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_21 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_21 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.BQ       Tcko                  0.525   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_21
    SLICE_X9Y30.D5       net (fanout=2)        0.428   tester/M_ctr_q[21]
    SLICE_X9Y30.D        Tilo                  0.259   tester/_n0042_inv4
                                                       tester/_n0042_inv4
    SLICE_X9Y27.B1       net (fanout=1)        0.950   tester/_n0042_inv4
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.416ns logic, 1.608ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  16.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_13 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.192 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_13 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   tester/M_ctr_q[15]
                                                       tester/M_ctr_q_13
    SLICE_X9Y29.D1       net (fanout=2)        0.747   tester/M_ctr_q[13]
    SLICE_X9Y29.D        Tilo                  0.259   tester/_n0042_inv3
                                                       tester/_n0042_inv3
    SLICE_X9Y27.B3       net (fanout=1)        0.585   tester/_n0042_inv3
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (1.416ns logic, 1.562ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  16.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_15 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.192 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_15 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.525   tester/M_ctr_q[15]
                                                       tester/M_ctr_q_15
    SLICE_X9Y29.D2       net (fanout=2)        0.737   tester/M_ctr_q[15]
    SLICE_X9Y29.D        Tilo                  0.259   tester/_n0042_inv3
                                                       tester/_n0042_inv3
    SLICE_X9Y27.B3       net (fanout=1)        0.585   tester/_n0042_inv3
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (1.416ns logic, 1.552ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  17.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_23 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_23 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_23
    SLICE_X9Y32.A3       net (fanout=2)        0.591   tester/M_ctr_q[23]
    SLICE_X9Y32.A        Tilo                  0.259   tester/_n0042_inv5
                                                       tester/_n0042_inv5
    SLICE_X9Y27.B5       net (fanout=1)        0.712   tester/_n0042_inv5
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (1.416ns logic, 1.533ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  17.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_26 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.713 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_26 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_26
    SLICE_X9Y32.A2       net (fanout=3)        0.558   tester/M_ctr_q[26]
    SLICE_X9Y32.A        Tilo                  0.259   tester/_n0042_inv5
                                                       tester/_n0042_inv5
    SLICE_X9Y27.B5       net (fanout=1)        0.712   tester/_n0042_inv5
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.416ns logic, 1.500ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  17.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_22 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_22 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_22
    SLICE_X9Y30.D6       net (fanout=2)        0.337   tester/M_ctr_q[22]
    SLICE_X9Y30.D        Tilo                  0.259   tester/_n0042_inv4
                                                       tester/_n0042_inv4
    SLICE_X9Y27.B1       net (fanout=1)        0.950   tester/_n0042_inv4
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.416ns logic, 1.517ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  17.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_2 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_2 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.CQ       Tcko                  0.525   tester/M_ctr_q[3]
                                                       tester/M_ctr_q_2
    SLICE_X9Y27.D1       net (fanout=2)        0.725   tester/M_ctr_q[2]
    SLICE_X9Y27.D        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv1
    SLICE_X9Y27.B2       net (fanout=1)        0.543   tester/_n0042_inv1
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (1.416ns logic, 1.498ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  17.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_27 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.713 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_27 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_27
    SLICE_X9Y32.A4       net (fanout=3)        0.512   tester/M_ctr_q[27]
    SLICE_X9Y32.A        Tilo                  0.259   tester/_n0042_inv5
                                                       tester/_n0042_inv5
    SLICE_X9Y27.B5       net (fanout=1)        0.712   tester/_n0042_inv5
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (1.416ns logic, 1.454ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  17.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_states_q (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_states_q to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.430   M_states_q
                                                       tester/M_states_q
    SLICE_X9Y27.D2       net (fanout=8)        0.776   M_states_q
    SLICE_X9Y27.D        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv1
    SLICE_X9Y27.B2       net (fanout=1)        0.543   tester/_n0042_inv1
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (1.321ns logic, 1.549ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  17.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_10 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_10 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.525   tester/M_ctr_q[11]
                                                       tester/M_ctr_q_10
    SLICE_X10Y27.A1      net (fanout=2)        0.778   tester/M_ctr_q[10]
    SLICE_X10Y27.A       Tilo                  0.235   tester/_n0042_inv2
                                                       tester/_n0042_inv2
    SLICE_X9Y27.B6       net (fanout=1)        0.347   tester/_n0042_inv2
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.392ns logic, 1.355ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  17.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_28 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.713 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_28 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   tester/M_ctr_q[28]
                                                       tester/M_ctr_q_28
    SLICE_X9Y32.A6       net (fanout=3)        0.346   tester/M_ctr_q[28]
    SLICE_X9Y32.A        Tilo                  0.259   tester/_n0042_inv5
                                                       tester/_n0042_inv5
    SLICE_X9Y27.B5       net (fanout=1)        0.712   tester/_n0042_inv5
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (1.416ns logic, 1.288ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  17.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_16 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_16 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   tester/M_ctr_q[19]
                                                       tester/M_ctr_q_16
    SLICE_X9Y29.D4       net (fanout=2)        0.484   tester/M_ctr_q[16]
    SLICE_X9Y29.D        Tilo                  0.259   tester/_n0042_inv3
                                                       tester/_n0042_inv3
    SLICE_X9Y27.B3       net (fanout=1)        0.585   tester/_n0042_inv3
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (1.416ns logic, 1.299ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  17.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_7 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_7 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   tester/M_ctr_q[7]
                                                       tester/M_ctr_q_7
    SLICE_X10Y27.A2      net (fanout=2)        0.710   tester/M_ctr_q[7]
    SLICE_X10Y27.A       Tilo                  0.235   tester/_n0042_inv2
                                                       tester/_n0042_inv2
    SLICE_X9Y27.B6       net (fanout=1)        0.347   tester/_n0042_inv2
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (1.392ns logic, 1.287ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  17.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_1 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_1 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.525   tester/M_ctr_q[3]
                                                       tester/M_ctr_q_1
    SLICE_X9Y27.D4       net (fanout=2)        0.484   tester/M_ctr_q[1]
    SLICE_X9Y27.D        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv1
    SLICE_X9Y27.B2       net (fanout=1)        0.543   tester/_n0042_inv1
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (1.416ns logic, 1.257ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  17.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_12 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.633ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.192 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_12 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   tester/M_ctr_q[15]
                                                       tester/M_ctr_q_12
    SLICE_X9Y29.D3       net (fanout=2)        0.402   tester/M_ctr_q[12]
    SLICE_X9Y29.D        Tilo                  0.259   tester/_n0042_inv3
                                                       tester/_n0042_inv3
    SLICE_X9Y27.B3       net (fanout=1)        0.585   tester/_n0042_inv3
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (1.416ns logic, 1.217ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  17.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_4 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_4 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.525   tester/M_ctr_q[7]
                                                       tester/M_ctr_q_4
    SLICE_X9Y27.D5       net (fanout=2)        0.443   tester/M_ctr_q[4]
    SLICE_X9Y27.D        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv1
    SLICE_X9Y27.B2       net (fanout=1)        0.543   tester/_n0042_inv1
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.416ns logic, 1.216ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  17.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_25 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.713 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_25 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   tester/M_ctr_q[27]
                                                       tester/M_ctr_q_25
    SLICE_X9Y32.A5       net (fanout=2)        0.241   tester/M_ctr_q[25]
    SLICE_X9Y32.A        Tilo                  0.259   tester/_n0042_inv5
                                                       tester/_n0042_inv5
    SLICE_X9Y27.B5       net (fanout=1)        0.712   tester/_n0042_inv5
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (1.416ns logic, 1.183ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  17.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_0 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_0 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CMUX     Tshcko                0.518   M_states_q
                                                       tester/M_ctr_q_0
    SLICE_X9Y27.D3       net (fanout=2)        0.399   tester/M_ctr_q[0]
    SLICE_X9Y27.D        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv1
    SLICE_X9Y27.B2       net (fanout=1)        0.543   tester/_n0042_inv1
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (1.409ns logic, 1.172ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  17.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_11 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_11 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   tester/M_ctr_q[11]
                                                       tester/M_ctr_q_11
    SLICE_X9Y29.D6       net (fanout=2)        0.337   tester/M_ctr_q[11]
    SLICE_X9Y29.D        Tilo                  0.259   tester/_n0042_inv3
                                                       tester/_n0042_inv3
    SLICE_X9Y27.B3       net (fanout=1)        0.585   tester/_n0042_inv3
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.416ns logic, 1.152ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  17.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_6 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_6 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   tester/M_ctr_q[7]
                                                       tester/M_ctr_q_6
    SLICE_X10Y27.A3      net (fanout=2)        0.564   tester/M_ctr_q[6]
    SLICE_X10Y27.A       Tilo                  0.235   tester/_n0042_inv2
                                                       tester/_n0042_inv2
    SLICE_X9Y27.B6       net (fanout=1)        0.347   tester/_n0042_inv2
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (1.392ns logic, 1.141ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  17.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_3 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_3 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.525   tester/M_ctr_q[3]
                                                       tester/M_ctr_q_3
    SLICE_X9Y27.D6       net (fanout=2)        0.337   tester/M_ctr_q[3]
    SLICE_X9Y27.D        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv1
    SLICE_X9Y27.B2       net (fanout=1)        0.543   tester/_n0042_inv1
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.416ns logic, 1.110ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  17.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_states_q (FF)
  Destination:          tester/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_states_q to tester/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.430   M_states_q
                                                       tester/M_states_q
    SLICE_X9Y27.C3       net (fanout=8)        0.401   M_states_q
    SLICE_X9Y27.C        Tilo                  0.259   M_states_q
                                                       tester/Mcount_M_ctr_q_val1
    SLICE_X8Y31.SR       net (fanout=8)        0.932   tester/Mcount_M_ctr_q_val
    SLICE_X8Y31.CLK      Tsrck                 0.470   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (1.159ns logic, 1.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  17.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_14 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.192 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_14 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.525   tester/M_ctr_q[15]
                                                       tester/M_ctr_q_14
    SLICE_X9Y29.D5       net (fanout=2)        0.245   tester/M_ctr_q[14]
    SLICE_X9Y29.D        Tilo                  0.259   tester/_n0042_inv3
                                                       tester/_n0042_inv3
    SLICE_X9Y27.B3       net (fanout=1)        0.585   tester/_n0042_inv3
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.416ns logic, 1.060ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  17.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_states_q (FF)
  Destination:          tester/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.483ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_states_q to tester/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.430   M_states_q
                                                       tester/M_states_q
    SLICE_X9Y27.C3       net (fanout=8)        0.401   M_states_q
    SLICE_X9Y27.C        Tilo                  0.259   M_states_q
                                                       tester/Mcount_M_ctr_q_val1
    SLICE_X8Y31.SR       net (fanout=8)        0.932   tester/Mcount_M_ctr_q_val
    SLICE_X8Y31.CLK      Tsrck                 0.461   tester/M_ctr_q[23]
                                                       tester/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.150ns logic, 1.333ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  17.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_ctr_q_5 (FF)
  Destination:          tester/M_states_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_ctr_q_5 to tester/M_states_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.525   tester/M_ctr_q[7]
                                                       tester/M_ctr_q_5
    SLICE_X10Y27.A4      net (fanout=2)        0.501   tester/M_ctr_q[5]
    SLICE_X10Y27.A       Tilo                  0.235   tester/_n0042_inv2
                                                       tester/_n0042_inv2
    SLICE_X9Y27.B6       net (fanout=1)        0.347   tester/_n0042_inv2
    SLICE_X9Y27.B        Tilo                  0.259   M_states_q
                                                       tester/_n0042_inv6
    SLICE_X9Y27.A5       net (fanout=1)        0.230   tester/_n0042_inv
    SLICE_X9Y27.CLK      Tas                   0.373   M_states_q
                                                       tester/M_states_q_glue_set
                                                       tester/M_states_q
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.392ns logic, 1.078ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_1/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[3]/CLK
  Logical resource: tester/M_ctr_q_3/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_4/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_5/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_6/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[7]/CLK
  Logical resource: tester/M_ctr_q_7/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_8/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_9/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_10/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[11]/CLK
  Logical resource: tester/M_ctr_q_11/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_12/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_13/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_14/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[15]/CLK
  Logical resource: tester/M_ctr_q_15/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_16/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_17/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_18/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[19]/CLK
  Logical resource: tester/M_ctr_q_19/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_20/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_21/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_22/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[23]/CLK
  Logical resource: tester/M_ctr_q_23/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_24/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_25/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_26/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[27]/CLK
  Logical resource: tester/M_ctr_q_27/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q[28]/CLK
  Logical resource: tester/M_ctr_q_28/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_states_q/CLK
  Logical resource: tester/M_states_q/CK
  Location pin: SLICE_X9Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 495 paths, 0 nets, and 93 connections

Design statistics:
   Minimum period:   3.394ns{1}   (Maximum frequency: 294.638MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 20 01:12:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



