// SPDX-License-Identifier: ISC
/*
 * Device Tree file for the Watchguard XTM21-W
 * firewall device.
 */

/dts-v1/;

#include "intel-ixp43x.dtsi"
#include <dt-bindings/input/input.h>

/ {
        model = "Watchguard XTM21W";
        compatible = "watchguard,xtm21w","intel,ixp43x";
        #address-cells = <1>;
        #size-cells = <1>;

        memory@0 {
                /*
                 * The Watchuard XTM21W has 256 MB of memory
                 */
                device_type = "memory";
                reg = <0x00000000 0x10000000>;
        };

        chosen {
                bootargs = "console=ttyS0,115200n8 rootwait";
                stdout-path = "uart0:115200n8";
        };

        aliases {
                serial0 = &uart0;
        };

        i2c {
            compatible = "i2c-gpio";
            /*
             * Watchguard vendor kernel used IRQ 5 for SDA and IRQ 4 for SCL
            */
            sda-gpios = <&gpio0 5 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
            scl-gpios = <&gpio0 4 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
            #address-cells = <1>;
            #size-cells = <0>;

            /* RTC: Seiko Instruments S-35390A */
            s35390a@30 {
                compatible = "sii,s35390a";
                reg = <0x30>;
            };
        };

        soc {
                gpio0: gpio@c8004000 {
                    compatible = "intel,ixp4xx-gpio";
                    reg = <0xc8004000 0x1000>;
                    gpio-controller;
                    #gpio-cells = <2>;
                    interrupt-controller;
                    #interrupt-cells = <2>;
                };

                interrupt-controller@c8003000 {
                        compatible = "intel,ixp43x-interrupt";
                };

                bus@c4000000 {
                        compatible = "intel,ixp43x-expansion-bus-controller", "syscon";
                        /* Uses at least up to 0x230 */
                        reg = <0xc4000000 0x1000>;

                        /* 16 MB NOR FLASH */
                        flash@0,0 {
                                compatible = "intel,ixp4xx-flash", "cfi-flash";
                                bank-width = <2>;
                                /* Enable writes on the expansion bus */
                                intel,ixp4xx-eb-write-enable = <1>;
                                /* 16 MB of Flash mapped in at CS0 */
                                reg = <0 0x00000000 0x1000000>;

                                partitions {
                                        compatible = "redboot-fis";
                                        /*
                                         * The stock Watchguard Redboot flash layout is staticly defined.
                                         * Running 'fis init' will setup 3 partitions with different erasebock sizes.
                                         * 0x000000000000-0x000000080000 : "RedBoot"
                                         * 0x0000000f0000-0x0000000ff000 : "FIS directory"
                                         * 0x0000000ff000-0x000000100000 : "RedBoot config"
                                         *
                                         * dev:  size   erasesize  name
                                         * mtd0: 00080000 00010000 "RedBoot"
                                         * mtd1: 0000f000 00008000 "FIS directory"
                                         * mtd2: 00001000 00004000 "RedBoot config"
                                         */
                                        fis-index-block = <0xf>;
                                };
                        };
                        /* Flash memory defined per-variant */
                        gpio-nand@1,0 {
                            /* Some designs have a NAND on CS1 enable it here if present */
                            status = "ok";

                            /*
                            * 
                            * 256MB of Samsung GPIO controlled SLC NAND 
                            * 
                            */
                            compatible = "gpio-control-nand";

                            /* Expansion bus set-up */
                            intel,ixp4xx-eb-t1 = <0>;
                            intel,ixp4xx-eb-t2 = <0>;
                            intel,ixp4xx-eb-t3 = <1>; // 1 cycle extra strobe phase
                            intel,ixp4xx-eb-t4 = <0>;
                            intel,ixp4xx-eb-t5 = <0>;
                            intel,ixp4xx-eb-cycle-type = <0>; // Intel cycle type
                            intel,ixp4xx-eb-byte-access-on-halfword = <0>;
                            intel,ixp4xx-eb-mux-address-and-data = <0>;
                            intel,ixp4xx-eb-ahb-split-transfers = <0>;
                            intel,ixp4xx-eb-write-enable = <1>;
                            intel,ixp4xx-eb-byte-access = <1>;

                            /* 512 bytes memory window */
                            reg = <1 0x00000000 0x200>;
                            nand-on-flash-bbt;
                            nand-ecc-mode = "soft_bch";
                            nand-ecc-step-size = <512>;
                            nand-ecc-strength = <4>;

                            #address-cells = <1>;
                            #size-cells = <1>;
                            gpios = <&gpio0  7 GPIO_ACTIVE_HIGH>,  /* RDY */
                                    <&gpio0 12 GPIO_ACTIVE_HIGH>,  /* nCE */
                                    <&gpio0  9 GPIO_ACTIVE_HIGH>,  /* ALE */
                                    <&gpio0  8 GPIO_ACTIVE_HIGH>,  /* CLE */
                                    <0>;                           /* nWP */

                            label = "ixp400 NAND";

                            partitions {
                                compatible = "fixed-partitions";
                                #address-cells = <1>;
                                #size-cells = <1>;

                                fs@0 {
                                    label = "ixp400 NAND FS 0";
                                    reg = <0x0 0x800000>;
                                };
                                fs@800000 {
                                    label = "ixp400 NAND FS 1";
                                    reg = <0x800000 0x0>;
                                };
                            };
                        };
                };

                pci@c0000000 {
                    status = "ok";
                    /*
                    * Watchguard kernel did apply the PCI prefetch workaround (eg hammering errata)
                    * -> PCI: IXP43x Richland silicon detected - PCI Non-Prefetch Workaround Enabled
                    * Hence we set it to ixp42x-pci compatible to enforce this, despite being ixp43x
                    * FIXME: This workaround may not be required ?
                    */
                    compatible = "intel,ixp42x-pci";
                    /*
                    * One slot only for WiFi
                    */
                    #interrupt-cells = <1>;
                    interrupt-map-mask = <0xf800 0 0 7>;
                    interrupt-map =
                    /* IDSEL 1 */
                    <0x8000 0 0 1 &gpio0 1  IRQ_TYPE_LEVEL_LOW>; /* INT A on slot 1 is irq 1 */
                };

       };
};
