git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-nios-timer.git f:/verilog_sva_gh_scraper/data/full_repos/211725709
git clone --depth 1 --no-tags https://github.com/blohmeier/ece_7387-labs-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/211382041
git clone --depth 1 --no-tags https://github.com/pythag/verilog_ws2811.git f:/verilog_sva_gh_scraper/data/full_repos/211634836
git clone --depth 1 --no-tags https://github.com/simratsandhu/Verilog-FSM-patterndetector.git f:/verilog_sva_gh_scraper/data/full_repos/216201500
git clone --depth 1 --no-tags https://github.com/YangZhi1/Auto-Checker.git f:/verilog_sva_gh_scraper/data/full_repos/214604784
git clone --depth 1 --no-tags https://github.com/simmubhangu/DWT_BSV.git f:/verilog_sva_gh_scraper/data/full_repos/217377826
git clone --depth 1 --no-tags https://github.com/asapjules/cscB58-Final-Project-wave-form-visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/216865455
git clone --depth 1 --no-tags https://github.com/falcon2212/MIPS-Processsor-NON-PIPELINED.git f:/verilog_sva_gh_scraper/data/full_repos/217681244
git clone --depth 1 --no-tags https://github.com/a-tran95/DAC8820EVM_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/217680254
git clone --depth 1 --no-tags https://github.com/CompArchFA19/hw4-miguelii44.git f:/verilog_sva_gh_scraper/data/full_repos/213732806
git clone --depth 1 --no-tags https://github.com/hobbitx/Processor_Ram.git f:/verilog_sva_gh_scraper/data/full_repos/215025125
git clone --depth 1 --no-tags https://github.com/yosephwordofa/The-Rebel-ALU-lliance.git f:/verilog_sva_gh_scraper/data/full_repos/213759066
git clone --depth 1 --no-tags https://github.com/chimuras/ballgame.git f:/verilog_sva_gh_scraper/data/full_repos/215944485
git clone --depth 1 --no-tags https://github.com/paressuex11/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/215770568
git clone --depth 1 --no-tags https://github.com/vkmanojk/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/213361049
git clone --depth 1 --no-tags https://github.com/eypidan/pipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/213377490
git clone --depth 1 --no-tags https://github.com/MaxPettit/ECEN2350_final.git f:/verilog_sva_gh_scraper/data/full_repos/213257028
git clone --depth 1 --no-tags https://github.com/nicoquinterosc/ArquitecturaDeComputadoras.git f:/verilog_sva_gh_scraper/data/full_repos/210678409
git clone --depth 1 --no-tags https://github.com/sreeragh-ar/Verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/217096779
git clone --depth 1 --no-tags https://github.com/SamWibatt/ProgLogLessons.git f:/verilog_sva_gh_scraper/data/full_repos/217122576
git clone --depth 1 --no-tags https://github.com/skifast/LC-3.git f:/verilog_sva_gh_scraper/data/full_repos/216741145
git clone --depth 1 --no-tags https://github.com/llewynhuang/UART.git f:/verilog_sva_gh_scraper/data/full_repos/214957548
git clone --depth 1 --no-tags https://github.com/finncrux/552-pj.git f:/verilog_sva_gh_scraper/data/full_repos/214699550
git clone --depth 1 --no-tags https://github.com/cinnamon-rolling/1D-mini-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/214579588
git clone --depth 1 --no-tags https://github.com/amanshreshtha1998/Beta-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/217073273
git clone --depth 1 --no-tags https://github.com/kawanon868/project_8FFT.srcs.git f:/verilog_sva_gh_scraper/data/full_repos/215436582
git clone --depth 1 --no-tags https://github.com/itba-electro3-2019/tpf-grupo-2.git f:/verilog_sva_gh_scraper/data/full_repos/212868791
git clone --depth 1 --no-tags https://github.com/drrojasb/ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/211584421
git clone --depth 1 --no-tags https://github.com/urmilmodi/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/214085869
git clone --depth 1 --no-tags https://github.com/MitchellX/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/211032627
git clone --depth 1 --no-tags https://github.com/ei0410/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/211878730
git clone --depth 1 --no-tags https://github.com/arefafzali/Regression_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/212629869
git clone --depth 1 --no-tags https://github.com/lizonghui/Flattened-Priority-Framework.git f:/verilog_sva_gh_scraper/data/full_repos/213289758
git clone --depth 1 --no-tags https://github.com/jsz160130/DigitalLogic-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/210444493
git clone --depth 1 --no-tags https://github.com/dnjsgus12321/EE312-.git f:/verilog_sva_gh_scraper/data/full_repos/210554622
git clone --depth 1 --no-tags https://github.com/mclindino/Fast-Adders-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/211918373
git clone --depth 1 --no-tags https://github.com/Antfortas31/50.004-FSMAdder.git f:/verilog_sva_gh_scraper/data/full_repos/214463061
git clone --depth 1 --no-tags https://github.com/roshankr1/Slot-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/214049201
git clone --depth 1 --no-tags https://github.com/stellaw1/211-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/214242747
git clone --depth 1 --no-tags https://github.com/mec391/pulseox.git f:/verilog_sva_gh_scraper/data/full_repos/211984939
git clone --depth 1 --no-tags https://github.com/erseverson2/IC.git f:/verilog_sva_gh_scraper/data/full_repos/215119536
git clone --depth 1 --no-tags https://github.com/BrandonMFong/MultiCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/215198985
git clone --depth 1 --no-tags https://github.com/tgfisher4/Minesweeper-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/213238591
git clone --depth 1 --no-tags https://github.com/kamaboko123/verilog-training.git f:/verilog_sva_gh_scraper/data/full_repos/212342024
git clone --depth 1 --no-tags https://github.com/vetlemt/DIC_project.git f:/verilog_sva_gh_scraper/data/full_repos/211118944
git clone --depth 1 --no-tags https://github.com/alex-baker-j/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/212420899
git clone --depth 1 --no-tags https://github.com/PedramBabakhani/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/216803232
git clone --depth 1 --no-tags https://github.com/Viniciuspsc/CPU-MIPS-RISC-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/216275871
git clone --depth 1 --no-tags https://github.com/Pronio/Arcade-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/216441569
git clone --depth 1 --no-tags https://github.com/palzhj/uFCv2.git f:/verilog_sva_gh_scraper/data/full_repos/216975827
git clone --depth 1 --no-tags https://github.com/TitanGuardian/cmc_CDL.git f:/verilog_sva_gh_scraper/data/full_repos/217515989
git clone --depth 1 --no-tags https://github.com/PrajwalShenoy/Final-Year-Project.git f:/verilog_sva_gh_scraper/data/full_repos/217516012
git clone --depth 1 --no-tags https://github.com/bikramjitnarwal/Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/210992790
git clone --depth 1 --no-tags https://github.com/Diogoalmeida96/SEC_85259.git f:/verilog_sva_gh_scraper/data/full_repos/210447129
git clone --depth 1 --no-tags https://github.com/JasonMillette/ECE473.git f:/verilog_sva_gh_scraper/data/full_repos/210686907
git clone --depth 1 --no-tags https://github.com/jopheno/JophArch-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/210615614
git clone --depth 1 --no-tags https://github.com/eliasvolonakis/Verilog-Piano-Tiles-Game.git f:/verilog_sva_gh_scraper/data/full_repos/210733421
git clone --depth 1 --no-tags https://github.com/Agronault/VerilogProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/210879802
git clone --depth 1 --no-tags https://github.com/psvkushal/EE2003_comporg.git f:/verilog_sva_gh_scraper/data/full_repos/211900853
git clone --depth 1 --no-tags https://github.com/taller-de-diseno-de-sistemas-digitales/Laboratoriio-4.git f:/verilog_sva_gh_scraper/data/full_repos/211909068
git clone --depth 1 --no-tags https://github.com/mfHarrison/CSIS220Tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/217905367
git clone --depth 1 --no-tags https://github.com/mrgucci1/systemsynth-BCDcounter.git f:/verilog_sva_gh_scraper/data/full_repos/214015871
git clone --depth 1 --no-tags https://github.com/i1i1/erric_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/213947378
git clone --depth 1 --no-tags https://github.com/starUnvs/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/214995020
git clone --depth 1 --no-tags https://github.com/sshubhi/Project-ISA_on_SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/215005233
git clone --depth 1 --no-tags https://github.com/Djawad-mdallahmari/TelemetreHDL.git f:/verilog_sva_gh_scraper/data/full_repos/214499211
git clone --depth 1 --no-tags https://github.com/HexDefenders/Application.git f:/verilog_sva_gh_scraper/data/full_repos/216428436
git clone --depth 1 --no-tags https://github.com/minam-git/led_blink.git f:/verilog_sva_gh_scraper/data/full_repos/216585717
git clone --depth 1 --no-tags https://github.com/GuoxinYin/ve270-introduction-to-logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/212204107
git clone --depth 1 --no-tags https://github.com/AJ-RR/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/216207656
git clone --depth 1 --no-tags https://github.com/mishpro/fpga_edu.git f:/verilog_sva_gh_scraper/data/full_repos/217697217
git clone --depth 1 --no-tags https://github.com/Cristianlopez0718/Pong-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/217894615
git clone --depth 1 --no-tags https://github.com/wthbea/CECS301.git f:/verilog_sva_gh_scraper/data/full_repos/212673547
git clone --depth 1 --no-tags https://github.com/derakhshani4476/Traffic-Light-Vrilog-.git f:/verilog_sva_gh_scraper/data/full_repos/212358920
git clone --depth 1 --no-tags https://github.com/David-Durst/Vivado2015_4.git f:/verilog_sva_gh_scraper/data/full_repos/214558501
git clone --depth 1 --no-tags https://github.com/sandyscoloski/Altera-DE0-VGA-example.git f:/verilog_sva_gh_scraper/data/full_repos/212239163
git clone --depth 1 --no-tags https://github.com/gustcar/verilog-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/212402462
git clone --depth 1 --no-tags https://github.com/PRC010101/cbox.git f:/verilog_sva_gh_scraper/data/full_repos/213266168
git clone --depth 1 --no-tags https://github.com/aniketphatak09/4-way-traffic-control-system.git f:/verilog_sva_gh_scraper/data/full_repos/213321149
git clone --depth 1 --no-tags https://github.com/yuyun-haha/VLSI_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/212953707
git clone --depth 1 --no-tags https://github.com/shirch/EntropyFilterHistogram.git f:/verilog_sva_gh_scraper/data/full_repos/213473956
git clone --depth 1 --no-tags https://github.com/BrandonMFong/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/214759367
git clone --depth 1 --no-tags https://github.com/feathertw/MazuV-debug-system.git f:/verilog_sva_gh_scraper/data/full_repos/211068411
git clone --depth 1 --no-tags https://github.com/chi-fan/RISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/211094396
git clone --depth 1 --no-tags https://github.com/MayBMore/Practice02.git f:/verilog_sva_gh_scraper/data/full_repos/210318446
git clone --depth 1 --no-tags https://github.com/MayBMore/Practice03.git f:/verilog_sva_gh_scraper/data/full_repos/211843037
git clone --depth 1 --no-tags https://github.com/fsaulo/elevator_controller.git f:/verilog_sva_gh_scraper/data/full_repos/212020337
git clone --depth 1 --no-tags https://github.com/davidodidi/ParityChecker.git f:/verilog_sva_gh_scraper/data/full_repos/210741431
git clone --depth 1 --no-tags https://github.com/petergust/axi2wb.git f:/verilog_sva_gh_scraper/data/full_repos/217118362
git clone --depth 1 --no-tags https://github.com/alsementsov/FishCounter.git f:/verilog_sva_gh_scraper/data/full_repos/215991791
git clone --depth 1 --no-tags https://github.com/AlessandroRomeo/isa.git f:/verilog_sva_gh_scraper/data/full_repos/216756991
git clone --depth 1 --no-tags https://github.com/CEFETTA/Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/216691435
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/OpenROAD.git f:/verilog_sva_gh_scraper/data/full_repos/218110222
git clone --depth 1 --no-tags https://github.com/YosysHQ/apicula.git f:/verilog_sva_gh_scraper/data/full_repos/223360084
git clone --depth 1 --no-tags https://github.com/lvd2/ay-3-8910_reverse_engineered.git f:/verilog_sva_gh_scraper/data/full_repos/222323004
git clone --depth 1 --no-tags https://github.com/chipsalliance/yosys-f4pga-plugins.git f:/verilog_sva_gh_scraper/data/full_repos/220229160
git clone --depth 1 --no-tags https://github.com/OpenCAPI/oc-accel.git f:/verilog_sva_gh_scraper/data/full_repos/218463548
git clone --depth 1 --no-tags https://github.com/VenciFreeman/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/224599481
git clone --depth 1 --no-tags https://github.com/UofT-HPRC/fpga-bpf.git f:/verilog_sva_gh_scraper/data/full_repos/219316867
git clone --depth 1 --no-tags https://github.com/olofk/observer.git f:/verilog_sva_gh_scraper/data/full_repos/219863770
