5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (block1.vcd) 2 -o (block1.cdd) 2 -v (block1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 block1.v 1 24 1
2 1 1 6 90009 2 100c 0 0 1 1 a
2 2 29 6 90009 5 100a 1 0 1 18 0 1 0 0 0 0
2 3 3d 7 20006 2 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 4 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 4 1070008 1 0 0 0 1 17 0 1 0 0 1 0
4 2 6 9 1 3 0 2
4 3 7 2 6 2 0 2
3 1 main.foo "main.foo" 0 block1.v 7 10 1
2 4 1 8 80008 2 100c 0 0 1 1 a
2 5 1 8 30003 0 1410 0 0 1 1 b
2 6 37 8 30008 2 1e 4 5
2 7 1 9 80008 2 100c 0 0 1 1 a
2 8 1b 9 70007 2 100c 7 0 1 18 0 1 1 1 0 0
2 9 1 9 30003 0 1410 0 0 1 1 c
2 10 37 9 30008 2 1e 8 9
4 6 8 3 11 10 10 6
4 10 9 3 0 0 0 6
3 1 main.$u0 "main.$u0" 0 block1.v 0 22 1
