# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project I2S
# Compile of FIFOs.sv was successful with warnings.
# Compile of freq_divider.sv was successful with warnings.
# Compile of package.sv was successful.
# Compile of Reg_Interface.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tbench
# vsim -voptargs="+acc" work.tbench 
# Start time: 20:21:50 on Jul 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/greg/Documents/I2S_transceiver/freq_divider.sv(62): (vopt-13314) Defaulting port 'OP' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/greg/Documents/I2S_transceiver/freq_divider.sv(79): (vopt-13314) Defaulting port 'OP' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.ctrl_pkg(fast)
# Loading work.freq_divider_sv_unit(fast)
# Loading work.tbench(fast)
# Loading work.ws_gen(fast)
# Loading work.ws_tracker(fast)
add wave -r sim:/tbench/*
run
run
run
# End time: 23:57:04 on Jul 13,2022, Elapsed time: 3:35:14
# Errors: 0, Warnings: 4
