#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\easyeda-data\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\easyeda-data\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\easyeda-data\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\easyeda-data\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\easyeda-data\iverilog\lib\ivl\va_math.vpi";
S_00000217a41adb80 .scope module, "pwm_driver_tb" "pwm_driver_tb" 2 3;
 .timescale -9 -12;
v00000217a41f2710_0 .var "clk", 0 0;
v00000217a41f27b0_0 .var "duty_cycle", 7 0;
v00000217a41f2850_0 .var/i "errors", 31 0;
v00000217a41f29e0_0 .var/i "i", 31 0;
v00000217a41f3700_0 .net "pwm_out", 0 0, v00000217a41f25d0_0;  1 drivers
v00000217a41f3020_0 .var "rst", 0 0;
S_00000217a41add10 .scope task, "check_duty_cycle" "check_duty_cycle" 2 56, 2 56 0, S_00000217a41adb80;
 .timescale -9 -12;
v00000217a41c33e0_0 .var "expected_duty", 7 0;
v00000217a41aacb0_0 .var/i "high_time", 31 0;
v00000217a41adea0_0 .var/i "total_time", 31 0;
E_00000217a41e5ef0 .event posedge, v00000217a41adf40_0;
TD_pwm_driver_tb.check_duty_cycle ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a41aacb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a41adea0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000217a41e5ef0;
    %load/vec4 v00000217a41f3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000217a41aacb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217a41aacb0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000217a41adea0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217a41adea0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %load/vec4 v00000217a41aacb0_0;
    %load/vec4 v00000217a41c33e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/ne;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000217a41c33e0_0;
    %pad/u 32;
    %muli 100, 0, 32;
    %pushi/vec4 255, 0, 32;
    %div;
    %load/vec4 v00000217a41aacb0_0;
    %muli 100, 0, 32;
    %load/vec4 v00000217a41adea0_0;
    %div/s;
    %vpi_call 2 68 "$display", "Error: Incorrect duty cycle. Expected %d%%, got %d%%", S<1,vec4,u32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000217a41f2850_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217a41f2850_0, 0, 32;
T_0.4 ;
    %end;
S_00000217a41abae0 .scope module, "uut" "pwm_driver" 2 10, 3 1 0, S_00000217a41adb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "duty_cycle";
    .port_info 3 /OUTPUT 1 "pwm_out";
v00000217a41adf40_0 .net "clk", 0 0, v00000217a41f2710_0;  1 drivers
v00000217a41abc70_0 .var "counter", 7 0;
v00000217a41abd10_0 .var "cycle", 7 0;
v00000217a41f2530_0 .net "duty_cycle", 7 0, v00000217a41f27b0_0;  1 drivers
v00000217a41f25d0_0 .var "pwm_out", 0 0;
v00000217a41f2670_0 .net "rst", 0 0, v00000217a41f3020_0;  1 drivers
E_00000217a41e5cb0 .event posedge, v00000217a41f2670_0, v00000217a41adf40_0;
E_00000217a41e5af0 .event anyedge, v00000217a41f2530_0;
    .scope S_00000217a41abae0;
T_1 ;
    %wait E_00000217a41e5af0;
    %load/vec4 v00000217a41f2530_0;
    %cvt/rv;
    %pushi/real 1369020825, 4068; load=5.10000
    %pushi/real 2516582, 4046; load=5.10000
    %add/wr;
    %div/wr;
    %cvt/vr 8;
    %store/vec4 v00000217a41abd10_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000217a41abae0;
T_2 ;
    %wait E_00000217a41e5cb0;
    %load/vec4 v00000217a41f2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a41f25d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000217a41abc70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000217a41abc70_0;
    %cmpi/u 50, 0, 8;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v00000217a41abc70_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000217a41abc70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000217a41abc70_0, 0;
T_2.3 ;
    %load/vec4 v00000217a41abc70_0;
    %load/vec4 v00000217a41abd10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v00000217a41f25d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000217a41adb80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a41f2850_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00000217a41adb80;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v00000217a41f2710_0;
    %inv;
    %store/vec4 v00000217a41f2710_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000217a41adb80;
T_5 ;
    %vpi_call 2 25 "$dumpfile", "pwm_driver_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000217a41adb80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217a41f2710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217a41f3020_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a41f27b0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217a41f3020_0, 0, 1;
    %load/vec4 v00000217a41f3700_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 35 "$display", "Error: PWM output not reset properly" {0 0 0};
    %load/vec4 v00000217a41f2850_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217a41f2850_0, 0, 32;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a41f29e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000217a41f29e0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v00000217a41f29e0_0;
    %pad/s 8;
    %store/vec4 v00000217a41f27b0_0, 0, 8;
    %delay 2000000, 0;
    %load/vec4 v00000217a41f29e0_0;
    %pad/s 8;
    %store/vec4 v00000217a41c33e0_0, 0, 8;
    %fork TD_pwm_driver_tb.check_duty_cycle, S_00000217a41add10;
    %join;
    %load/vec4 v00000217a41f29e0_0;
    %addi 30, 0, 32;
    %store/vec4 v00000217a41f29e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v00000217a41f2850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %vpi_call 2 48 "$display", "All tests passed successfully!" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 50 "$display", "Tests completed with %d errors.", v00000217a41f2850_0 {0 0 0};
T_5.5 ;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\ajkou\OneDrive\Desktop\verilog_basics\RGB_Mixer\pwm_verification.sv";
    "./pwm_driver.sv";
