<map id="lib/Target/AMDGPU/SIRegisterInfo.h" name="lib/Target/AMDGPU/SIRegisterInfo.h">
<area shape="rect" id="node2" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="4857,95,5039,136"/>
<area shape="rect" id="node5" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="280,363,509,404"/>
<area shape="rect" id="node6" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="783,363,1009,404"/>
<area shape="rect" id="node8" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="534,363,759,404"/>
<area shape="rect" id="node13" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="2087,363,2337,404"/>
<area shape="rect" id="node15" href="$GCNHazardRecognizer_8cpp.html" title="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp" alt="" coords="8474,363,8689,404"/>
<area shape="rect" id="node18" href="$GCNRegPressure_8cpp.html" title="lib/Target/AMDGPU/GCNReg\lPressure.cpp" alt="" coords="9016,363,9213,404"/>
<area shape="rect" id="node19" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="2591,363,2801,404"/>
<area shape="rect" id="node21" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="8713,370,8991,397"/>
<area shape="rect" id="node24" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled..." alt="" coords="1236,363,1423,404"/>
<area shape="rect" id="node25" href="$SIFrameLowering_8cpp.html" title="lib/Target/AMDGPU/SIFrame\lLowering.cpp" alt="" coords="1447,363,1641,404"/>
<area shape="rect" id="node27" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1665,363,1855,404"/>
<area shape="rect" id="node28" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1879,363,2062,404"/>
<area shape="rect" id="node29" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1033,363,1212,404"/>
<area shape="rect" id="node30" href="$SILoadStoreOptimizer_8cpp.html" title="lib/Target/AMDGPU/SILoad\lStoreOptimizer.cpp" alt="" coords="9237,363,9421,404"/>
<area shape="rect" id="node34" href="$SIMachineFunctionInfo_8cpp.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.cpp" alt="" coords="2361,363,2567,404"/>
<area shape="rect" id="node39" href="$SIPeepholeSDWA_8cpp.html" title="lib/Target/AMDGPU/SIPeephole\lSDWA.cpp" alt="" coords="9445,363,9656,404"/>
<area shape="rect" id="node40" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers. " alt="" coords="2825,363,3047,404"/>
<area shape="rect" id="node41" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="3380,363,3585,404"/>
<area shape="rect" id="node44" href="$SIMachineFunctionInfo_8h.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.h" alt="" coords="2612,273,2817,315"/>
<area shape="rect" id="node45" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="5,363,256,404"/>
<area shape="rect" id="node48" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface. " alt="" coords="5624,273,5829,315"/>
<area shape="rect" id="node50" href="$AMDGPUArgumentUsageInfo_8cpp.html" title="lib/Target/AMDGPU/AMDGPUArgument\lUsageInfo.cpp" alt="" coords="6968,95,7227,136"/>
<area shape="rect" id="node3" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="1211,184,1389,225"/>
<area shape="rect" id="node4" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="4565,281,4835,307"/>
<area shape="rect" id="node9" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="3610,363,3835,404"/>
<area shape="rect" id="node10" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="5451,363,5701,404"/>
<area shape="rect" id="node11" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="5726,363,5965,404"/>
<area shape="rect" id="node12" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="5989,363,6235,404"/>
<area shape="rect" id="node14" href="$GCNDPPCombine_8cpp.html" title="lib/Target/AMDGPU/GCNDPPCombine.cpp" alt="" coords="6259,370,6538,397"/>
<area shape="rect" id="node16" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="3859,370,4141,397"/>
<area shape="rect" id="node17" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="4165,363,4363,404"/>
<area shape="rect" id="node20" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="6562,370,6809,397"/>
<area shape="rect" id="node22" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies. " alt="" coords="6833,370,7111,397"/>
<area shape="rect" id="node23" href="$SIFoldOperands_8cpp.html" title="lib/Target/AMDGPU/SIFold\lOperands.cpp" alt="" coords="4387,363,4568,404"/>
<area shape="rect" id="node26" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="4592,363,4781,404"/>
<area shape="rect" id="node31" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="7135,363,7326,404"/>
<area shape="rect" id="node32" href="$SILowerI1Copies_8cpp.html" title="lib/Target/AMDGPU/SILower\lI1Copies.cpp" alt="" coords="7350,363,7541,404"/>
<area shape="rect" id="node33" href="$SILowerSGPRSpills_8cpp.html" title="lib/Target/AMDGPU/SILower\lSGPRSpills.cpp" alt="" coords="4806,363,4997,404"/>
<area shape="rect" id="node35" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model. " alt="" coords="7565,363,7768,404"/>
<area shape="rect" id="node36" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required. " alt="" coords="5021,363,5209,404"/>
<area shape="rect" id="node37" href="$SIOptimizeExecMasking_8cpp.html" title="lib/Target/AMDGPU/SIOptimize\lExecMasking.cpp" alt="" coords="7792,363,8000,404"/>
<area shape="rect" id="node38" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass removes redundant S_OR_B64 instructions enabling lanes in the exec. " alt="" coords="8024,363,8232,404"/>
<area shape="rect" id="node42" href="$SIShrinkInstructions_8cpp.html" title="lib/Target/AMDGPU/SIShrink\lInstructions.cpp" alt="" coords="8257,363,8450,404"/>
<area shape="rect" id="node43" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..." alt="" coords="5233,363,5426,404"/>
<area shape="rect" id="node46" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU. " alt="" coords="5011,184,5266,225"/>
<area shape="rect" id="node47" href="$SIMachineScheduler_8h.html" title="SI Machine Scheduler interface. " alt="" coords="5624,184,5829,225"/>
<area shape="rect" id="node49" href="$AMDGPUAsmParser_8cpp.html" title="lib/Target/AMDGPU/AsmParser\l/AMDGPUAsmParser.cpp" alt="" coords="5392,184,5600,225"/>
<area shape="rect" id="node7" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer. " alt="" coords="3071,363,3355,404"/>
</map>
