    INFO - Starting synthesis for configs:
    INFO - 	suites/All/All_lut_rs_abc_a21
    INFO - Output directory - /home/users/aram/Workspace/yosys_verific_rs/result_15-02-2022T10-35-11
    INFO - Running synthesis for All_lut_rs_abc_a21 config
    INFO - Starting synthesis run of des_ao for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of iir for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_max for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of cavlc for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_reg_max for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of mac_16 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_tc1 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of mc for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of spi for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of s38584 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of systemcdes for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of usbf for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of IR_Remote for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of wb_conmax for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_128 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of i2c_master for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of dma for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of wb_dma for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_columns for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_64 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_max for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of bin2seven for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of cf_rca_16 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of conv2d for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of counter120bitx5 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of des_perf for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_64 for configuration All_lut_rs_abc_a21 in 2.392116069793701 seconds.
    INFO - Starting synthesis run of multiplier_8bit for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_a21 in 3.49275279045105 seconds.
    INFO - Starting synthesis run of osc_alu for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of i2c_master for configuration All_lut_rs_abc_a21 in 3.5707812309265137 seconds.
    INFO - Starting synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_a21 in 4.160881757736206 seconds.
    INFO - Starting synthesis run of smithwaterman for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_128 for configuration All_lut_rs_abc_a21 in 4.434256076812744 seconds.
    INFO - Starting synthesis run of spi_master_top for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of multiplier_8bit for configuration All_lut_rs_abc_a21 in 3.3711884021759033 seconds.
    INFO - Starting synthesis run of top_120_13 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_max for configuration All_lut_rs_abc_a21 in 6.323981761932373 seconds.
    INFO - Starting synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of spi_master_top for configuration All_lut_rs_abc_a21 in 2.6231844425201416 seconds.
    INFO - Starting synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of mac_16 for configuration All_lut_rs_abc_a21 in 7.7218852043151855 seconds.
    INFO - Starting synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of IR_Remote for configuration All_lut_rs_abc_a21 in 8.79206657409668 seconds.
    INFO - Starting synthesis run of b04 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b04 for configuration All_lut_rs_abc_a21 in 1.6732666492462158 seconds.
    INFO - Starting synthesis run of b05 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of counter120bitx5 for configuration All_lut_rs_abc_a21 in 11.55679702758789 seconds.
    INFO - Starting synthesis run of b11 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of top_120_13 for configuration All_lut_rs_abc_a21 in 6.100270748138428 seconds.
    INFO - Starting synthesis run of b12 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_columns for configuration All_lut_rs_abc_a21 in 12.061965942382812 seconds.
    INFO - Starting synthesis run of b14 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of spi for configuration All_lut_rs_abc_a21 in 12.721192836761475 seconds.
    INFO - Starting synthesis run of b15 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of osc_alu for configuration All_lut_rs_abc_a21 in 9.894572973251343 seconds.
    INFO - Successfully completed synthesis run of bin2seven for configuration All_lut_rs_abc_a21 in 13.404648780822754 seconds.
    INFO - Starting synthesis run of b17 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of b18 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b11 for configuration All_lut_rs_abc_a21 in 2.3449320793151855 seconds.
    INFO - Starting synthesis run of b20 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b05 for configuration All_lut_rs_abc_a21 in 3.5292255878448486 seconds.
    INFO - Starting synthesis run of b21 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of des_ao for configuration All_lut_rs_abc_a21 in 15.493347644805908 seconds.
    INFO - Starting synthesis run of b22 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_a21 in 9.344136476516724 seconds.
    INFO - Starting synthesis run of adder for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_a21 in 17.798866510391235 seconds.
    INFO - Starting synthesis run of arbiter for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of wb_dma for configuration All_lut_rs_abc_a21 in 18.851133108139038 seconds.
    INFO - Starting synthesis run of bar for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b12 for configuration All_lut_rs_abc_a21 in 7.020028829574585 seconds.
    INFO - Starting synthesis run of i2c for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_reg_max for configuration All_lut_rs_abc_a21 in 19.07919406890869 seconds.
    INFO - Starting synthesis run of log2 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_a21 in 15.597751379013062 seconds.
    INFO - Starting synthesis run of max for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_tc1 for configuration All_lut_rs_abc_a21 in 21.59845232963562 seconds.
    INFO - Starting synthesis run of mem_ctrl for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_a21 in 21.988590478897095 seconds.
    INFO - Starting synthesis run of multiplier for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_max for configuration All_lut_rs_abc_a21 in 22.655261754989624 seconds.
    INFO - Successfully completed synthesis run of adder for configuration All_lut_rs_abc_a21 in 6.299786567687988 seconds.
    INFO - Successfully completed synthesis run of i2c for configuration All_lut_rs_abc_a21 in 6.223276376724243 seconds.
    INFO - Successfully completed synthesis run of systemcdes for configuration All_lut_rs_abc_a21 in 26.014354944229126 seconds.
    INFO - Successfully completed synthesis run of iir for configuration All_lut_rs_abc_a21 in 30.84389066696167 seconds.
    INFO - Successfully completed synthesis run of cavlc for configuration All_lut_rs_abc_a21 in 31.543986082077026 seconds.
    INFO - Successfully completed synthesis run of bar for configuration All_lut_rs_abc_a21 in 19.725325345993042 seconds.
    INFO - Successfully completed synthesis run of max for configuration All_lut_rs_abc_a21 in 20.746609687805176 seconds.
    INFO - Successfully completed synthesis run of mc for configuration All_lut_rs_abc_a21 in 43.0840482711792 seconds.
    INFO - Successfully completed synthesis run of usbf for configuration All_lut_rs_abc_a21 in 43.20839762687683 seconds.
    INFO - Successfully completed synthesis run of b14 for configuration All_lut_rs_abc_a21 in 33.280524492263794 seconds.
    INFO - Successfully completed synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_a21 in 52.68433094024658 seconds.
    INFO - Successfully completed synthesis run of conv2d for configuration All_lut_rs_abc_a21 in 59.36157727241516 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_a21 in 58.95761799812317 seconds.
    INFO - Successfully completed synthesis run of b15 for configuration All_lut_rs_abc_a21 in 58.76930379867554 seconds.
    INFO - Successfully completed synthesis run of cf_rca_16 for configuration All_lut_rs_abc_a21 in 72.17664408683777 seconds.
    INFO - Successfully completed synthesis run of dma for configuration All_lut_rs_abc_a21 in 85.56663417816162 seconds.
    INFO - Successfully completed synthesis run of b21 for configuration All_lut_rs_abc_a21 in 73.4680905342102 seconds.
    INFO - Successfully completed synthesis run of des_perf for configuration All_lut_rs_abc_a21 in 89.43437242507935 seconds.
    INFO - Successfully completed synthesis run of b20 for configuration All_lut_rs_abc_a21 in 81.80105495452881 seconds.
    INFO - Successfully completed synthesis run of s38584 for configuration All_lut_rs_abc_a21 in 96.90547919273376 seconds.
    INFO - Successfully completed synthesis run of b22 for configuration All_lut_rs_abc_a21 in 124.78914976119995 seconds.
    INFO - Successfully completed synthesis run of wb_conmax for configuration All_lut_rs_abc_a21 in 165.90569806098938 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_a21 in 166.35502314567566 seconds.
    INFO - Successfully completed synthesis run of b17 for configuration All_lut_rs_abc_a21 in 209.12665629386902 seconds.
    INFO - Successfully completed synthesis run of arbiter for configuration All_lut_rs_abc_a21 in 228.97100067138672 seconds.
    INFO - Successfully completed synthesis run of multiplier for configuration All_lut_rs_abc_a21 in 274.99679231643677 seconds.
    INFO - Successfully completed synthesis run of mem_ctrl for configuration All_lut_rs_abc_a21 in 329.29675245285034 seconds.
    INFO - Successfully completed synthesis run of log2 for configuration All_lut_rs_abc_a21 in 425.50338315963745 seconds.
    INFO - Successfully completed synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_a21 in 499.8615605831146 seconds.
    INFO - Successfully completed synthesis run of b18 for configuration All_lut_rs_abc_a21 in 744.3688073158264 seconds.
    INFO - Successfully completed synthesis run of smithwaterman for configuration All_lut_rs_abc_a21 in 1860.1375958919525 seconds.
    INFO - Finished synthesis for All_lut_rs_abc_a21 config in 1864.4800174236298 seconds
    INFO - Synthesis run completed in 5285.566535711288 seconds.
