/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* d */
#define d_0_DRIVEMODE CY_GPIO_DM_STRONG
#define d_0_INBUF_ENABLED 1u
#define d_0_INIT_DRIVESTATE 1u
#define d_0_INIT_MUXSEL 2u
#define d_0_INPUT_SYNC 2u
#define d_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_0_NUM 0u
#define d_0_PORT GPIO_PRT9
#define d_0_SLEWRATE CY_GPIO_SLEW_FAST
#define d_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_1_DRIVEMODE CY_GPIO_DM_STRONG
#define d_1_INBUF_ENABLED 1u
#define d_1_INIT_DRIVESTATE 1u
#define d_1_INIT_MUXSEL 2u
#define d_1_INPUT_SYNC 2u
#define d_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_1_NUM 1u
#define d_1_PORT GPIO_PRT9
#define d_1_SLEWRATE CY_GPIO_SLEW_FAST
#define d_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_2_DRIVEMODE CY_GPIO_DM_STRONG
#define d_2_INBUF_ENABLED 1u
#define d_2_INIT_DRIVESTATE 1u
#define d_2_INIT_MUXSEL 2u
#define d_2_INPUT_SYNC 2u
#define d_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_2_NUM 2u
#define d_2_PORT GPIO_PRT9
#define d_2_SLEWRATE CY_GPIO_SLEW_FAST
#define d_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_3_DRIVEMODE CY_GPIO_DM_STRONG
#define d_3_INBUF_ENABLED 1u
#define d_3_INIT_DRIVESTATE 1u
#define d_3_INIT_MUXSEL 2u
#define d_3_INPUT_SYNC 2u
#define d_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_3_NUM 4u
#define d_3_PORT GPIO_PRT9
#define d_3_SLEWRATE CY_GPIO_SLEW_FAST
#define d_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_4_DRIVEMODE CY_GPIO_DM_STRONG
#define d_4_INBUF_ENABLED 1u
#define d_4_INIT_DRIVESTATE 1u
#define d_4_INIT_MUXSEL 2u
#define d_4_INPUT_SYNC 2u
#define d_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_4_NUM 5u
#define d_4_PORT GPIO_PRT9
#define d_4_SLEWRATE CY_GPIO_SLEW_FAST
#define d_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_5_DRIVEMODE CY_GPIO_DM_STRONG
#define d_5_INBUF_ENABLED 1u
#define d_5_INIT_DRIVESTATE 1u
#define d_5_INIT_MUXSEL 2u
#define d_5_INPUT_SYNC 2u
#define d_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_5_NUM 2u
#define d_5_PORT GPIO_PRT0
#define d_5_SLEWRATE CY_GPIO_SLEW_FAST
#define d_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_6_DRIVEMODE CY_GPIO_DM_STRONG
#define d_6_INBUF_ENABLED 1u
#define d_6_INIT_DRIVESTATE 1u
#define d_6_INIT_MUXSEL 2u
#define d_6_INPUT_SYNC 2u
#define d_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_6_NUM 0u
#define d_6_PORT GPIO_PRT13
#define d_6_SLEWRATE CY_GPIO_SLEW_FAST
#define d_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_7_DRIVEMODE CY_GPIO_DM_STRONG
#define d_7_INBUF_ENABLED 1u
#define d_7_INIT_DRIVESTATE 1u
#define d_7_INIT_MUXSEL 2u
#define d_7_INPUT_SYNC 2u
#define d_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_7_NUM 1u
#define d_7_PORT GPIO_PRT13
#define d_7_SLEWRATE CY_GPIO_SLEW_FAST
#define d_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_c_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define d_c_0_INBUF_ENABLED 0u
#define d_c_0_INIT_DRIVESTATE 1u
#define d_c_0_INIT_MUXSEL 3u
#define d_c_0_INPUT_SYNC 2u
#define d_c_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_c_0_NUM 1u
#define d_c_0_PORT GPIO_PRT12
#define d_c_0_SLEWRATE CY_GPIO_SLEW_FAST
#define d_c_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_c_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define d_c_INBUF_ENABLED 0u
#define d_c_INIT_DRIVESTATE 1u
#define d_c_INIT_MUXSEL 3u
#define d_c_INPUT_SYNC 2u
#define d_c_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_c_NUM 1u
#define d_c_PORT GPIO_PRT12
#define d_c_SLEWRATE CY_GPIO_SLEW_FAST
#define d_c_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* INP */
#define INP_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define INP_0_INBUF_ENABLED 0u
#define INP_0_INIT_DRIVESTATE 1u
#define INP_0_INIT_MUXSEL 4u
#define INP_0_INPUT_SYNC 2u
#define INP_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define INP_0_NUM 7u
#define INP_0_PORT GPIO_PRT13
#define INP_0_SLEWRATE CY_GPIO_SLEW_FAST
#define INP_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define INP_DRIVEMODE CY_GPIO_DM_ANALOG
#define INP_INBUF_ENABLED 0u
#define INP_INIT_DRIVESTATE 1u
#define INP_INIT_MUXSEL 4u
#define INP_INPUT_SYNC 2u
#define INP_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define INP_NUM 7u
#define INP_PORT GPIO_PRT13
#define INP_SLEWRATE CY_GPIO_SLEW_FAST
#define INP_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* nrd */
#define nrd_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nrd_0_INBUF_ENABLED 0u
#define nrd_0_INIT_DRIVESTATE 1u
#define nrd_0_INIT_MUXSEL 3u
#define nrd_0_INPUT_SYNC 2u
#define nrd_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nrd_0_NUM 3u
#define nrd_0_PORT GPIO_PRT12
#define nrd_0_SLEWRATE CY_GPIO_SLEW_FAST
#define nrd_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define nrd_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nrd_INBUF_ENABLED 0u
#define nrd_INIT_DRIVESTATE 1u
#define nrd_INIT_MUXSEL 3u
#define nrd_INPUT_SYNC 2u
#define nrd_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nrd_NUM 3u
#define nrd_PORT GPIO_PRT12
#define nrd_SLEWRATE CY_GPIO_SLEW_FAST
#define nrd_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* nwr */
#define nwr_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nwr_0_INBUF_ENABLED 0u
#define nwr_0_INIT_DRIVESTATE 1u
#define nwr_0_INIT_MUXSEL 3u
#define nwr_0_INPUT_SYNC 2u
#define nwr_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nwr_0_NUM 0u
#define nwr_0_PORT GPIO_PRT12
#define nwr_0_SLEWRATE CY_GPIO_SLEW_FAST
#define nwr_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define nwr_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nwr_INBUF_ENABLED 0u
#define nwr_INIT_DRIVESTATE 1u
#define nwr_INIT_MUXSEL 3u
#define nwr_INPUT_SYNC 2u
#define nwr_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nwr_NUM 0u
#define nwr_PORT GPIO_PRT12
#define nwr_SLEWRATE CY_GPIO_SLEW_FAST
#define nwr_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* BLUE */
#define BLUE_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define BLUE_0_INBUF_ENABLED 0u
#define BLUE_0_INIT_DRIVESTATE 0u
#define BLUE_0_INIT_MUXSEL 0u
#define BLUE_0_INPUT_SYNC 2u
#define BLUE_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define BLUE_0_NUM 1u
#define BLUE_0_PORT GPIO_PRT11
#define BLUE_0_SLEWRATE CY_GPIO_SLEW_FAST
#define BLUE_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define BLUE_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define BLUE_INBUF_ENABLED 0u
#define BLUE_INIT_DRIVESTATE 0u
#define BLUE_INIT_MUXSEL 0u
#define BLUE_INPUT_SYNC 2u
#define BLUE_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define BLUE_NUM 1u
#define BLUE_PORT GPIO_PRT11
#define BLUE_SLEWRATE CY_GPIO_SLEW_FAST
#define BLUE_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UF_LED */
#define UF_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UF_LED_0_INBUF_ENABLED 0u
#define UF_LED_0_INIT_DRIVESTATE 0u
#define UF_LED_0_INIT_MUXSEL 0u
#define UF_LED_0_INPUT_SYNC 2u
#define UF_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UF_LED_0_NUM 3u
#define UF_LED_0_PORT GPIO_PRT6
#define UF_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UF_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UF_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UF_LED_INBUF_ENABLED 0u
#define UF_LED_INIT_DRIVESTATE 0u
#define UF_LED_INIT_MUXSEL 0u
#define UF_LED_INPUT_SYNC 2u
#define UF_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UF_LED_NUM 3u
#define UF_LED_PORT GPIO_PRT6
#define UF_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define UF_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* WHITE_LED */
#define WHITE_LED_0_DRIVEMODE CY_GPIO_DM_PULLUP_DOWN_IN_OFF
#define WHITE_LED_0_INBUF_ENABLED 0u
#define WHITE_LED_0_INIT_DRIVESTATE 1u
#define WHITE_LED_0_INIT_MUXSEL 0u
#define WHITE_LED_0_INPUT_SYNC 2u
#define WHITE_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WHITE_LED_0_NUM 6u
#define WHITE_LED_0_PORT GPIO_PRT13
#define WHITE_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define WHITE_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define WHITE_LED_DRIVEMODE CY_GPIO_DM_PULLUP_DOWN_IN_OFF
#define WHITE_LED_INBUF_ENABLED 0u
#define WHITE_LED_INIT_DRIVESTATE 1u
#define WHITE_LED_INIT_MUXSEL 0u
#define WHITE_LED_INPUT_SYNC 2u
#define WHITE_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WHITE_LED_NUM 6u
#define WHITE_LED_PORT GPIO_PRT13
#define WHITE_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define WHITE_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Rx */
#define CapSense_Rx_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Rx_0_INBUF_ENABLED 0u
#define CapSense_Rx_0_INIT_DRIVESTATE 1u
#define CapSense_Rx_0_INIT_MUXSEL 4u
#define CapSense_Rx_0_INPUT_SYNC 2u
#define CapSense_Rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Rx_0_NUM 1u
#define CapSense_Rx_0_PORT GPIO_PRT8
#define CapSense_Rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Rx_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Rx_1_INBUF_ENABLED 0u
#define CapSense_Rx_1_INIT_DRIVESTATE 1u
#define CapSense_Rx_1_INIT_MUXSEL 4u
#define CapSense_Rx_1_INPUT_SYNC 2u
#define CapSense_Rx_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Rx_1_NUM 2u
#define CapSense_Rx_1_PORT GPIO_PRT8
#define CapSense_Rx_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Rx_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Tx */
#define CapSense_Tx_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Tx_0_INBUF_ENABLED 0u
#define CapSense_Tx_0_INIT_DRIVESTATE 1u
#define CapSense_Tx_0_INIT_MUXSEL 0u
#define CapSense_Tx_0_INPUT_SYNC 2u
#define CapSense_Tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Tx_0_NUM 0u
#define CapSense_Tx_0_PORT GPIO_PRT1
#define CapSense_Tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Tx_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Tx_INBUF_ENABLED 0u
#define CapSense_Tx_INIT_DRIVESTATE 1u
#define CapSense_Tx_INIT_MUXSEL 0u
#define CapSense_Tx_INPUT_SYNC 2u
#define CapSense_Tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Tx_NUM 0u
#define CapSense_Tx_PORT GPIO_PRT1
#define CapSense_Tx_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LCD_RESET_N */
#define LCD_RESET_N_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LCD_RESET_N_0_INBUF_ENABLED 0u
#define LCD_RESET_N_0_INIT_DRIVESTATE 0u
#define LCD_RESET_N_0_INIT_MUXSEL 0u
#define LCD_RESET_N_0_INPUT_SYNC 2u
#define LCD_RESET_N_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LCD_RESET_N_0_NUM 2u
#define LCD_RESET_N_0_PORT GPIO_PRT12
#define LCD_RESET_N_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LCD_RESET_N_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LCD_RESET_N_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LCD_RESET_N_INBUF_ENABLED 0u
#define LCD_RESET_N_INIT_DRIVESTATE 0u
#define LCD_RESET_N_INIT_MUXSEL 0u
#define LCD_RESET_N_INPUT_SYNC 2u
#define LCD_RESET_N_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LCD_RESET_N_NUM 2u
#define LCD_RESET_N_PORT GPIO_PRT12
#define LCD_RESET_N_SLEWRATE CY_GPIO_SLEW_FAST
#define LCD_RESET_N_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_CintA */
#define CapSense_CintA_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintA_0_INBUF_ENABLED 0u
#define CapSense_CintA_0_INIT_DRIVESTATE 1u
#define CapSense_CintA_0_INIT_MUXSEL 0u
#define CapSense_CintA_0_INPUT_SYNC 2u
#define CapSense_CintA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintA_0_NUM 1u
#define CapSense_CintA_0_PORT GPIO_PRT7
#define CapSense_CintA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_CintA_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintA_INBUF_ENABLED 0u
#define CapSense_CintA_INIT_DRIVESTATE 1u
#define CapSense_CintA_INIT_MUXSEL 0u
#define CapSense_CintA_INPUT_SYNC 2u
#define CapSense_CintA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintA_NUM 1u
#define CapSense_CintA_PORT GPIO_PRT7
#define CapSense_CintA_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_CintB */
#define CapSense_CintB_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintB_0_INBUF_ENABLED 0u
#define CapSense_CintB_0_INIT_DRIVESTATE 1u
#define CapSense_CintB_0_INIT_MUXSEL 0u
#define CapSense_CintB_0_INPUT_SYNC 2u
#define CapSense_CintB_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintB_0_NUM 2u
#define CapSense_CintB_0_PORT GPIO_PRT7
#define CapSense_CintB_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintB_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_CintB_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintB_INBUF_ENABLED 0u
#define CapSense_CintB_INIT_DRIVESTATE 1u
#define CapSense_CintB_INIT_MUXSEL 0u
#define CapSense_CintB_INPUT_SYNC 2u
#define CapSense_CintB_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintB_NUM 2u
#define CapSense_CintB_PORT GPIO_PRT7
#define CapSense_CintB_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintB_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
