{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520377684761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520377684770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 18:08:04 2018 " "Processing started: Tue Mar 06 18:08:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520377684770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377684770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377684770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520377687050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520377687051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377702564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377702564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377702570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377702570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377702575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377702575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377702581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377702581 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dobranch_A Project.v(140) " "Verilog HDL error at Project.v(140): object \"dobranch_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 140 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702583 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "brtarg_A Project.v(140) " "Verilog HDL error at Project.v(140): object \"brtarg_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 140 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isjump_A Project.v(141) " "Verilog HDL error at Project.v(141): object \"isjump_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 141 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "jmptarg_A Project.v(141) " "Verilog HDL error at Project.v(141): object \"jmptarg_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 141 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcplus_A Project.v(142) " "Verilog HDL error at Project.v(142): object \"pcplus_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 142 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcpred_A Project.v(143) " "Verilog HDL error at Project.v(143): object \"pcpred_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 143 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isnop_A Project.v(144) " "Verilog HDL error at Project.v(144): object \"isnop_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 144 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluout_A Project.v(154) " "Verilog HDL error at Project.v(154): object \"aluout_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 154 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcplus_A Project.v(154) " "Verilog HDL error at Project.v(154): object \"pcplus_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 154 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wrmem_M Project.v(167) " "Verilog HDL error at Project.v(167): object \"wrmem_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 167 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(167) " "Verilog HDL error at Project.v(167): object \"memaddr_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 167 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wmemval_M Project.v(168) " "Verilog HDL error at Project.v(168): object \"wmemval_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702584 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(173) " "Verilog HDL error at Project.v(173): object \"memaddr_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 173 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wrmem_M Project.v(174) " "Verilog HDL error at Project.v(174): object \"wrmem_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 174 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(179) " "Verilog HDL error at Project.v(179): object \"memaddr_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 179 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wmemval_M Project.v(179) " "Verilog HDL error at Project.v(179): object \"wmemval_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 179 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(180) " "Verilog HDL error at Project.v(180): object \"memaddr_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 180 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(184) " "Verilog HDL error at Project.v(184): object \"memaddr_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 184 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(185) " "Verilog HDL error at Project.v(185): object \"memaddr_M\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 185 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377702585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520377702972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 06 18:08:22 2018 " "Processing ended: Tue Mar 06 18:08:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520377702972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520377702972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520377702972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377702972 ""}
