# Delta-Sigma Modulators

This project implements a Delta Sigma Modulator in Verilog (HDL). The goal of this project is to implement the Delta Sigma modulator as well as a functional test bench to test the modulator. 