// Seed: 1439212324
module module_0 (
    input wand id_0,
    input wand id_1
);
  logic id_3;
  assign id_3 = id_1 !== -1 ? id_0 : id_3 > -1;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    output tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8
);
  assign id_0 = id_0++ == id_4;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
