20:46:31 DEBUG : Logs will be stored at 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/IDE.log'.
20:46:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\temp_xsdb_launch_script.tcl
20:46:38 INFO  : Registering command handlers for Vitis TCF services
20:46:40 INFO  : Platform repository initialization has completed.
20:46:48 INFO  : XSCT server has started successfully.
20:46:48 INFO  : plnx-install-location is set to ''
20:46:48 INFO  : Successfully done setting XSCT server connection channel  
20:46:54 INFO  : Successfully done setting workspace for the tool. 
20:46:54 INFO  : Successfully done query RDI_DATADIR 
20:48:53 INFO  : Result from executing command 'getProjects': blink_zq_platform
20:48:53 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
20:55:23 INFO  : Result from executing command 'getProjects': blink_zq_platform
20:55:23 INFO  : Result from executing command 'getPlatforms': blink_zq_platform|C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/blink_zq_platform.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
20:55:37 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:57:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:57:46 INFO  : 'jtag frequency' command is executed.
20:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
20:57:51 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
20:57:51 INFO  : Context for 'APU' is selected.
20:57:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
20:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:51 INFO  : Context for 'APU' is selected.
20:57:51 INFO  : 'stop' command is executed.
20:57:51 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl' is done.
20:57:52 INFO  : 'ps7_init' command is executed.
20:57:52 INFO  : 'ps7_post_config' command is executed.
20:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:53 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:54 INFO  : 'con' command is executed.
20:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:54 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:58:53 INFO  : Disconnected from the channel tcfchan#2.
20:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:58:55 INFO  : 'jtag frequency' command is executed.
20:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
20:59:00 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
20:59:03 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z010
20:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

20:59:03 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z010
20:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:59:14 INFO  : 'jtag frequency' command is executed.
20:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
20:59:19 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
20:59:22 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z010
20:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

20:59:22 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z010
20:59:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:59:36 INFO  : 'jtag frequency' command is executed.
20:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
20:59:41 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
20:59:44 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z010
20:59:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

20:59:44 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z010
21:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:00:00 INFO  : 'jtag frequency' command is executed.
21:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:00:05 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
21:00:05 INFO  : Context for 'APU' is selected.
21:00:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:06 INFO  : Context for 'APU' is selected.
21:00:06 INFO  : 'stop' command is executed.
21:00:06 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl' is done.
21:00:07 INFO  : 'ps7_init' command is executed.
21:00:07 INFO  : 'ps7_post_config' command is executed.
21:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:08 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:08 INFO  : 'con' command is executed.
21:00:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:08 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:00:19 INFO  : Disconnected from the channel tcfchan#3.
21:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:21 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:00:21 INFO  : 'jtag frequency' command is executed.
21:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:00:25 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
21:00:26 INFO  : Context for 'APU' is selected.
21:00:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:26 INFO  : Context for 'APU' is selected.
21:00:26 INFO  : 'stop' command is executed.
21:00:26 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl' is done.
21:00:27 INFO  : 'ps7_init' command is executed.
21:00:27 INFO  : 'ps7_post_config' command is executed.
21:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:28 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:28 INFO  : 'con' command is executed.
21:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:28 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:13:19 INFO  : Checking for BSP changes to sync application flags for project 'led_test'...
21:14:08 INFO  : Disconnected from the channel tcfchan#4.
21:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:14:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:14:26 INFO  : 'jtag frequency' command is executed.
21:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:14:31 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit"
21:14:31 INFO  : Context for 'APU' is selected.
21:14:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:31 INFO  : Context for 'APU' is selected.
21:14:31 INFO  : 'stop' command is executed.
21:14:31 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl' is done.
21:14:33 INFO  : 'ps7_init' command is executed.
21:14:33 INFO  : 'ps7_post_config' command is executed.
21:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:34 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:34 INFO  : 'con' command is executed.
21:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:34 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\led_test_system\_ide\scripts\debugger_led_test-default.tcl'
21:15:05 INFO  : Disconnected from the channel tcfchan#5.
21:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:23 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:23 INFO  : 'jtag frequency' command is executed.
21:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}' command is executed.
21:15:28 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit"
21:15:28 INFO  : Context for 'APU' is selected.
21:15:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:28 INFO  : Context for 'APU' is selected.
21:15:28 INFO  : 'stop' command is executed.
21:15:28 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl' is done.
21:15:29 INFO  : 'ps7_init' command is executed.
21:15:29 INFO  : 'ps7_post_config' command is executed.
21:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:30 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:31 INFO  : 'con' command is executed.
21:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:15:31 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\led_test_system\_ide\scripts\debugger_led_test-default.tcl'
21:16:22 INFO  : Disconnected from the channel tcfchan#6.
21:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:16:24 INFO  : 'jtag frequency' command is executed.
21:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}' command is executed.
21:16:29 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit"
21:16:30 INFO  : Context for 'APU' is selected.
21:16:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:30 INFO  : Context for 'APU' is selected.
21:16:33 INFO  : 'stop' command is executed.
21:16:33 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl' is done.
21:17:02 ERROR : Invalid context
21:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

21:17:02 ERROR : Invalid context
21:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:17:12 INFO  : 'jtag frequency' command is executed.
21:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}' command is executed.
21:17:17 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit"
21:17:17 INFO  : Context for 'APU' is selected.
21:17:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:17 INFO  : Context for 'APU' is selected.
21:17:18 INFO  : 'stop' command is executed.
21:17:18 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl' is done.
21:17:19 INFO  : 'ps7_init' command is executed.
21:17:19 INFO  : 'ps7_post_config' command is executed.
21:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:20 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:20 INFO  : 'con' command is executed.
21:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:17:20 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\led_test_system\_ide\scripts\debugger_led_test-default.tcl'
21:18:19 INFO  : Disconnected from the channel tcfchan#7.
21:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:18:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:38 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:18:38 INFO  : 'jtag frequency' command is executed.
21:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}' command is executed.
21:18:42 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit"
21:18:43 INFO  : Context for 'APU' is selected.
21:18:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:43 INFO  : Context for 'APU' is selected.
21:18:43 INFO  : 'stop' command is executed.
21:18:43 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl' is done.
21:18:44 INFO  : 'ps7_init' command is executed.
21:18:44 INFO  : 'ps7_post_config' command is executed.
21:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:45 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:45 INFO  : 'con' command is executed.
21:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:18:45 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:18:57 INFO  : Disconnected from the channel tcfchan#8.
21:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:19:06 INFO  : 'jtag frequency' command is executed.
21:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}' command is executed.
21:19:11 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit"
21:19:11 INFO  : Context for 'APU' is selected.
21:19:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa'.
21:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:12 INFO  : Context for 'APU' is selected.
21:19:12 INFO  : 'stop' command is executed.
21:19:12 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl' is done.
21:19:13 INFO  : 'ps7_init' command is executed.
21:19:13 INFO  : 'ps7_post_config' command is executed.
21:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:14 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-4ba00477-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/blink_zq_platform/export/blink_zq_platform/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_workspace/led_test/Debug/led_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:14 INFO  : 'con' command is executed.
21:19:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:14 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_workspace\led_test_system\_ide\scripts\debugger_led_test-default.tcl'
21:20:43 INFO  : Disconnected from the channel tcfchan#9.
