Warning (10268): Verilog HDL information at control.sv(32): always construct contains both blocking and non-blocking assignments File: C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/control.sv Line: 32
