{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713753229642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713753229642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 20:33:49 2024 " "Processing started: Sun Apr 21 20:33:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713753229642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753229642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InvAddRoundKey -c InvAddRoundKey " "Command: quartus_map --read_settings_files=on --write_settings_files=off InvAddRoundKey -c InvAddRoundKey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753229642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713753229984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713753229984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invaddroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invaddroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvAddRoundKey-InvAddRoundKey_Arch " "Found design unit 1: InvAddRoundKey-InvAddRoundKey_Arch" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237239 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvAddRoundKey " "Found entity 1: InvAddRoundKey" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753237239 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "InvAddRoundKey_tb.vhd " "Can't analyze file -- file InvAddRoundKey_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713753237243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invaddroundkey_tb1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invaddroundkey_tb1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvAddRoundKey_tb1-InvAddRoundKey_Arch " "Found design unit 1: InvAddRoundKey_tb1-InvAddRoundKey_Arch" {  } { { "InvAddRoundKey_tb1.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey_tb1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237244 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvAddRoundKey_tb1 " "Found entity 1: InvAddRoundKey_tb1" {  } { { "InvAddRoundKey_tb1.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey_tb1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753237244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invaddroundkey_tb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invaddroundkey_tb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvAddRoundKey_tb2-InvAddRoundKey_Arch " "Found design unit 1: InvAddRoundKey_tb2-InvAddRoundKey_Arch" {  } { { "InvAddRoundKey_tb2.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey_tb2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237246 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvAddRoundKey_tb2 " "Found entity 1: InvAddRoundKey_tb2" {  } { { "InvAddRoundKey_tb2.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey_tb2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753237246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invaddroundkey_tb3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invaddroundkey_tb3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvAddRoundKey_tb3-InvAddRoundKey_Arch " "Found design unit 1: InvAddRoundKey_tb3-InvAddRoundKey_Arch" {  } { { "InvAddRoundKey_tb3.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey_tb3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237248 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvAddRoundKey_tb3 " "Found entity 1: InvAddRoundKey_tb3" {  } { { "InvAddRoundKey_tb3.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey_tb3.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753237248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753237248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InvAddRoundKey " "Elaborating entity \"InvAddRoundKey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713753237287 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Key InvAddRoundKey.vhd(60) " "VHDL Signal Declaration warning at InvAddRoundKey.vhd(60): used explicit default value for signal \"Key\" because signal was never assigned a value" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Timebase InvAddRoundKey.vhd(84) " "VHDL Process Statement warning at InvAddRoundKey.vhd(84): signal \"Timebase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Key InvAddRoundKey.vhd(118) " "VHDL Process Statement warning at InvAddRoundKey.vhd(118): signal \"Key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataIn InvAddRoundKey.vhd(121) " "VHDL Process Statement warning at InvAddRoundKey.vhd(121): signal \"DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataIn InvAddRoundKey.vhd(119) " "VHDL Process Statement warning at InvAddRoundKey.vhd(119): signal \"DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Finish InvAddRoundKey.vhd(111) " "VHDL Process Statement warning at InvAddRoundKey.vhd(111): inferring latch(es) for signal or variable \"Finish\", which holds its previous value in one or more paths through the process" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Finish InvAddRoundKey.vhd(111) " "Inferred latch for \"Finish\" at InvAddRoundKey.vhd(111)" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753237288 "|InvAddRoundKey"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Finish VCC " "Pin \"Finish\" is stuck at VCC" {  } { { "InvAddRoundKey.vhd" "" { Text "C:/PROYECTOS_QUARTUS/\[proyquatus\]/InvAddRoundKey/InvAddRoundKey.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753237605 "|InvAddRoundKey|Finish"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713753237605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713753237651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713753237990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753237990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713753238035 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713753238035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713753238035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713753238035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713753238059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 20:33:58 2024 " "Processing ended: Sun Apr 21 20:33:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713753238059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713753238059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713753238059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753238059 ""}
