{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459269646135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Full Version " "Version 15.0.1 Build 150 06/03/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459269646136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 12:40:45 2016 " "Processing started: Tue Mar 29 12:40:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459269646136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459269646136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459269646137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459269646337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file VGA_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269655496 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_divider " "Found entity 2: clk_divider" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269655496 ""} { "Info" "ISGN_ENTITY_NAME" "3 generate_VGA " "Found entity 3: generate_VGA" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269655496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269655496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Letters.v 1 1 " "Found 1 design units, including 1 entities, in source file Letters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Letters " "Found entity 1: Letters" {  } { { "Letters.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/Letters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459269656223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459269656223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer VGA_controller.v(25) " "Verilog HDL Implicit Net warning at VGA_controller.v(25): created implicit net for \"buffer\"" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459269656224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_controller " "Elaborating entity \"VGA_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459269656366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:divider1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:divider1\"" {  } { { "VGA_controller.v" "divider1" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269656385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_VGA generate_VGA:vga1 " "Elaborating entity \"generate_VGA\" for hierarchy \"generate_VGA:vga1\"" {  } { { "VGA_controller.v" "vga1" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269656391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(96) " "Verilog HDL assignment warning at VGA_controller.v(96): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459269656392 "|VGA_controller|generate_VGA:vga1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(106) " "Verilog HDL assignment warning at VGA_controller.v(106): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459269656392 "|VGA_controller|generate_VGA:vga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Letters Letters:letter1 " "Elaborating entity \"Letters\" for hierarchy \"Letters:letter1\"" {  } { { "VGA_controller.v" "letter1" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269656408 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Letters.v(15) " "Verilog HDL Case Statement warning at Letters.v(15): incomplete case statement has no default case item" {  } { { "Letters.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/Letters.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1459269656423 "|VGA_controller|Letters:letter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mask Letters.v(15) " "Verilog HDL Always Construct warning at Letters.v(15): inferring latch(es) for variable \"mask\", which holds its previous value in one or more paths through the always construct" {  } { { "Letters.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/Letters.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1459269656423 "|VGA_controller|Letters:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask Letters.v(15) " "Inferred latch for \"mask\" at Letters.v(15)" {  } { { "Letters.v" "" { Text "/home/wlgeng/magic_mirror/VGA_controller/Letters.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459269656432 "|VGA_controller|Letters:letter1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fb1 frame_buffer " "Node instance \"fb1\" instantiates undefined entity \"frame_buffer\"" {  } { { "VGA_controller.v" "fb1" { Text "/home/wlgeng/magic_mirror/VGA_controller/VGA_controller.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459269656465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459269657054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 29 12:40:57 2016 " "Processing ended: Tue Mar 29 12:40:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459269657054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459269657054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459269657054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459269657054 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459269657733 ""}
