# compile verilog/system verilog design source files
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_register_slice_v1_1_7  "../../../simulation.ip_user_files/ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_register_slice_v1_1_7  "../../../simulation.ip_user_files/ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_subset_converter_v1_1_7  "../../../simulation.ip_user_files/ipstatic/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_subset_converter_0_0/sim/DUT_axis_subset_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_data_fifo_v1_1_8  "../../../simulation.ip_user_files/ipstatic/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_clock_converter_v1_1_8  "../../../simulation.ip_user_files/ipstatic/axis_clock_converter_v1_1/hdl/verilog/axis_clock_converter_v1_1_axisc_sync_clock_converter.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_clock_converter_v1_1_8  "../../../simulation.ip_user_files/ipstatic/axis_clock_converter_v1_1/hdl/verilog/axis_clock_converter_v1_1_axisc_sample_cycle_ratio.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_clock_converter_v1_1_8  "../../../simulation.ip_user_files/ipstatic/axis_clock_converter_v1_1/hdl/verilog/axis_clock_converter_v1_1_axis_clock_converter.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_clock_converter_0_0/sim/DUT_axis_clock_converter_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ipshared/pavel-demin/axis_usr_merge_v1_0/src/axis_usr_merge.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_usr_merge_0_0/sim/DUT_axis_usr_merge_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ipshared/pavel-demin/axis_usr_split_v1_0/src/axis_usr_split.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_usr_split_0_0/sim/DUT_axis_usr_split_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_clk_wiz_0_0/DUT_clk_wiz_0_0_clk_wiz.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_clk_wiz_0_0/DUT_clk_wiz_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ipshared/pavel-demin/axis_snapshot_v1_0/src/axis_snapshot.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_axis_snapshot_0_0/sim/DUT_axis_snapshot_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/hdl/DUT.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../../Testbench/testbench.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/hdl/DUT_2.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ipshared/pavel-demin/axis_circular_packetizer_v1_0/src/axis_circular_packetizer.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ip/DUT_2_axis_circular_packetizer_0_0/sim/DUT_2_axis_circular_packetizer_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_dwidth_converter_v1_1_6  "../../../simulation.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_dwidth_converter_v1_1_6  "../../../simulation.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_dwidth_converter_v1_1_6  "../../../simulation.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ip/DUT_2_axis_dwidth_converter_0_1/sim/DUT_2_axis_dwidth_converter_0_1.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ipshared/pavel-demin/axis_ram_writer_v1_0/src/axis_ram_writer.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ip/DUT_2_axis_ram_writer_0_0/sim/DUT_2_axis_ram_writer_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ip/DUT_2_xlconstant_0_0/sim/DUT_2_xlconstant_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.srcs/sources_1/new/testbench2.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
