
function opt_STA_IMUL(i: integer): Boolean;
begin

    Result := true;

// -----------------------------------------------------------------------------
// ===					IMUL.
// -----------------------------------------------------------------------------

    if (listing[i] = #9'jsr @mul40') and						// jsr @mul40		; 0
       lda(i+1) and									// lda			; 1	~lda adr.
       add_eax(i+2) then								// add :eax		; 2
      begin
        listing[i+1] := #9'add ' + copy(listing[i+1], 6, 256);
	listing[i+2] := '';

	exit(false);
      end;


    if (listing[i] = #9'jsr @mul40') and						// jsr @mul40		; 0
       lda_eax(i+1) and									// lda :eax		; 1
       add_sub(i+2) then								// add|sub		; 2
      begin
	listing[i+1] := '';

	exit(false);
      end;


    if (listing[i+12] = #9'jsr imulECX') and						// jsr imulECX		; 12

       lda_im_0(i) and									// lda #$00		; 0
       sta_eax_2(i+1) and								// sta :eax+2		; 1
       lda_im_0(i+2) and								// lda #$00		; 2
       sta_eax_3(i+3) and								// sta :eax+3		; 3
       lda_a(i+4) and									// lda			; 4
       sta_ecx(i+5) and									// sta :ecx		; 5
       lda_a(i+6) and									// lda			; 6
       sta_ecx_1(i+7) and								// sta :ecx+1		; 7
       lda_im_0(i+8) and								// lda #$00		; 8
       sta_ecx_2(i+9) and								// sta :ecx+2		; 9
       lda_im_0(i+10) and								// lda #$00		; 10
       sta_ecx_3(i+11) then								// sta :ecx+3		; 11
//       (listing[i+12] = #9'jsr imulECX') then						// jsr imulECX		; 12
      begin
	listing[i]   := listing[i+4];
	listing[i+1] := listing[i+5];
	listing[i+2] := listing[i+6];
	listing[i+3] := listing[i+7];

	listing[i+4] := #9'.ifdef fmulinit';
	listing[i+5] := #9'fmulu_16';
	listing[i+6] := #9'els';
	listing[i+7] := #9'imulCX';
	listing[i+8] := #9'eif';

	listing[i+9] := '';
	listing[i+10]:= '';
	listing[i+11]:= '';
	listing[i+12]:= '';

	exit(false);
      end;


    if (listing[i+12] = #9'jsr imulECX') and						// jsr imulECX		; 12

       lda_im_0(i) and									// lda #$00		; 0
       sta_ecx_2(i+1) and								// sta :ecx+2		; 1
       lda_im_0(i+2) and								// lda #$00		; 2
       sta_ecx_3(i+3) and								// sta :ecx+3		; 3
       lda_a(i+4) and									// lda			; 4
       sta_eax(i+5) and									// sta :eax		; 5
       lda_a(i+6) and									// lda			; 6
       sta_eax_1(i+7) and								// sta :eax+1		; 7
       lda_im_0(i+8) and								// lda #$00		; 8
       sta_eax_2(i+9) and								// sta :eax+2		; 9
       lda_im_0(i+10) and								// lda #$00		; 10
       sta_eax_3(i+11) then								// sta :eax+3		; 11
//       (listing[i+12] = #9'jsr imulECX') then						// jsr imulECX		; 12
      begin
	listing[i]   := listing[i+4];
	listing[i+1] := listing[i+5];
	listing[i+2] := listing[i+6];
	listing[i+3] := listing[i+7];

	listing[i+4] := #9'.ifdef fmulinit';
	listing[i+5] := #9'fmulu_16';
	listing[i+6] := #9'els';
	listing[i+7] := #9'imulCX';
	listing[i+8] := #9'eif';

	listing[i+9] := '';
	listing[i+10]:= '';
	listing[i+11]:= '';
	listing[i+12]:= '';

	exit(false);
      end;



{   lda #$00
    sta 
    sta 

    nie powinny siÄ™ zdarzac


    if (listing[i+16] = #9'jsr imulECX') and						// jsr imulECX		; 16
    
       sta_eax(i) and									// sta :eax		; 0
       lda_im_0(i+1) and								// lda #$00		; 1
       adc_sbc_im_0(i+2) and								// adc|sbc #$00		; 2
       sta_eax_1(i+3) and								// sta :eax+1		; 3
       lda_im_0(i+4) and								// lda #$00		; 4
       adc_sbc_im_0(i+5) and								// adc|sbc #$00		; 5
       sta_eax_2(i+6) and								// sta :eax+2		; 6
       lda_im_0(i+7) and								// lda #$01		; 7
       adc_sbc_im_0(i+8) and								// adc|sbc #$00		; 8
       sta_eax_3(i+9) and								// sta :eax+3		; 9
       lda(i+10) and									// lda 			; 10
       sta_ecx(i+11) and								// sta :ecx		; 11
       lda_im_0(i+12) and								// lda #$00		; 12
       sta_ecx_1(i+13) and								// sta :ecx+1		; 13
       sta_ecx_2(i+14) and								// sta :ecx+2		; 14
       sta_ecx_3(i+15) then								// sta :ecx+3		; 15
//       (listing[i+16] = #9'jsr imulECX') then						// jsr imulECX		; 16
      begin
	listing[i+1] := listing[i+10];
	listing[i+2] := listing[i+11];

	listing[i+3] := #9'.ifdef fmulinit';
	listing[i+4] := #9'fmulu_8';
	listing[i+5] := #9'els';
	listing[i+6] := #9'imulCL';
	listing[i+7] := #9'eif';

	listing[i+8] := '';
	listing[i+9] := '';
	listing[i+10]:= '';
	listing[i+11]:= '';
	listing[i+12]:= '';
	listing[i+13]:= '';
	listing[i+14]:= '';
	listing[i+15]:= '';
	listing[i+16]:= '';

	exit(false);
      end;
}


end;		// function
