Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id BACBAD62F2
	for <lists+linux-kernel@lfdr.de>; Mon, 14 Oct 2019 14:50:02 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731407AbfJNMtz (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Mon, 14 Oct 2019 08:49:55 -0400
Received: from mail-eopbgr800045.outbound.protection.outlook.com ([40.107.80.45]:1171
        "EHLO NAM03-DM3-obe.outbound.protection.outlook.com"
        rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
        id S1731092AbfJNMtz (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 14 Oct 2019 08:49:55 -0400
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=gfoQsVaF5d9qmxMryRsO2eApeZfr7VPq4kzrpE75YcqOUPQBKZSq5ytBkYbZojTPMmbXoib5P3czp/gsbwgHkDyGSydUPeI2CGUPkPbuIN4ylRMEOcItjt+B+Hx8z0XkcfgC5IMHOfV1/dJBdFwtSX3hsgMoFsKVxBU+MUa+niyAwnt134/GbkJTTZj7WT9HMe8zresdxYPxAFWGHOAd5J57XfuUAyfmi7IkjzvxssRGPy20/NYKdejxPSkq9qh/TGwfSlIxxAqOVXYs9yZ49YMapxGIopLKEVK0DbuOKkXYTyNC60LUv5OgbRXA+pN13A1apmjb//Y/iEO4EqTe7Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=yIcLvWEzrZ/wzTTIrSDbq/tcMOzaKbNx1xcSftjvWlE=;
 b=KNDXS5waPdBZuUZIl1/kTP9Ah8FiE0ruqHoCS9jrxn/H8bv/KCDWK347ay6r5zDEYCUv7kS6Ngl/q4QFWpAkWcD+69MOFSviWhHyVRuiYHlzRazqNsYu3AB42hlgeQmJzT3TzfD+gj4gmtjcJnCc5NPg8guyR0BrI+b5QTb5ndvnUypG03WJ3ykRccZ97TWFTo6u95MjcE2MZ3sUMOmTnLfsJ9SqM5PI9hv6NQAWlCAwX/OWxtPDlHuDBvn0XmxhkcwIthodJ5q9W1u51Rvry/ZudbSPRnJ9Wn6t9wrk9wICg9NFKtQPsGM555AT/ujU/RY6kKOLRjhscvgoaYlR0A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=micron.com; dmarc=pass action=none header.from=micron.com;
 dkim=pass header.d=micron.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=micron.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=yIcLvWEzrZ/wzTTIrSDbq/tcMOzaKbNx1xcSftjvWlE=;
 b=SbW1anv244kapXigvY2r8rRTmKbYoKvyf8AQZEXBZ5LNJyh/lm7jbWn8rN/W+QmxQep3sqkZrrxB6jarHf1jY2Jy59oi8BNxVSOdVzeilib5p7pdCQn3FU0gn2/kI/KRNf3NhUadLUzyRnUlrRXgbDelhR7yMBINTzGbvcRuixM=
Received: from MN2PR08MB6397.namprd08.prod.outlook.com (52.132.171.78) by
 MN2PR08MB5949.namprd08.prod.outlook.com (20.179.98.153) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2347.16; Mon, 14 Oct 2019 12:49:50 +0000
Received: from MN2PR08MB6397.namprd08.prod.outlook.com
 ([fe80::2c22:80be:713a:101f]) by MN2PR08MB6397.namprd08.prod.outlook.com
 ([fe80::2c22:80be:713a:101f%6]) with mapi id 15.20.2347.021; Mon, 14 Oct 2019
 12:49:50 +0000
From:   "Shivamurthy Shastri (sshivamurthy)" <sshivamurthy@micron.com>
To:     'Boris Brezillon' <boris.brezillon@collabora.com>,
        Miquel Raynal <miquel.raynal@bootlin.com>
CC:     Chuanhong Guo <gch981213@gmail.com>,
        Vignesh Raghavendra <vigneshr@ti.com>,
        Boris Brezillon <bbrezillon@kernel.org>,
        Marcel Ziswiler <marcel.ziswiler@toradex.com>,
        Richard Weinberger <richard@nod.at>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        Frieder Schrempf <frieder.schrempf@kontron.de>,
        liaoweixiong <liaoweixiong@allwinnertech.com>,
        Marek Vasut <marek.vasut@gmail.com>,
        "linux-mtd@lists.infradead.org" <linux-mtd@lists.infradead.org>,
        Jeff Kletsky <git-commits@allycomm.com>,
        Brian Norris <computersforpeace@gmail.com>,
        David Woodhouse <dwmw2@infradead.org>
Subject: RE: [EXT] Re: [PATCH 6/8] mtd: spinand: micron: Turn driver
 implementation generic
Thread-Topic: [EXT] Re: [PATCH 6/8] mtd: spinand: micron: Turn driver
 implementation generic
Thread-Index: AQHVTQd5zjmLJBbahk2JUzVOEzo15qcCPhuwgEz2E4CABP4vcA==
Date:   Mon, 14 Oct 2019 12:49:50 +0000
Message-ID: <MN2PR08MB6397768C0CDC1B77F8F7AE65B8900@MN2PR08MB6397.namprd08.prod.outlook.com>
References: <20190722055621.23526-1-sshivamurthy@micron.com>
        <20190722055621.23526-7-sshivamurthy@micron.com>
        <20190807120408.031b8d1b@xps13>
        <MN2PR08MB5951F13BC1D1D111681CCB4BB8A80@MN2PR08MB5951.namprd08.prod.outlook.com>
 <20191007101337.647300e2@dhcp-172-31-174-146.wireless.concordia.ca>
In-Reply-To: <20191007101337.647300e2@dhcp-172-31-174-146.wireless.concordia.ca>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-dg-rorf: true
x-dg-ref: PG1ldGE+PGF0IG5tPSJib2R5LnR4dCIgcD0iYzpcdXNlcnNcc3NoaXZhbXVydGh5XGFwcGRhdGFccm9hbWluZ1wwOWQ4NDliNi0zMmQzLTRhNDAtODVlZS02Yjg0YmEyOWUzNWJcbXNnc1xtc2ctMTlmZDgwMGQtZWU4MS0xMWU5LWFhMzYtOTgzYjhmNzQ1MjUxXGFtZS10ZXN0XDE5ZmQ4MDBmLWVlODEtMTFlOS1hYTM2LTk4M2I4Zjc0NTI1MWJvZHkudHh0IiBzej0iMzE0MiIgdD0iMTMyMTU1MzA5ODc2MDYzMDA2IiBoPSJRMzIrZ0NwMlNxOUdsSkZXbWJLMWloeFNXbkU9IiBpZD0iIiBibD0iMCIgYm89IjEiLz48L21ldGE+
authentication-results: spf=none (sender IP is )
 smtp.mailfrom=sshivamurthy@micron.com; 
x-originating-ip: [165.225.81.115]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 694c06fc-20e9-4604-992a-08d750a5008a
x-ms-traffictypediagnostic: MN2PR08MB5949:|MN2PR08MB5949:|MN2PR08MB5949:
x-microsoft-antispam-prvs: <MN2PR08MB59493B72FBC6D82F44667E36B8900@MN2PR08MB5949.namprd08.prod.outlook.com>
x-ms-exchange-transport-forked: True
x-ms-oob-tlc-oobclassifiers: OLM:10000;
x-forefront-prvs: 01901B3451
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(4636009)(39860400002)(376002)(346002)(366004)(136003)(396003)(199004)(189003)(6436002)(71200400001)(14444005)(256004)(71190400001)(8936002)(3846002)(186003)(102836004)(86362001)(55236004)(14454004)(9686003)(6116002)(8676002)(66946007)(81156014)(81166006)(478600001)(76116006)(6246003)(66066001)(55016002)(66476007)(66556008)(66446008)(64756008)(229853002)(316002)(7696005)(52536014)(99286004)(76176011)(7736002)(74316002)(4326008)(486006)(305945005)(7416002)(476003)(11346002)(2906002)(33656002)(6506007)(446003)(110136005)(54906003)(25786009)(5660300002)(26005)(41533002);DIR:OUT;SFP:1101;SCL:1;SRVR:MN2PR08MB5949;H:MN2PR08MB6397.namprd08.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1;
received-spf: None (protection.outlook.com: micron.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: WpvOu7lmkGi/LQwHwaA2AwK2zCylmloJfgWamzbkrjeTV34vDY5vaIhpZEWpKrqH29usqJiUYZwRorS7aXfZ/raAMFH3PIj9f2tRB/l4HZIM4EXM5zDLLIqntAbbyDN+iNAfmXn3OcPu8isfCFE6UYAADzKO5ZTWY0XyKqdt+OZlVL3FpJ0t/X9/LOYqwtlUlSTHru7FB9BT82brVyLNKY915zPik955K5fvJSqPuQkZLcI9CqeBneZwn+z4CId1YiO29xZT9Bvs26gVMBc482PaJHamUyhA+JW9n3Zp5sr6Q/PMEJuAykxEMyZ7A3FNjkJLKGwMxnJMtHpzrp72Oy4KpObs1xo0tg5GHMjufFpmD6/BtekWb4hnZuGcEFhasKFhMUM73FyXCyovlHRbBN0pZvheQxveUpJHd8FGaHw=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: micron.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 694c06fc-20e9-4604-992a-08d750a5008a
X-MS-Exchange-CrossTenant-originalarrivaltime: 14 Oct 2019 12:49:50.4635
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: f38a5ecd-2813-4862-b11b-ac1d563c806f
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: pswGM4AtS6ZfTkpSh5M/scCZGFnxE+FVGHkx7PEOYok2d7xzTuK18q+eiWwx/1tkWRb8R8W6aHp5ysnc1kZhNQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR08MB5949
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Boris,

Thank you for the review.

>=20
> On Mon, 19 Aug 2019 09:03:38 +0000
> "Shivamurthy Shastri (sshivamurthy)" <sshivamurthy@micron.com> wrote:
>=20
> > >
> > > >  static int micron_spinand_detect(struct spinand_device *spinand)
> > > >  {
> > > > +	const struct spi_mem_op *op;
> > > >  	u8 *id =3D spinand->id.data;
> > > > -	int ret;
> > > >
> > > >  	/*
> > > >  	 * Micron SPI NAND read ID need a dummy byte,
> > > > @@ -114,16 +102,55 @@ static int micron_spinand_detect(struct
> > > spinand_device *spinand)
> > > >  	if (id[1] !=3D SPINAND_MFR_MICRON)
> > > >  		return 0;
> > > >
> > > > -	ret =3D spinand_match_and_init(spinand, micron_spinand_table,
> > > > -				     ARRAY_SIZE(micron_spinand_table),
> > > id[2]);
> > >
> > > I am not sure this is the right solution. I would keep this call and
> > > overwrite what you need to overwrite with the fixup hook.
> > >
>=20
> I'm definitely not comfortable with this whole "rely on ONFi
> param-page" thing. Vendors have proven to get it wrong from time to
> time, so before we do that, I'd like to make sure all currently
> supported Micron NANDs (looks like we only support MT29F2G01ABAGD, so
> that shouldn't be hard) expose the right thing there. For instance, are
> we sure the ECC layout is always the same, and if not, do we have a
> reliable way to extract that?
>=20
> >
> > Then, I will have dummy structure like below.
> >
> > static const struct spinand_info micron_spinand_table[] =3D {
> >         SPINAND_INFO(NULL, 0,
> >                      NAND_MEMORG(0, 0, 0, 0, 0, 0, 0, 0, 0),
> >                      NAND_ECCREQ(0, 0),
> >                      SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
> >                                               &write_cache_variants,
> >                                               &update_cache_variants),
> >                      0,
> >                      SPINAND_ECCINFO(&micron_ooblayout_ops,
> >                                      micron_ecc_get_status)),
> > };
>=20
> >
> > Let me know if you are thinking for different approach.
>=20
> Exposing dummy entries is useless. If you're entirely sure all Micron
> SPI NANDs have a valid ONFi param page, then no need to use the
> ID-based detection. But as I said above, I feel param-page-based
> detection is going to be as messy as SFDP-based detection is for SPI
> NORs. Vendors tend to make mistakes which we have to fix to make
> things work. ID-based detection is much more reliable in this regard,
> as long as we don't have ID collisions :P.
> Plus, it looks like only a few manufacturers decided to use ONFi param
> pages to expose SPI NAND info (AFAICT, only Micron and Macronix do
> that), which is not surprising since the ONFi param page has been
> created to describe parallel NANDs not SPI NANDs (if you look closely
> enough, you'll notice that some fields are meaningless for SPI NANDs).

Okay, I will send new patches with ID-based detection for the new devices.


Thanks,
Shiva
