# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/xlnx,v-hmdi-phy1.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx HDMI PHY

maintainers:
  - Rajesh Gugulothu <gugulothu.rajesh@xilinx.com>

description: |
  The Xilinx HDMI PHY Controller core is designed for enabling plug-and-play
  connectivity with Xilinx HDMI 2.1 technology MAC transmit or receive
  subsystems. The interface between the video MAC and PHY layers are
  standardized to enable ease of use in accessing shared transceiver resource.

properties:
  compatible:
    items:
      - enum:
          - xlnx,v-hdmi-phy1-1.0
          - xlnx,v-hdmi-gt-controller-1.0

  reg:
    maxItems: 1

  rxch4-sel-gpios:
    maxItems: 1
    description: |
      Select HDMI 2.1 PHY Rx channel as data or clock based on FRL or TMDS mode.
      This property is required only for the boards which has external FMC
      card on it. Polarity of this GPIO is GPIO_ACTIVE_LOW

  interrupts:
    maxItems: 1

  clocks:
    description: List of clock specifiers
    items:
      - description: AXI Lite clock
      - description: DRP clock
      - description: TMDS clock

  clock-names:
    items:
      - const: axi4lite_aclk
      - const: drpclk
      - const: tmds_clock

  xlnx,transceiver-type:
    description: |
      Gigabit transceiver type that IP configured with.Possible values are as
      below -
      5  - GTHE4
      6  - GTYE4
      7  - GTYE5
      8  - GTYP
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [5, 6, 7, 8]

  xlnx,tx-no-of-channels:
    description: Max number of channels that Tx configured with.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [1, 2, 4]

  xlnx,rx-no-of-channels:
    description: Max number of channels that Rx configured with.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [1, 2, 4]

  xlnx,rx-protocol:
    description: Protocol type that Tx is configured with.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 1
    maximum: 3

  xlnx,tx-protocol:
    description: Protocol type that Rx is configured with.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 1
    maximum: 3

  xlnx,nidru:
    description: nidru present in the IP or not.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [0, 1]

  xlnx,tx-refclk-sel:
    description: Available reference clocks for Tx PLL clock selection
                 multiplexer.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 6

  xlnx,rx-refclk-sel:
    description: Available reference clocks for Rx PLL clock selection
                 multiplexer.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 6

  xlnx,tx-frl-refclk-sel:
    description: Available reference clocks for Tx PLL FRL(fixed rate link)
                 clock selection multiplexer.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 1
    maximum: 7

  xlnx,rx-frl-refclk-sel:
    description: Available reference clocks for Rx PLL FRL(fixed rate link)
                 clock selection multiplexer.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 6

  xlnx,tx-pll-selection:
    description: Available reference clocks used to driver Tx datapath.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 6

  xlnx,rx-pll-selection:
    description: Available reference clocks used to driver Rx datapath.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 6

  xlnx,nidru-refclk-sel:
    description: Available reference clocks for NI-DRU(non-integer data rate
                 unit) clock selection multiplexer.
    $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 1
    maximum: 7

  xlnx,transceiver-width:
    description: Transceiver width that IP is configured with.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [2, 4]

  xlnx,gt-direction:
    description: |
      Gigabit transceiver direction that IP configured with. Possible values
      are as below
      1 - SIMPLE_TX
      2 - SIMPLE_RX
      3 - DUPLEX
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [1, 2, 3]

  xlnx,input-pixels-per-clock:
    description: |
      Input number of pixel per clock that IP configured with.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [1, 2, 4, 8]

  xlnx,use-gt-ch4-hdmi:
    description: |
      use 4th GT channel as tx TMDS clock.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [0, 1]

  xlnx,rx-max-gt-line-rate:
    description: |
      Maxmimum Rx GT linerate that IP is configured with.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [3, 6, 8, 10, 12]

  xlnx,tx-max-gt-line-rate:
    description: |
      Maxmimum Tx GT linerate that IP is configured with.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [3, 6, 8, 10, 12]

  xlnx,rx-clk-primitive:
    description: |
      Rx clock primitive type that IP is configured with. Possible values
      are as below.
      0 - MMCM
      1 - PLL
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [0, 1]

  xlnx,tx-clk-primitive:
    description: |
      Tx clock primitive type that IP is configured with. Possible values
      are as below.
      0 - MMCM
      1 - PLL
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [0, 1]

  "#phy-cells":
    const: 0

required:
  - clock-names
  - clocks
  - compatible
  - interrupts
  - reg
  - xlnx,transceiver-type
  - xlnx,tx-no-of-channels
  - xlnx,rx-no-of-channels
  - xlnx,tx-refclk-sel
  - xlnx,rx-refclk-sel
  - xlnx,tx-frl-refclk-sel
  - xlnx,rx-frl-refclk-sel
  - xlnx,tx-pll-selection
  - xlnx,rx-pll-selection
  - xlnx,nidru-refclk-sel
  - xlnx,transceiver-width
  - xlnx,input-pixels-per-clock
  - xlnx,use-gt-ch4-hdmi
  - xlnx,rx-max-gt-line-rate
  - xlnx,tx-max-gt-line-rate
  - '#phy-cells'

additionalProperties: false

if:
  properties:
    compatible:
      contains:
        const: xlnx,v-hdmi-gt-controller-1.0

then:
  required:
    - xlnx,gt-direction

examples:
  - |
   v_hdmi_phy1@80040000 {
           clock-names = "axi4lite_aclk", "drpclk", "tmds_clock";
           clocks = <&zynqmp_clk 71>, <&zynqmp_clk 71>, <&idt_241 1>;
           compatible = "xlnx,v-hdmi-phy1-1.0";
           interrupt-parent = <&gic>;
           interrupts = <0 89 4>;
           reg = <0x80040000 0x10000>;
           rxch4-sel-gpios = <&foo_gpio 18 1>;
           xlnx,transceiver-type = <5>;
           xlnx,tx-no-of-channels = <4>;
           xlnx,rx-no-of-channels = <4>;
           xlnx,rx-protocol = <2>;
           xlnx,tx-protocol = <2>;
           xlnx,tx-refclk-sel = <2>;
           xlnx,rx-refclk-sel = <0>;
           xlnx,tx-frl-refclk-sel = <2>;
           xlnx,rx-frl-refclk-sel = <0>;
           xlnx,tx-pll-selection = <6>;
           xlnx,rx-pll-selection = <0>;
           xlnx,nidru = <1>;
           xlnx,nidru-refclk-sel = <4>;
           xlnx,transceiver-width = <4>;
           xlnx,input-pixels-per-clock = <4>;
           xlnx,use-gt-ch4-hdmi = <1>;
           xlnx,rx-max-gt-line-rate = <0xc>;
           xlnx,tx-max-gt-line-rate = <0xc>;
           xlnx,rx-clk-primitive = <0x0>;
           xlnx,tx-clk-primitive = <0x0>;
           #phy-cells = <0>;
   };
   v_hdmi_gt@80050000 {
           clock-names = "axi4lite_aclk", "drpclk", "tmds_clock";
           clocks = <&versal_clk 65>, <&versal_clk 65>, <&idt_241 1>;
           compatible = "xlnx,v-hdmi-gt-controller-1.0";
           interrupt-parent = <&gic>;
           interrupts = <0 89 4>;
           reg = <0x80050000 0x10000>;
           rxch4-sel-gpios = <&foo_gpio1 18 1>;
           xlnx,transceiver-type = <5>;
           xlnx,tx-no-of-channels = <4>;
           xlnx,rx-no-of-channels = <4>;
           xlnx,rx-protocol = <2>;
           xlnx,tx-protocol = <2>;
           xlnx,tx-refclk-sel = <2>;
           xlnx,rx-refclk-sel = <0>;
           xlnx,tx-frl-refclk-sel = <2>;
           xlnx,rx-frl-refclk-sel = <0>;
           xlnx,tx-pll-selection = <6>;
           xlnx,rx-pll-selection = <0>;
           xlnx,nidru = <1>;
           xlnx,nidru-refclk-sel = <4>;
           xlnx,transceiver-width = <4>;
           xlnx,gt-direction = <3>;
           xlnx,input-pixels-per-clock = <4>;
           xlnx,use-gt-ch4-hdmi = <1>;
           xlnx,rx-max-gt-line-rate = <0xc>;
           xlnx,tx-max-gt-line-rate = <0xc>;
           xlnx,rx-clk-primitive = <0x0>;
           xlnx,tx-clk-primitive = <0x0>;
           #phy-cells = <0>;
   };
...
