<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1464" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1464{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1464{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1464{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1464{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_1464{left:151px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_1464{left:69px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_1464{left:69px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t8_1464{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_1464{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1464{left:69px;bottom:987px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tb_1464{left:69px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_1464{left:69px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#td_1464{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_1464{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1464{left:69px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1464{left:69px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1464{left:69px;bottom:857px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ti_1464{left:69px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_1464{left:69px;bottom:817px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_1464{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_1464{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_1464{left:69px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tn_1464{left:69px;bottom:744px;letter-spacing:-0.13px;}
#to_1464{left:69px;bottom:685px;letter-spacing:0.13px;}
#tp_1464{left:151px;bottom:685px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_1464{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tr_1464{left:69px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_1464{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_1464{left:69px;bottom:603px;}
#tu_1464{left:95px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_1464{left:69px;bottom:580px;}
#tw_1464{left:95px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tx_1464{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#ty_1464{left:69px;bottom:544px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tz_1464{left:69px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_1464{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_1464{left:69px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_1464{left:315px;bottom:499px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_1464{left:401px;bottom:499px;letter-spacing:0.11px;word-spacing:0.03px;}
#t14_1464{left:86px;bottom:480px;letter-spacing:-0.13px;}
#t15_1464{left:137px;bottom:480px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t16_1464{left:238px;bottom:480px;letter-spacing:-0.19px;}
#t17_1464{left:544px;bottom:480px;letter-spacing:-0.13px;}
#t18_1464{left:73px;bottom:457px;letter-spacing:-0.11px;}
#t19_1464{left:132px;bottom:457px;letter-spacing:-0.12px;}
#t1a_1464{left:211px;bottom:457px;letter-spacing:-0.14px;}
#t1b_1464{left:310px;bottom:457px;letter-spacing:-0.11px;}
#t1c_1464{left:310px;bottom:435px;letter-spacing:-0.14px;}
#t1d_1464{left:310px;bottom:414px;letter-spacing:-0.14px;}
#t1e_1464{left:310px;bottom:393px;letter-spacing:-0.14px;}
#t1f_1464{left:310px;bottom:371px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_1464{left:310px;bottom:350px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_1464{left:73px;bottom:327px;letter-spacing:-0.11px;}
#t1i_1464{left:132px;bottom:327px;letter-spacing:-0.13px;}
#t1j_1464{left:211px;bottom:327px;letter-spacing:-0.11px;}
#t1k_1464{left:310px;bottom:327px;letter-spacing:-0.11px;}
#t1l_1464{left:310px;bottom:310px;letter-spacing:-0.12px;}
#t1m_1464{left:310px;bottom:293px;letter-spacing:-0.12px;}
#t1n_1464{left:310px;bottom:276px;letter-spacing:-0.11px;}
#t1o_1464{left:73px;bottom:254px;letter-spacing:-0.11px;}
#t1p_1464{left:132px;bottom:254px;letter-spacing:-0.13px;}
#t1q_1464{left:211px;bottom:254px;letter-spacing:-0.13px;}
#t1r_1464{left:310px;bottom:254px;letter-spacing:-0.12px;}

.s1_1464{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1464{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1464{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1464{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1464{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1464{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1464{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_1464{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1464" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1464Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1464" style="-webkit-user-select: none;"><object width="935" height="1210" data="1464/1464.svg" type="image/svg+xml" id="pdf1464" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1464" class="t s1_1464">39-4 </span><span id="t2_1464" class="t s1_1464">Vol. 3D </span>
<span id="t3_1464" class="t s2_1464">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1464" class="t s3_1464">39.5.3 </span><span id="t5_1464" class="t s3_1464">Interactions with APIC Virtualization </span>
<span id="t6_1464" class="t s4_1464">This section applies to Intel SGX in VMX non-root operation when the “virtualize APIC accesses” VM-execution </span>
<span id="t7_1464" class="t s4_1464">control is 1. </span>
<span id="t8_1464" class="t s4_1464">A memory access by an enclave instruction that implicitly uses a cached physical address is never checked for </span>
<span id="t9_1464" class="t s4_1464">overlap with the APIC-access page. Such accesses never cause APIC-access VM exits and are never redirected to </span>
<span id="ta_1464" class="t s4_1464">the virtual-APIC page. Implicit memory accesses can only be made to the SECS, the TCS, or the SSA of an enclave </span>
<span id="tb_1464" class="t s4_1464">(see Section 35.5.3.2). </span>
<span id="tc_1464" class="t s4_1464">An explicit Enclave Access (a linear memory access which is either from within an enclave into its ELRANGE, or an </span>
<span id="td_1464" class="t s4_1464">access by an Intel SGX instruction that is expected to be in the EPC) that overlaps with the APIC-access page </span>
<span id="te_1464" class="t s4_1464">causes a #PF exception (APIC page is expected to be outside of EPC). </span>
<span id="tf_1464" class="t s4_1464">Non-Enclave accesses made either by an Intel SGX instruction or by a logical processor inside an enclave to an </span>
<span id="tg_1464" class="t s4_1464">address that without SGX would have caused redirection to the virtual-APIC page instead cause an APIC-access </span>
<span id="th_1464" class="t s4_1464">VM exit. </span>
<span id="ti_1464" class="t s4_1464">Other than implicit accesses made by Intel SGX instructions, guest-physical and physical accesses are not consid- </span>
<span id="tj_1464" class="t s4_1464">ered “enclave accesses”; consequently, such accesses result in undefined behavior if these accesses eventually </span>
<span id="tk_1464" class="t s4_1464">reach EPC. This applies to any non-enclave physical accesses. </span>
<span id="tl_1464" class="t s4_1464">While a logical processor is executing inside an enclave, an attempt to execute an instruction outside of ELRANGE </span>
<span id="tm_1464" class="t s4_1464">results in a #GP(0), even if the linear address would translate to a physical address that overlaps the APIC-access </span>
<span id="tn_1464" class="t s4_1464">page. </span>
<span id="to_1464" class="t s3_1464">39.5.4 </span><span id="tp_1464" class="t s3_1464">Interactions with VT and SGX concurrency </span>
<span id="tq_1464" class="t s4_1464">In some cases, a VMM is required to handle conflicts between its own operation and a guest operation on EPC pages </span>
<span id="tr_1464" class="t s4_1464">that are present in both guest and VMM address space. These conflict would otherwise cause the guest to experi- </span>
<span id="ts_1464" class="t s4_1464">ence an unexpected behavior (vs. running directly on the h/w). These conflict cases are: </span>
<span id="tt_1464" class="t s5_1464">• </span><span id="tu_1464" class="t s4_1464">ETRACK/ETRACKC failure due to Entry Epoch Object Lock conflict or reference tracking check failure. </span>
<span id="tv_1464" class="t s5_1464">• </span><span id="tw_1464" class="t s4_1464">EPC Page Resource conflict. </span>
<span id="tx_1464" class="t s4_1464">A new exit reason is defined for all those cases: SGX_CONFLICT (value 71). The VMCS exit qualification field details </span>
<span id="ty_1464" class="t s4_1464">the specific case as follows: </span>
<span id="tz_1464" class="t s4_1464">This SGX_CONFLICT exiting behavior is controlled by a VM execution control called ENABLE_EPC_VIRTUALIZA- </span>
<span id="t10_1464" class="t s4_1464">TION_EXTENSIONS (bit 29 of the secondary processor control field). </span>
<span id="t11_1464" class="t s4_1464">Details for various SGX_CONFLICT VMEXIT cases are provided in the following sections. </span>
<span id="t12_1464" class="t s6_1464">Table 39-1. </span><span id="t13_1464" class="t s6_1464">SGX Conflict Exit Qualification </span>
<span id="t14_1464" class="t s7_1464">Bits </span><span id="t15_1464" class="t s7_1464">Size (bits) </span><span id="t16_1464" class="t s7_1464">Name </span><span id="t17_1464" class="t s7_1464">Description </span>
<span id="t18_1464" class="t s8_1464">15:0 </span><span id="t19_1464" class="t s8_1464">16 </span><span id="t1a_1464" class="t s8_1464">Code </span><span id="t1b_1464" class="t s8_1464">Exit qualification code. The following values are defined: </span>
<span id="t1c_1464" class="t s8_1464">0: TRACKING_RESOURCE_CONFLICT </span>
<span id="t1d_1464" class="t s8_1464">1: TRACKING_REFERENCE_CONFLICT </span>
<span id="t1e_1464" class="t s8_1464">2: EPC_PAGE_CONFLICT_EXCEPTION </span>
<span id="t1f_1464" class="t s8_1464">3: EPC_PAGE_CONFLICT_ERROR </span>
<span id="t1g_1464" class="t s8_1464">Other: Reserved </span>
<span id="t1h_1464" class="t s8_1464">31:16 </span><span id="t1i_1464" class="t s8_1464">16 </span><span id="t1j_1464" class="t s8_1464">Error </span><span id="t1k_1464" class="t s8_1464">Error code. Applicable only if the exit qualification code is EPC_PAGE_CONFLICT_ERROR; </span>
<span id="t1l_1464" class="t s8_1464">contains the error code that would be returned in RAX if the instruction was executed on </span>
<span id="t1m_1464" class="t s8_1464">bare metal platform or if the ENABLE_EPC_VIRTUALIZATION_EXTENSIONS bit in the </span>
<span id="t1n_1464" class="t s8_1464">secondary processor control field is not set. In other cases this field is reserved as 0. </span>
<span id="t1o_1464" class="t s8_1464">63:32 </span><span id="t1p_1464" class="t s8_1464">32 </span><span id="t1q_1464" class="t s8_1464">Reserved </span><span id="t1r_1464" class="t s8_1464">Always 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
