#ifndef _el2_trc_GEN_H_
#define _el2_trc_GEN_H_

// INFO_EMAC_RA_PDCCH
#define INFO_EMAC_RA_PDCCH_size "ƒd"
#define INFO_EMAC_RA_PDCCH INFO_EMAC_RA_PDCCH__enum,INFO_EMAC_RA_PDCCH_size

// INFO_EMAC_RA_START_SR
#define INFO_EMAC_RA_START_SR_size "cd"
#define INFO_EMAC_RA_START_SR INFO_EMAC_RA_START_SR__enum,INFO_EMAC_RA_START_SR_size

// INFO_EMAC_RA_PRACH_TX
#define INFO_EMAC_RA_PRACH_TX_size "„d"
#define INFO_EMAC_RA_PRACH_TX INFO_EMAC_RA_PRACH_TX__enum,INFO_EMAC_RA_PRACH_TX_size

// INFO_EMAC_RA_RAR_MATCH
#define INFO_EMAC_RA_RAR_MATCH_size "d"
#define INFO_EMAC_RA_RAR_MATCH INFO_EMAC_RA_RAR_MATCH__enum,INFO_EMAC_RA_RAR_MATCH_size

// INFO_EMAC_RA_RAR_MISMATCH
#define INFO_EMAC_RA_RAR_MISMATCH_size "d"
#define INFO_EMAC_RA_RAR_MISMATCH INFO_EMAC_RA_RAR_MISMATCH__enum,INFO_EMAC_RA_RAR_MISMATCH_size

// INFO_EMAC_RA_RAR_TIMEOUT
#define INFO_EMAC_RA_RAR_TIMEOUT_size NULL
#define INFO_EMAC_RA_RAR_TIMEOUT INFO_EMAC_RA_RAR_TIMEOUT__enum,INFO_EMAC_RA_RAR_TIMEOUT_size

// INFO_EMAC_RA_MSG3_TX
#define INFO_EMAC_RA_MSG3_TX_size "d"
#define INFO_EMAC_RA_MSG3_TX INFO_EMAC_RA_MSG3_TX__enum,INFO_EMAC_RA_MSG3_TX_size

// INFO_EMAC_RA_CR_MATCH
#define INFO_EMAC_RA_CR_MATCH_size "d"
#define INFO_EMAC_RA_CR_MATCH INFO_EMAC_RA_CR_MATCH__enum,INFO_EMAC_RA_CR_MATCH_size

// INFO_EMAC_RA_CR_MISMATCH
#define INFO_EMAC_RA_CR_MISMATCH_size "d"
#define INFO_EMAC_RA_CR_MISMATCH INFO_EMAC_RA_CR_MISMATCH__enum,INFO_EMAC_RA_CR_MISMATCH_size

// INFO_EMAC_RA_CR_CRNTI_SUCCESS
#define INFO_EMAC_RA_CR_CRNTI_SUCCESS_size "d"
#define INFO_EMAC_RA_CR_CRNTI_SUCCESS INFO_EMAC_RA_CR_CRNTI_SUCCESS__enum,INFO_EMAC_RA_CR_CRNTI_SUCCESS_size

// INFO_EMAC_RA_CR_TIMEOUT
#define INFO_EMAC_RA_CR_TIMEOUT_size NULL
#define INFO_EMAC_RA_CR_TIMEOUT INFO_EMAC_RA_CR_TIMEOUT__enum,INFO_EMAC_RA_CR_TIMEOUT_size

// INFO_EMAC_RA_COMP
#define INFO_EMAC_RA_COMP_size NULL
#define INFO_EMAC_RA_COMP INFO_EMAC_RA_COMP__enum,INFO_EMAC_RA_COMP_size

// INFO_EPDCP_GEN_STATUS_RPRT
#define INFO_EPDCP_GEN_STATUS_RPRT_size "ƒd"
#define INFO_EPDCP_GEN_STATUS_RPRT INFO_EPDCP_GEN_STATUS_RPRT__enum,INFO_EPDCP_GEN_STATUS_RPRT_size

// INFO_EPDCP_ESTABLISH_RB
#define INFO_EPDCP_ESTABLISH_RB_size "‚d"
#define INFO_EPDCP_ESTABLISH_RB INFO_EPDCP_ESTABLISH_RB__enum,INFO_EPDCP_ESTABLISH_RB_size

// INFO_EPDCP_DELETE_RB
#define INFO_EPDCP_DELETE_RB_size "‚d"
#define INFO_EPDCP_DELETE_RB INFO_EPDCP_DELETE_RB__enum,INFO_EPDCP_DELETE_RB_size

// INFO_EPDCP_ROHC_UL_HDR_SZ
#define INFO_EPDCP_ROHC_UL_HDR_SZ_size "ƒd"
#define INFO_EPDCP_ROHC_UL_HDR_SZ INFO_EPDCP_ROHC_UL_HDR_SZ__enum,INFO_EPDCP_ROHC_UL_HDR_SZ_size

// INFO_EPDCP_ROHC_DL_INPUT
#define INFO_EPDCP_ROHC_DL_INPUT_size "‚d"
#define INFO_EPDCP_ROHC_DL_INPUT INFO_EPDCP_ROHC_DL_INPUT__enum,INFO_EPDCP_ROHC_DL_INPUT_size

// INFO_EPDCP_ROHC_DL_OUTPUT
#define INFO_EPDCP_ROHC_DL_OUTPUT_size "‚d"
#define INFO_EPDCP_ROHC_DL_OUTPUT INFO_EPDCP_ROHC_DL_OUTPUT__enum,INFO_EPDCP_ROHC_DL_OUTPUT_size

// INFO_EMAC_DRX_ON_TIMER_START
#define INFO_EMAC_DRX_ON_TIMER_START_size "dc"
#define INFO_EMAC_DRX_ON_TIMER_START INFO_EMAC_DRX_ON_TIMER_START__enum,INFO_EMAC_DRX_ON_TIMER_START_size

// INFO_EMAC_DRX_ON_TIMER_EXP
#define INFO_EMAC_DRX_ON_TIMER_EXP_size "dc"
#define INFO_EMAC_DRX_ON_TIMER_EXP INFO_EMAC_DRX_ON_TIMER_EXP__enum,INFO_EMAC_DRX_ON_TIMER_EXP_size

// INFO_EMAC_DRX_ON_TMR_STOP
#define INFO_EMAC_DRX_ON_TMR_STOP_size "dc"
#define INFO_EMAC_DRX_ON_TMR_STOP INFO_EMAC_DRX_ON_TMR_STOP__enum,INFO_EMAC_DRX_ON_TMR_STOP_size

// INFO_EMAC_DRX_INA_TMR_START
#define INFO_EMAC_DRX_INA_TMR_START_size "d"
#define INFO_EMAC_DRX_INA_TMR_START INFO_EMAC_DRX_INA_TMR_START__enum,INFO_EMAC_DRX_INA_TMR_START_size

// INFO_EMAC_DRX_INA_TMR_EXP
#define INFO_EMAC_DRX_INA_TMR_EXP_size "d"
#define INFO_EMAC_DRX_INA_TMR_EXP INFO_EMAC_DRX_INA_TMR_EXP__enum,INFO_EMAC_DRX_INA_TMR_EXP_size

// INFO_EMAC_DRX_INA_TMR_STOP
#define INFO_EMAC_DRX_INA_TMR_STOP_size "d"
#define INFO_EMAC_DRX_INA_TMR_STOP INFO_EMAC_DRX_INA_TMR_STOP__enum,INFO_EMAC_DRX_INA_TMR_STOP_size

// INFO_EMAC_DRX_SHORT_TIMER_START
#define INFO_EMAC_DRX_SHORT_TIMER_START_size "d"
#define INFO_EMAC_DRX_SHORT_TIMER_START INFO_EMAC_DRX_SHORT_TIMER_START__enum,INFO_EMAC_DRX_SHORT_TIMER_START_size

// INFO_EMAC_DRX_SHORT_TMR_EXP
#define INFO_EMAC_DRX_SHORT_TMR_EXP_size "d"
#define INFO_EMAC_DRX_SHORT_TMR_EXP INFO_EMAC_DRX_SHORT_TMR_EXP__enum,INFO_EMAC_DRX_SHORT_TMR_EXP_size

// INFO_EMAC_DRX_INC_INIT
#define INFO_EMAC_DRX_INC_INIT_size NULL
#define INFO_EMAC_DRX_INC_INIT INFO_EMAC_DRX_INC_INIT__enum,INFO_EMAC_DRX_INC_INIT_size

// INFO_EMAC_DRX_INC_INJ_GAP
#define INFO_EMAC_DRX_INC_INJ_GAP_size "d"
#define INFO_EMAC_DRX_INC_INJ_GAP INFO_EMAC_DRX_INC_INJ_GAP__enum,INFO_EMAC_DRX_INC_INJ_GAP_size

// INFO_EMC_DRX_INC_GAP_IGNORE
#define INFO_EMC_DRX_INC_GAP_IGNORE_size "d"
#define INFO_EMC_DRX_INC_GAP_IGNORE INFO_EMC_DRX_INC_GAP_IGNORE__enum,INFO_EMC_DRX_INC_GAP_IGNORE_size

// INFO_EMAC_DRX_INC_GAP_RCV_START
#define INFO_EMAC_DRX_INC_GAP_RCV_START_size "d"
#define INFO_EMAC_DRX_INC_GAP_RCV_START INFO_EMAC_DRX_INC_GAP_RCV_START__enum,INFO_EMAC_DRX_INC_GAP_RCV_START_size

// INFO_EMAC_DRX_INC_GAP_RCV_END
#define INFO_EMAC_DRX_INC_GAP_RCV_END_size NULL
#define INFO_EMAC_DRX_INC_GAP_RCV_END INFO_EMAC_DRX_INC_GAP_RCV_END__enum,INFO_EMAC_DRX_INC_GAP_RCV_END_size

// INFO_EMAC_DRX_INC_GAP_TMR_EXP
#define INFO_EMAC_DRX_INC_GAP_TMR_EXP_size NULL
#define INFO_EMAC_DRX_INC_GAP_TMR_EXP INFO_EMAC_DRX_INC_GAP_TMR_EXP__enum,INFO_EMAC_DRX_INC_GAP_TMR_EXP_size


#endif // el2_trc_gen.h
