// Seed: 3316243004
module module_0;
  logic [7:0] id_1;
  always @(*) begin
    return id_1;
  end
  uwire id_4, id_5;
  wire id_6 = id_5++;
  id_7(
      .min(id_3),
      .id_0(id_3),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_2 - 1),
      .id_5(1),
      .id_6(1),
      .id_7(),
      .id_8(1),
      .id_9((id_1)),
      .id_10(id_5),
      .id_11(id_2),
      .id_12(id_6),
      .id_13(1),
      .id_14(""),
      .id_15(id_3),
      .id_16(id_5),
      .id_17(1),
      .id_18(id_6),
      .id_19(id_1[1]),
      .id_20(id_3),
      .id_21(1),
      .id_22(id_6),
      .id_23(1),
      .id_24(id_6),
      .id_25(id_4),
      .id_26(id_6)
  );
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    output wire id_9,
    output tri1 id_10,
    input wor id_11
);
  wire id_13;
  xnor (id_0, id_1, id_11, id_13, id_2, id_6, id_7, id_8);
  module_0();
endmodule
