// Seed: 2832552587
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri   id_2
);
  wire id_4;
  id_5 :
  assert property (@(negedge (1'b0 - id_4)) 1'h0)
  else;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    output wand id_4,
    output wire id_5,
    output uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri id_13,
    input supply0 id_14,
    output wand id_15,
    input tri1 id_16,
    input wire id_17,
    output wor id_18
);
  module_0 modCall_1 (
      id_0,
      id_18,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
