Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy_rst_ctrl.ip --block-symbol-file --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy_rst_ctrl --family="Arria 10" --part=10AX048H3F34E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy_rst_ctrl.ip --synthesis=VHDL --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy_rst_ctrl --family="Arria 10" --part=10AX048H3F34E2SG
Info: sdi_tx_sys_tx_phy_rst_ctrl: "Transforming system: sdi_tx_sys_tx_phy_rst_ctrl"
Info: sdi_tx_sys_tx_phy_rst_ctrl: "Naming system components in system: sdi_tx_sys_tx_phy_rst_ctrl"
Info: sdi_tx_sys_tx_phy_rst_ctrl: "Processing generation queue"
Info: sdi_tx_sys_tx_phy_rst_ctrl: "Generating: sdi_tx_sys_tx_phy_rst_ctrl"
Info: sdi_tx_sys_tx_phy_rst_ctrl: "Generating: altera_xcvr_reset_control"
Info: tx_phy_rst_ctrl: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: tx_phy_rst_ctrl: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: tx_phy_rst_ctrl: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: tx_phy_rst_ctrl: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: sdi_tx_sys_tx_phy_rst_ctrl: Done "sdi_tx_sys_tx_phy_rst_ctrl" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
