#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 25 13:15:19 2021
# Process ID: 15228
# Current directory: c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex
# Command line: vivado.exe -notrace -source c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.tcl
# Log file: c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/vivado.log
# Journal file: c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.684 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'ila_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'ila_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'ila_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'ila_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.srcs/sources_1/ip/ila_0_1/ila_0.xml'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/xsim/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/modelsim/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/questa/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/ies/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/vcs/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/riviera/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/activehdl/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0_1/xcelium/ila_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.684 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Jun 25 13:17:03 2021] Launched synth_1...
Run output will be captured here: c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1479.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_inst/inst'
Finished Parsing XDC File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_inst/inst'
Parsing XDC File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ILA_inst/inst'
Finished Parsing XDC File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ILA_inst/inst'
Parsing XDC File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/imports/example_ila_0.xdc]
Finished Parsing XDC File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/imports/example_ila_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1611.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 112 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1736.465 ; gain = 613.004
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1770.773 ; gain = 0.109
[Fri Jun 25 13:24:16 2021] Launched impl_1...
Run output will be captured here: c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 25 13:42:00 2021] Launched impl_1...
Run output will be captured here: c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1785.641 ; gain = 2.012
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0FD8AA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3310.488 ; gain = 1524.848
set_property PROGRAM.FILE {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/example_ila_0.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/example_ila_0.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/example_ila_0.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ILA_inst' at location 'uuid_BF648F7245265C97A4D03D7590FC6167' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/example_ila_0.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/example_ila_0.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.runs/impl_1/example_ila_0.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3348.906 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3357.836 ; gain = 8.930
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"ILA_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"ILA_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-25 13:45:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"ILA_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"ILA_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-25 13:45:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/ila_0_ex/ila_0_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 13:49:26 2021...
