Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: conware.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "conware.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "conware"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : conware
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\conway.v" into library work
Parsing module <conway>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\shredder.v" into library work
Parsing module <shredder>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\shredder_array.v" into library work
Parsing module <shredder_array>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v" into library work
Parsing module <buffer2axis>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v" into library work
Parsing module <axis2buffer>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\conware.v" into library work
Parsing module <conware>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\conware.v" Line 75: Port buffer is not connected to this instance

Elaborating module <conware>.

Elaborating module <axis2buffer(DWIDTH=32,WIDTH=32)>.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v" Line 90: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <shredder_array(WIDTH=32)>.

Elaborating module <shredder>.

Elaborating module <conway>.

Elaborating module <buffer2axis(DWIDTH=32,WIDTH=32)>.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v" Line 106: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <conware>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\conware.v".
        DWIDTH = 32
        WIDTH = 32
        HEIGHT = 1
INFO:Xst:3210 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\conware.v" line 75: Output port <buffer> of the instance <b2a> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <conware> synthesized.

Synthesizing Unit <axis2buffer>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v".
        DWIDTH = 32
        WIDTH = 32
WARNING:Xst:647 - Input <dead_color> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <out_data<31>>.
    Found 1-bit register for signal <out_data<30>>.
    Found 1-bit register for signal <out_data<29>>.
    Found 1-bit register for signal <out_data<28>>.
    Found 1-bit register for signal <out_data<27>>.
    Found 1-bit register for signal <out_data<26>>.
    Found 1-bit register for signal <out_data<25>>.
    Found 1-bit register for signal <out_data<24>>.
    Found 1-bit register for signal <out_data<23>>.
    Found 1-bit register for signal <out_data<22>>.
    Found 1-bit register for signal <out_data<21>>.
    Found 1-bit register for signal <out_data<20>>.
    Found 1-bit register for signal <out_data<19>>.
    Found 1-bit register for signal <out_data<18>>.
    Found 1-bit register for signal <out_data<17>>.
    Found 1-bit register for signal <out_data<16>>.
    Found 1-bit register for signal <out_data<15>>.
    Found 1-bit register for signal <out_data<14>>.
    Found 1-bit register for signal <out_data<13>>.
    Found 1-bit register for signal <out_data<12>>.
    Found 1-bit register for signal <out_data<11>>.
    Found 1-bit register for signal <out_data<10>>.
    Found 1-bit register for signal <out_data<9>>.
    Found 1-bit register for signal <out_data<8>>.
    Found 1-bit register for signal <out_data<7>>.
    Found 1-bit register for signal <out_data<6>>.
    Found 1-bit register for signal <out_data<5>>.
    Found 1-bit register for signal <out_data<4>>.
    Found 1-bit register for signal <out_data<3>>.
    Found 1-bit register for signal <out_data<2>>.
    Found 1-bit register for signal <out_data<1>>.
    Found 1-bit register for signal <out_data<0>>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter[7]_GND_2_o_add_6_OUT> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <counter[4]_out_data[31]_Mux_3_o> created at line 63.
    Found 8-bit comparator lessequal for signal <n0017> created at line 108
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <axis2buffer> synthesized.

Synthesizing Unit <shredder_array>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\shredder_array.v".
        WIDTH = 32
    Summary:
	no macro.
Unit <shredder_array> synthesized.

Synthesizing Unit <shredder>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\shredder.v".
    Found 3-bit register for signal <shift_reg>.
    Found 2-bit adder for signal <n0035[1:0]> created at line 27.
    Found 3-bit adder for signal <sum_out> created at line 27.
    Found 3-bit adder for signal <_n0040> created at line 12.
    Found 3-bit adder for signal <_n0041> created at line 12.
    Found 3-bit adder for signal <nsum> created at line 12.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <shredder> synthesized.

Synthesizing Unit <conway>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\conway.v".
    Summary:
	no macro.
Unit <conway> synthesized.

Synthesizing Unit <buffer2axis>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\xps\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v".
        DWIDTH = 32
        WIDTH = 32
    Found 1-bit register for signal <state>.
    Found 32-bit register for signal <buffer>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter[7]_GND_6_o_add_9_OUT> created at line 106.
    Found 1-bit 32-to-1 multiplexer for signal <counter[4]_buffer[31]_Mux_0_o> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <buffer2axis> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 162
 2-bit adder                                           : 32
 3-bit adder                                           : 128
 8-bit adder                                           : 2
# Registers                                            : 69
 1-bit register                                        : 34
 3-bit register                                        : 32
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 32-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axis2buffer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <axis2buffer> synthesized (advanced).

Synthesizing (advanced) Unit <buffer2axis>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <buffer2axis> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 96
 3-bit adder                                           : 32
 3-bit adder carry in                                  : 64
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 162
 Flip-Flops                                            : 162
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <conware> ...

Optimizing unit <axis2buffer> ...

Optimizing unit <shredder_array> ...

Optimizing unit <buffer2axis> ...
WARNING:Xst:1293 - FF/Latch <a2b/counter_6> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a2b/counter_5> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a2b/counter_7> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_6> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_5> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_7> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block conware, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 172
 Flip-Flops                                            : 172

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : conware.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 267
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 31
#      LUT3                        : 39
#      LUT4                        : 3
#      LUT5                        : 22
#      LUT6                        : 150
#      MUXCY                       : 8
#      MUXF7                       : 2
#      XORCY                       : 10
# FlipFlops/Latches                : 172
#      FD                          : 32
#      FDE                         : 32
#      FDR                         : 97
#      FDRE                        : 10
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 35
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             172  out of  106400     0%  
 Number of Slice LUTs:                  246  out of  53200     0%  
    Number used as Logic:               246  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    331
   Number with an unused Flip Flop:     159  out of    331    48%  
   Number with an unused LUT:            85  out of    331    25%  
   Number of fully used LUT-FF pairs:    87  out of    331    26%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  71  out of    200    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ACLK                               | BUFGP                  | 172   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.944ns (Maximum Frequency: 339.728MHz)
   Minimum input arrival time before clock: 3.530ns
   Maximum output required time after clock: 2.622ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 2.944ns (frequency: 339.728MHz)
  Total number of paths / destination ports: 3024 / 214
-------------------------------------------------------------------------
Delay:               2.944ns (Levels of Logic = 4)
  Source:            a2b/out_data_8 (FF)
  Destination:       a2b/out_data_31 (FF)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: a2b/out_data_8 to a2b/out_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.753  a2b/out_data_8 (a2b/out_data_8)
     LUT6:I0->O            1   0.053   0.635  a2b/Mmux_counter[4]_out_data[31]_Mux_3_o_92 (a2b/Mmux_counter[4]_out_data[31]_Mux_3_o_92)
     LUT6:I2->O            1   0.053   0.485  a2b/Mmux_counter[4]_out_data[31]_Mux_3_o_4 (a2b/Mmux_counter[4]_out_data[31]_Mux_3_o_4)
     LUT6:I4->O           32   0.053   0.566  a2b/Mmux_in_state18 (a2b/in_state)
     LUT6:I5->O            1   0.053   0.000  a2b/out_data_31_rstpot (a2b/out_data_31_rstpot)
     FD:D                      0.011          a2b/out_data_31
    ----------------------------------------
    Total                      2.944ns (0.505ns logic, 2.439ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 1272 / 184
-------------------------------------------------------------------------
Offset:              3.530ns (Levels of Logic = 6)
  Source:            S_AXIS_TDATA<3> (PAD)
  Destination:       a2b/out_data_31 (FF)
  Destination Clock: ACLK rising

  Data Path: S_AXIS_TDATA<3> to a2b/out_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.739  S_AXIS_TDATA_3_IBUF (S_AXIS_TDATA_3_IBUF)
     LUT6:I0->O            1   0.053   0.725  a2b/Mmux_in_state11 (a2b/Mmux_in_state1)
     LUT5:I0->O            1   0.053   0.485  a2b/Mmux_in_state14 (a2b/Mmux_in_state13)
     LUT4:I2->O            1   0.053   0.739  a2b/Mmux_counter[4]_out_data[31]_Mux_3_o_2_f7_SW0 (N12)
     LUT6:I0->O           32   0.053   0.566  a2b/Mmux_in_state18 (a2b/in_state)
     LUT6:I5->O            1   0.053   0.000  a2b/out_data_31_rstpot (a2b/out_data_31_rstpot)
     FD:D                      0.011          a2b/out_data_31
    ----------------------------------------
    Total                      3.530ns (0.276ns logic, 3.254ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 1280 / 27
-------------------------------------------------------------------------
Offset:              2.622ns (Levels of Logic = 4)
  Source:            b2a/counter_1 (FF)
  Destination:       M_AXIS_TDATA<23> (PAD)
  Source Clock:      ACLK rising

  Data Path: b2a/counter_1 to M_AXIS_TDATA<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.282   0.837  b2a/counter_1 (b2a/counter_1)
     LUT6:I0->O            1   0.053   0.635  b2a/Mmux_counter[4]_buffer[31]_Mux_0_o_81 (b2a/Mmux_counter[4]_buffer[31]_Mux_0_o_81)
     LUT6:I2->O            1   0.053   0.000  b2a/Mmux_counter[4]_buffer[31]_Mux_0_o_3 (b2a/Mmux_counter[4]_buffer[31]_Mux_0_o_3)
     MUXF7:I1->O          24   0.217   0.545  b2a/Mmux_counter[4]_buffer[31]_Mux_0_o_2_f7 (M_AXIS_TDATA_0_OBUF)
     OBUF:I->O                 0.000          M_AXIS_TDATA_23_OBUF (M_AXIS_TDATA<23>)
    ----------------------------------------
    Total                      2.622ns (0.605ns logic, 2.017ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |    2.944|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.58 secs
 
--> 

Total memory usage is 499272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

