INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 2/dvlsi_adders/dvlsi_adders.srcs/sources_1/new/bcd_full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 2/dvlsi_adders/dvlsi_adders.srcs/sources_1/new/full_adder_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_4_bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 2/dvlsi_adders/dvlsi_adders.srcs/sources_1/new/full_adder_str.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_str'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 2/dvlsi_adders/dvlsi_adders.srcs/sources_1/new/half_adder_df.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder_df'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 2/dvlsi_adders/dvlsi_adders.srcs/sim_4/new/bcd_full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_full_adder_tb'
