# SRAM
Designed a parameterizable SRAM using Verilog and implemented testbench with front door and back door access test cases. Performed different tasks and functions for writing and reading to different segments of the SRAM.
