// Seed: 127612485
program module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -1;
  wire id_3;
  ;
endprogram
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4,
    input tri1 id_5,
    output uwire id_6,
    output uwire id_7,
    output supply0 id_8,
    output tri1 id_9,
    output logic id_10,
    input wor id_11,
    input uwire id_12,
    input tri0 id_13
);
  always @(1, 1) begin : LABEL_0
    id_10 <= id_3;
  end
  generate
    for (id_15 = id_13; 1'd0; id_10 = id_5) begin : LABEL_1
      logic [1 : -1] id_16;
    end
  endgenerate
  module_0 modCall_1 (
      id_15,
      id_15
  );
  wire id_17;
endmodule
