#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019ce60b6030 .scope module, "testindft" "testindft" 2 1;
 .timescale 0 0;
v0000019ce6092d80_0 .var "in1", 7 0;
v0000019ce6092e20_0 .var "in2", 7 0;
v0000019ce6092ec0_0 .net/s "out1", 7 0, v0000019ce5fabce0_0;  1 drivers
v0000019ce6092f60_0 .net/s "out2", 7 0, v0000019ce6092ce0_0;  1 drivers
S_0000019ce5fa8ab0 .scope module, "DUT" "DFT2" 2 4, 3 1 0, S_0000019ce60b6030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /INPUT 3 "index";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
v0000019ce5fa8c40 .array/s "Wi", 0 3, 7 0;
v0000019ce5faba60 .array/s "Wr", 0 3, 7 0;
v0000019ce5fabb00_0 .net "in1", 7 0, v0000019ce6092d80_0;  1 drivers
v0000019ce5fabba0_0 .net "in2", 7 0, v0000019ce6092e20_0;  1 drivers
L_0000019ce6114828 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000019ce5fabc40_0 .net "index", 2 0, L_0000019ce6114828;  1 drivers
v0000019ce5fabce0_0 .var/s "out1", 7 0;
v0000019ce6092ce0_0 .var/s "out2", 7 0;
v0000019ce5faba60_0 .array/port v0000019ce5faba60, 0;
v0000019ce5faba60_1 .array/port v0000019ce5faba60, 1;
v0000019ce5faba60_2 .array/port v0000019ce5faba60, 2;
E_0000019ce5fa9e70/0 .event anyedge, v0000019ce5fabc40_0, v0000019ce5faba60_0, v0000019ce5faba60_1, v0000019ce5faba60_2;
v0000019ce5faba60_3 .array/port v0000019ce5faba60, 3;
v0000019ce5fa8c40_0 .array/port v0000019ce5fa8c40, 0;
E_0000019ce5fa9e70/1 .event anyedge, v0000019ce5faba60_3, v0000019ce5fabb00_0, v0000019ce5fabba0_0, v0000019ce5fa8c40_0;
v0000019ce5fa8c40_1 .array/port v0000019ce5fa8c40, 1;
v0000019ce5fa8c40_2 .array/port v0000019ce5fa8c40, 2;
v0000019ce5fa8c40_3 .array/port v0000019ce5fa8c40, 3;
E_0000019ce5fa9e70/2 .event anyedge, v0000019ce5fa8c40_1, v0000019ce5fa8c40_2, v0000019ce5fa8c40_3;
E_0000019ce5fa9e70 .event/or E_0000019ce5fa9e70/0, E_0000019ce5fa9e70/1, E_0000019ce5fa9e70/2;
    .scope S_0000019ce5fa8ab0;
T_0 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5faba60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5faba60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5faba60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5faba60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5fa8c40, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5fa8c40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5fa8c40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019ce5fa8c40, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000019ce5fa8ab0;
T_1 ;
    %wait E_0000019ce5fa9e70;
    %load/vec4 v0000019ce5fabc40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000019ce5faba60, 4;
    %load/vec4 v0000019ce5fabb00_0;
    %load/vec4 v0000019ce5fabba0_0;
    %add;
    %mul;
    %pad/u 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019ce5fabce0_0, 4, 5;
    %load/vec4 v0000019ce5fabc40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019ce5fa8c40, 4;
    %load/vec4 v0000019ce5fabb00_0;
    %load/vec4 v0000019ce5fabba0_0;
    %sub;
    %mul;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019ce6092ce0_0, 4, 5;
    %load/vec4 v0000019ce5fabc40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000019ce5fa8c40, 4;
    %load/vec4 v0000019ce5fabb00_0;
    %load/vec4 v0000019ce5fabba0_0;
    %add;
    %mul;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019ce5fabce0_0, 4, 5;
    %load/vec4 v0000019ce5fabc40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019ce5faba60, 4;
    %load/vec4 v0000019ce5fabb00_0;
    %load/vec4 v0000019ce5fabba0_0;
    %sub;
    %mul;
    %pad/u 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019ce6092ce0_0, 4, 5;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000019ce60b6030;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000019ce6092d80_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000019ce6092e20_0, 0;
    %delay 2, 0;
    %vpi_call 2 9 "$display", "Inputs: %b %b", v0000019ce6092d80_0, v0000019ce6092e20_0 {0 0 0};
    %delay 2, 0;
    %vpi_call 2 10 "$display", "Outputs: %b %b", v0000019ce6092ec0_0, v0000019ce6092f60_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tbdft.v";
    ".\DFT2.v";
