$date
	Mon Jan 23 20:55:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rv32_regfile_tb $end
$var wire 32 ! rs2_value [31:0] $end
$var wire 32 " rs1_value [31:0] $end
$var parameter 32 # PERIOD $end
$var reg 1 $ clk $end
$var reg 5 % rd_address [4:0] $end
$var reg 32 & rd_value [31:0] $end
$var reg 1 ' reset_n $end
$var reg 5 ( rs1_address [4:0] $end
$var reg 5 ) rs2_address [4:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 5 * rd_address [4:0] $end
$var wire 32 + rd_value [31:0] $end
$var wire 1 ' reset_n $end
$var wire 5 , rs1_address [4:0] $end
$var wire 5 - rs2_address [4:0] $end
$var reg 32 . rs1_value_o [31:0] $end
$var reg 32 / rs1_value_reg [31:0] $end
$var reg 32 0 rs2_value_o [31:0] $end
$var reg 32 1 rs2_value_reg [31:0] $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b100000 2
bz 1
bz 0
bz /
bz .
bz -
bz ,
bz +
bz *
bz )
bz (
1'
bz &
bz %
0$
bz "
bz !
$end
#5000
1$
#10000
b0 1
b0 /
0$
b100 )
b100 -
b100 (
b100 ,
b1000100010 &
b1000100010 +
b100 %
b100 *
#15000
b0 !
b0 0
b0 "
b0 .
b1000100010 1
b1000100010 /
1$
#20000
0$
b1010001110 &
b1010001110 +
b0 %
b0 *
#25000
b1000100010 !
b1000100010 0
b1000100010 "
b1000100010 .
1$
#30000
b0 1
b0 /
0$
b0 )
b0 -
b0 (
b0 ,
#35000
b0 !
b0 0
b0 "
b0 .
1$
#40000
0$
#45000
1$
#50000
0$
