# 1x3_Router_-RTL_Design

Architectural design of data router in verilog
