\hypertarget{stm32f7xx__hal__rcc__ex_8h}{}\doxysection{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32f7xx__hal__rcc__ex_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc\_ex.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc\_ex.h}}


Header file of R\+CC H\+AL Extension module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+CC P\+LL configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em P\+L\+L\+I2S Clock structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em P\+L\+L\+S\+AI Clock structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+CC extended clocks structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga71189681029c9b592e24f61de213ff29}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+R\+N\+G\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga93863872b8bedab2b9714ad82f672f3d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B3\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+F\+M\+C\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadee5016adb1c8b62a5bb05f055859de0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M2\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+P\+B1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+P\+B2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf0be736e6cdebf31eeded223acc25613}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A2\+R\+ST))
\begin{DoxyCompactList}\small\item\em Force or release A\+H\+B1 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gae82cd541f933be46ec8d6c3ea50d402c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+FU)
\begin{DoxyCompactList}\small\item\em Force or release A\+H\+B2 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga230a57ed6c129076b4fd17bdb07d79f6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+FU)
\begin{DoxyCompactList}\small\item\em Force or release A\+H\+B3 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1010b7c4a9122449860babb341f01d7b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M2\+R\+ST))
\begin{DoxyCompactList}\small\item\em Force or release A\+P\+B1 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gac423d6a52fa42423119844e4a7d68c7b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M1\+R\+ST))
\begin{DoxyCompactList}\small\item\em Force or release A\+P\+B2 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga13e370f94b39c72876a321cdc5b31915}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga387cf373f0b77ef8d434a3a6f93bbd11}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+M\+C\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga975142c90b4e1baf21b361524518235d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+M\+C\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+Q\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main P\+LL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the Timers clocks prescalers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$CR $\vert$= (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+ON))
\begin{DoxyCompactList}\small\item\em Macros to Enable or Disable the P\+L\+L\+I\+S\+AI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Q\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+L\+L\+S\+AI clock multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Q\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+L\+L\+I2S clock multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Div\+Q\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R1, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R1\+\_\+\+P\+L\+L\+I2\+S\+D\+I\+VQ, (\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Div\+Q\+\_\+\+\_\+)-\/1))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+AI clock Divider coming from P\+L\+L\+I2S. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+Q\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R1, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R1\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+VQ, ((\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+Q\+\_\+\+\_\+)-\/1)$<$$<$8))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+AI clock Divider coming from P\+L\+L\+S\+AI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R1, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R1\+\_\+\+S\+A\+I1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure S\+A\+I1 clock source selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R1, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R1\+\_\+\+S\+A\+I1\+S\+EL)))
\begin{DoxyCompactList}\small\item\em Macro to get the S\+A\+I1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R1, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R1\+\_\+\+S\+A\+I2\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure S\+A\+I2 clock source selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R1, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R1\+\_\+\+S\+A\+I2\+S\+EL)))
\begin{DoxyCompactList}\small\item\em Macro to get the S\+A\+I2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8948d01638a1ff52529310a1eba70caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}()~(R\+CC-\/$>$C\+IR $\vert$= (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))
\begin{DoxyCompactList}\small\item\em Enable P\+L\+L\+S\+A\+I\+\_\+\+R\+DY interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90647b25667347150cdf62a0f580736e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}()~(R\+CC-\/$>$C\+IR \&= $\sim$(R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))
\begin{DoxyCompactList}\small\item\em Disable P\+L\+L\+S\+A\+I\+\_\+\+R\+DY interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e755ee880ecfa4142683029c601a296}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}()~(R\+CC-\/$>$C\+IR $\vert$= (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+YF))
\begin{DoxyCompactList}\small\item\em Clear the P\+L\+L\+S\+AI R\+DY interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga478a4064faa2f2f1fa7320fe6b60b5ba}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT}}()~((R\+CC-\/$>$C\+IR \& (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE)) == (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))
\begin{DoxyCompactList}\small\item\em Check the P\+L\+L\+S\+AI R\+DY interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}()~((R\+CC-\/$>$CR \& (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY)) == (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY))
\begin{DoxyCompactList}\small\item\em Check P\+L\+L\+S\+AI R\+DY flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+C\+L\+K\+S\+O\+U\+R\+CE}}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$C\+F\+GR, R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+RC))
\begin{DoxyCompactList}\small\item\em Macro to Get I2S clock source selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C1\+S\+EL)))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C2\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C2 clock (I2\+C2\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+C2\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C2\+S\+EL)))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C3\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C3 clock (I2\+C3\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+C3\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C3\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the I2\+C3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5ef626e39760793f37dd107f633c1404}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C4\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+I2\+C4\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C4\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C4\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C4 clock (I2\+C4\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+C4\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+I2\+C4\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the I2\+C4 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+S\+A\+R\+T1 clock (U\+S\+A\+R\+T1\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T1\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+S\+A\+R\+T1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T2\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+S\+A\+R\+T2 clock (U\+S\+A\+R\+T2\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T2\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+S\+A\+R\+T2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T3\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+S\+A\+R\+T3 clock (U\+S\+A\+R\+T3\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T3\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+S\+A\+R\+T3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T4\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+A\+R\+T4 clock (U\+A\+R\+T4\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+A\+R\+T4\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T4\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+A\+R\+T4 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T5\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+A\+R\+T5 clock (U\+A\+R\+T5\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+A\+R\+T5\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T5\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+A\+R\+T5 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T6\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+S\+A\+R\+T6 clock (U\+S\+A\+R\+T6\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+S\+A\+R\+T6\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+S\+A\+R\+T6 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T7\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+A\+R\+T7\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T7\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+A\+R\+T7\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+A\+R\+T7 clock (U\+A\+R\+T7\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+A\+R\+T7\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T7\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+A\+R\+T7 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T8\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+U\+A\+R\+T8\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T8\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+U\+A\+R\+T8\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the U\+A\+R\+T8 clock (U\+A\+R\+T8\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+U\+A\+R\+T8\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T8\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the U\+A\+R\+T8 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+L\+P\+T\+I\+M1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the L\+P\+T\+I\+M1 clock (L\+P\+T\+I\+M1\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+L\+P\+T\+I\+M1\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the L\+P\+T\+I\+M1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e0aa37c13e7e0751abf5c271ff0affb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the C\+EC clock (C\+E\+C\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the C\+EC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the C\+L\+K48 source (C\+L\+K48\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the C\+L\+K48 source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+M\+M\+C1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+D\+M\+M\+C1 clock (S\+D\+M\+M\+C1\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+M\+M\+C1\+S\+EL)))
\begin{DoxyCompactList}\small\item\em macro to get the S\+D\+M\+M\+C1 clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of R\+CC H\+AL Extension module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 