vendor_name = ModelSim
source_file = 1, C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica6/practica6b/decoder.vhd
source_file = 1, C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica6/practica6b/clkdiv.vhd
source_file = 1, C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica6/practica6b/practica6b.vhd
source_file = 1, C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica6/practica6b/bintobcd.vhd
source_file = 1, C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica6/practica6b/muxbcd.vhd
source_file = 1, C:/Users/ceron/OneDrive/Documentos/GitHub/CIRCUITOSLOGICOS/Practica6/practica6b/db/practica6b.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = practica6b
instance = comp, \seg[0]~output\, seg[0]~output, practica6b, 1
instance = comp, \seg[1]~output\, seg[1]~output, practica6b, 1
instance = comp, \seg[2]~output\, seg[2]~output, practica6b, 1
instance = comp, \seg[3]~output\, seg[3]~output, practica6b, 1
instance = comp, \seg[4]~output\, seg[4]~output, practica6b, 1
instance = comp, \seg[5]~output\, seg[5]~output, practica6b, 1
instance = comp, \seg[6]~output\, seg[6]~output, practica6b, 1
instance = comp, \disp[0]~output\, disp[0]~output, practica6b, 1
instance = comp, \disp[1]~output\, disp[1]~output, practica6b, 1
instance = comp, \disp[2]~output\, disp[2]~output, practica6b, 1
instance = comp, \disp[3]~output\, disp[3]~output, practica6b, 1
instance = comp, \CLOCK~input\, CLOCK~input, practica6b, 1
instance = comp, \RST~input\, RST~input, practica6b, 1
instance = comp, \mode~input\, mode~input, practica6b, 1
