#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fcc408097f0 .scope module, "AsyncFIFO" "AsyncFIFO" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "wdata";
    .port_info 1 /OUTPUT 8 "rdata";
    .port_info 2 /OUTPUT 1 "wfull";
    .port_info 3 /OUTPUT 1 "rempty";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x7fcc40804ea0 .param/l "ASIZE" 0 2 10, +C4<00000000000000000000000000000100>;
P_0x7fcc40804ee0 .param/l "DSIZE" 0 2 9, +C4<00000000000000000000000000001000>;
v0x7fcc40d12610_0 .net "raddr", 3 0, L_0x7fcc40d13ca0;  1 drivers
o0x7fcc40a32668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcc40d126c0_0 .net "rclk", 0 0, o0x7fcc40a32668;  0 drivers
v0x7fcc40d127a0_0 .net "rdata", 7 0, L_0x7fcc40d13330;  1 drivers
v0x7fcc40d12830_0 .net "rempty", 0 0, v0x7fcc40d100a0_0;  1 drivers
o0x7fcc40a32728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcc40d128e0_0 .net "rinc", 0 0, o0x7fcc40a32728;  0 drivers
v0x7fcc40d129b0_0 .net "rptr", 4 0, v0x7fcc40d10430_0;  1 drivers
v0x7fcc40d12a80_0 .net "rq2_wptr", 4 0, v0x7fcc40d10ad0_0;  1 drivers
o0x7fcc40a32788 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcc40d12b50_0 .net "rrst_n", 0 0, o0x7fcc40a32788;  0 drivers
v0x7fcc40d12c20_0 .net "waddr", 3 0, L_0x7fcc40d146c0;  1 drivers
o0x7fcc40a320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcc40d12d30_0 .net "wclk", 0 0, o0x7fcc40a320c8;  0 drivers
o0x7fcc40a32128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fcc40d12dc0_0 .net "wdata", 7 0, o0x7fcc40a32128;  0 drivers
v0x7fcc40d12e50_0 .net "wfull", 0 0, v0x7fcc40d12100_0;  1 drivers
o0x7fcc40a320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcc40d12ee0_0 .net "winc", 0 0, o0x7fcc40a320f8;  0 drivers
v0x7fcc40d12fb0_0 .net "wptr", 4 0, v0x7fcc40d12370_0;  1 drivers
v0x7fcc40d13080_0 .net "wq2_rptr", 4 0, v0x7fcc40d0f220_0;  1 drivers
o0x7fcc40a32368 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcc40d13150_0 .net "wrst_n", 0 0, o0x7fcc40a32368;  0 drivers
S_0x7fcc40b04080 .scope module, "FIFOMem" "FIFOMem" 2 31, 3 1 0, S_0x7fcc408097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "wdata";
    .port_info 1 /OUTPUT 8 "rdata";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 4 "raddr";
    .port_info 4 /INPUT 1 "wclken";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wfull";
P_0x7fcc40b04250 .param/l "ADDRSIZE" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x7fcc40b04290 .param/l "DATASIZE" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x7fcc40b042d0 .param/l "DEPTH" 1 3 13, +C4<00000000000000000000000000000100>;
L_0x7fcc40d13330 .functor BUFZ 8, L_0x7fcc40d13280, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fcc40b04630_0 .net *"_ivl_0", 7 0, L_0x7fcc40d13280;  1 drivers
v0x7fcc40d0e5f0 .array "mem", 3 0, 7 0;
v0x7fcc40d0e6a0_0 .net "raddr", 3 0, L_0x7fcc40d13ca0;  alias, 1 drivers
v0x7fcc40d0e760_0 .net "rdata", 7 0, L_0x7fcc40d13330;  alias, 1 drivers
v0x7fcc40d0e810_0 .net "waddr", 3 0, L_0x7fcc40d146c0;  alias, 1 drivers
v0x7fcc40d0e900_0 .net "wclk", 0 0, o0x7fcc40a320c8;  alias, 0 drivers
v0x7fcc40d0e9a0_0 .net "wclken", 0 0, o0x7fcc40a320f8;  alias, 0 drivers
v0x7fcc40d0ea40_0 .net "wdata", 7 0, o0x7fcc40a32128;  alias, 0 drivers
v0x7fcc40d0eaf0_0 .net "wfull", 0 0, v0x7fcc40d12100_0;  alias, 1 drivers
E_0x7fcc40b045d0 .event posedge, v0x7fcc40d0e900_0;
L_0x7fcc40d13280 .array/port v0x7fcc40d0e5f0, L_0x7fcc40d13ca0;
S_0x7fcc40d0ec60 .scope module, "r2wSync" "r2wSync" 2 21, 4 1 0, S_0x7fcc408097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wq2_rptr";
    .port_info 1 /INPUT 5 "rptr";
    .port_info 2 /INPUT 1 "wclk";
    .port_info 3 /INPUT 1 "wrst_n";
P_0x7fcc40d0ee30 .param/l "ADDRSIZE" 0 4 2, +C4<00000000000000000000000000000100>;
v0x7fcc40d0f030_0 .net "rptr", 4 0, v0x7fcc40d10430_0;  alias, 1 drivers
v0x7fcc40d0f0f0_0 .net "wclk", 0 0, o0x7fcc40a320c8;  alias, 0 drivers
v0x7fcc40d0f190_0 .var "wq1_rptr", 4 0;
v0x7fcc40d0f220_0 .var "wq2_rptr", 4 0;
v0x7fcc40d0f2b0_0 .net "wrst_n", 0 0, o0x7fcc40a32368;  alias, 0 drivers
E_0x7fcc40d0efd0/0 .event negedge, v0x7fcc40d0f2b0_0;
E_0x7fcc40d0efd0/1 .event posedge, v0x7fcc40d0e900_0;
E_0x7fcc40d0efd0 .event/or E_0x7fcc40d0efd0/0, E_0x7fcc40d0efd0/1;
S_0x7fcc40d0f3a0 .scope module, "rptrEmpty" "rptrEmpty" 2 39, 5 1 0, S_0x7fcc408097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 5 "rptr";
    .port_info 2 /OUTPUT 4 "raddr";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x7fcc40d0f560 .param/l "ADDRSIZE" 0 5 2, +C4<00000000000000000000000000000100>;
L_0x7fcc40d136a0 .functor NOT 5, L_0x7fcc40d13560, C4<00000>, C4<00000>, C4<00000>;
L_0x7fcc40d13750 .functor AND 5, L_0x7fcc40d13420, L_0x7fcc40d136a0, C4<11111>, C4<11111>;
L_0x7fcc40d13bf0 .functor XOR 5, L_0x7fcc40d13a60, L_0x7fcc40d13860, C4<00000>, C4<00000>;
v0x7fcc40d0f7c0_0 .net *"_ivl_0", 4 0, L_0x7fcc40d13420;  1 drivers
v0x7fcc40d0f880_0 .net *"_ivl_10", 4 0, L_0x7fcc40d13750;  1 drivers
v0x7fcc40d0f920_0 .net *"_ivl_14", 4 0, L_0x7fcc40d13a60;  1 drivers
v0x7fcc40d0f9b0_0 .net *"_ivl_16", 3 0, L_0x7fcc40d13960;  1 drivers
L_0x7fcc40a63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcc40d0fa40_0 .net *"_ivl_18", 0 0, L_0x7fcc40a63098;  1 drivers
L_0x7fcc40a63008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fcc40d0fb10_0 .net *"_ivl_3", 3 0, L_0x7fcc40a63008;  1 drivers
v0x7fcc40d0fbc0_0 .net *"_ivl_4", 4 0, L_0x7fcc40d13560;  1 drivers
L_0x7fcc40a63050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fcc40d0fc70_0 .net *"_ivl_7", 3 0, L_0x7fcc40a63050;  1 drivers
v0x7fcc40d0fd20_0 .net *"_ivl_8", 4 0, L_0x7fcc40d136a0;  1 drivers
v0x7fcc40d0fe30_0 .net "raddr", 3 0, L_0x7fcc40d13ca0;  alias, 1 drivers
v0x7fcc40d0fef0_0 .var "rbin", 4 0;
v0x7fcc40d0ff80_0 .net "rbnext", 4 0, L_0x7fcc40d13860;  1 drivers
v0x7fcc40d10010_0 .net "rclk", 0 0, o0x7fcc40a32668;  alias, 0 drivers
v0x7fcc40d100a0_0 .var "rempty", 0 0;
v0x7fcc40d10140_0 .net "rempty_flag", 0 0, L_0x7fcc40d13dc0;  1 drivers
v0x7fcc40d101e0_0 .net "rgnext", 4 0, L_0x7fcc40d13bf0;  1 drivers
v0x7fcc40d10290_0 .net "rinc", 0 0, o0x7fcc40a32728;  alias, 0 drivers
v0x7fcc40d10430_0 .var "rptr", 4 0;
v0x7fcc40d104f0_0 .net "rq2_wptr", 4 0, v0x7fcc40d10ad0_0;  alias, 1 drivers
v0x7fcc40d10580_0 .net "rrst_n", 0 0, o0x7fcc40a32788;  alias, 0 drivers
E_0x7fcc40d0f770/0 .event negedge, v0x7fcc40d10580_0;
E_0x7fcc40d0f770/1 .event posedge, v0x7fcc40d10010_0;
E_0x7fcc40d0f770 .event/or E_0x7fcc40d0f770/0, E_0x7fcc40d0f770/1;
L_0x7fcc40d13420 .concat [ 1 4 0 0], o0x7fcc40a32728, L_0x7fcc40a63008;
L_0x7fcc40d13560 .concat [ 1 4 0 0], v0x7fcc40d100a0_0, L_0x7fcc40a63050;
L_0x7fcc40d13860 .arith/sum 5, v0x7fcc40d0fef0_0, L_0x7fcc40d13750;
L_0x7fcc40d13960 .part L_0x7fcc40d13860, 1, 4;
L_0x7fcc40d13a60 .concat [ 4 1 0 0], L_0x7fcc40d13960, L_0x7fcc40a63098;
L_0x7fcc40d13ca0 .part v0x7fcc40d0fef0_0, 0, 4;
L_0x7fcc40d13dc0 .cmp/eq 5, L_0x7fcc40d13bf0, v0x7fcc40d10ad0_0;
S_0x7fcc40d10660 .scope module, "w2rSync" "w2rSync" 2 26, 6 1 0, S_0x7fcc408097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rq2_wptr";
    .port_info 1 /INPUT 5 "wptr";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "rrst_n";
P_0x7fcc40d0f680 .param/l "ADDRSIZE" 0 6 2, +C4<00000000000000000000000000000100>;
v0x7fcc40d10980_0 .net "rclk", 0 0, o0x7fcc40a32668;  alias, 0 drivers
v0x7fcc40d10a40_0 .var "rq1_wptr", 4 0;
v0x7fcc40d10ad0_0 .var "rq2_wptr", 4 0;
v0x7fcc40d10b60_0 .net "rrst_n", 0 0, o0x7fcc40a32788;  alias, 0 drivers
v0x7fcc40d10bf0_0 .net "wptr", 4 0, v0x7fcc40d12370_0;  alias, 1 drivers
S_0x7fcc40d10cf0 .scope module, "wptrFull" "wptrFull" 2 47, 7 1 0, S_0x7fcc408097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 5 "wptr";
    .port_info 2 /OUTPUT 4 "waddr";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x7fcc40d10ef0 .param/l "ADDRSIZE" 0 7 2, +C4<00000000000000000000000000000100>;
L_0x7fcc40d14100 .functor NOT 5, L_0x7fcc40d13fc0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fcc40d141b0 .functor AND 5, L_0x7fcc40d13ee0, L_0x7fcc40d14100, C4<11111>, C4<11111>;
L_0x7fcc40d14610 .functor XOR 5, L_0x7fcc40d14480, L_0x7fcc40d142a0, C4<00000>, C4<00000>;
L_0x7fcc40d14960 .functor XOR 1, L_0x7fcc40d147a0, L_0x7fcc40d148c0, C4<0>, C4<0>;
L_0x7fcc40d14c60 .functor XOR 1, L_0x7fcc40d14a50, L_0x7fcc40d14b40, C4<0>, C4<0>;
L_0x7fcc40d14d40 .functor AND 1, L_0x7fcc40d14960, L_0x7fcc40d14c60, C4<1>, C4<1>;
L_0x7fcc40d15160 .functor AND 1, L_0x7fcc40d14d40, L_0x7fcc40d15050, C4<1>, C4<1>;
v0x7fcc40d110e0_0 .net *"_ivl_0", 4 0, L_0x7fcc40d13ee0;  1 drivers
v0x7fcc40d11180_0 .net *"_ivl_10", 4 0, L_0x7fcc40d141b0;  1 drivers
v0x7fcc40d11220_0 .net *"_ivl_14", 4 0, L_0x7fcc40d14480;  1 drivers
v0x7fcc40d112b0_0 .net *"_ivl_16", 3 0, L_0x7fcc40d143a0;  1 drivers
L_0x7fcc40a63170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcc40d11340_0 .net *"_ivl_18", 0 0, L_0x7fcc40a63170;  1 drivers
v0x7fcc40d11410_0 .net *"_ivl_25", 0 0, L_0x7fcc40d147a0;  1 drivers
v0x7fcc40d114c0_0 .net *"_ivl_27", 0 0, L_0x7fcc40d148c0;  1 drivers
v0x7fcc40d11570_0 .net *"_ivl_28", 0 0, L_0x7fcc40d14960;  1 drivers
L_0x7fcc40a630e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fcc40d11610_0 .net *"_ivl_3", 3 0, L_0x7fcc40a630e0;  1 drivers
v0x7fcc40d11720_0 .net *"_ivl_31", 0 0, L_0x7fcc40d14a50;  1 drivers
v0x7fcc40d117d0_0 .net *"_ivl_33", 0 0, L_0x7fcc40d14b40;  1 drivers
v0x7fcc40d11880_0 .net *"_ivl_34", 0 0, L_0x7fcc40d14c60;  1 drivers
v0x7fcc40d11920_0 .net *"_ivl_37", 0 0, L_0x7fcc40d14d40;  1 drivers
v0x7fcc40d119c0_0 .net *"_ivl_39", 2 0, L_0x7fcc40d14e30;  1 drivers
v0x7fcc40d11a70_0 .net *"_ivl_4", 4 0, L_0x7fcc40d13fc0;  1 drivers
v0x7fcc40d11b20_0 .net *"_ivl_41", 2 0, L_0x7fcc40d14fb0;  1 drivers
v0x7fcc40d11bd0_0 .net *"_ivl_42", 0 0, L_0x7fcc40d15050;  1 drivers
L_0x7fcc40a63128 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fcc40d11d60_0 .net *"_ivl_7", 3 0, L_0x7fcc40a63128;  1 drivers
v0x7fcc40d11df0_0 .net *"_ivl_8", 4 0, L_0x7fcc40d14100;  1 drivers
v0x7fcc40d11e90_0 .net "waddr", 3 0, L_0x7fcc40d146c0;  alias, 1 drivers
v0x7fcc40d11f50_0 .var "wbin", 4 0;
v0x7fcc40d11fe0_0 .net "wbnext", 4 0, L_0x7fcc40d142a0;  1 drivers
v0x7fcc40d12070_0 .net "wclk", 0 0, o0x7fcc40a320c8;  alias, 0 drivers
v0x7fcc40d12100_0 .var "wfull", 0 0;
v0x7fcc40d12190_0 .net "wfull_flag", 0 0, L_0x7fcc40d15160;  1 drivers
v0x7fcc40d12220_0 .net "wgnext", 4 0, L_0x7fcc40d14610;  1 drivers
v0x7fcc40d122c0_0 .net "winc", 0 0, o0x7fcc40a320f8;  alias, 0 drivers
v0x7fcc40d12370_0 .var "wptr", 4 0;
v0x7fcc40d12420_0 .net "wq2_rptr", 4 0, v0x7fcc40d0f220_0;  alias, 1 drivers
v0x7fcc40d124d0_0 .net "wrst_n", 0 0, o0x7fcc40a32368;  alias, 0 drivers
L_0x7fcc40d13ee0 .concat [ 1 4 0 0], o0x7fcc40a320f8, L_0x7fcc40a630e0;
L_0x7fcc40d13fc0 .concat [ 1 4 0 0], v0x7fcc40d12100_0, L_0x7fcc40a63128;
L_0x7fcc40d142a0 .arith/sum 5, v0x7fcc40d11f50_0, L_0x7fcc40d141b0;
L_0x7fcc40d143a0 .part L_0x7fcc40d142a0, 0, 4;
L_0x7fcc40d14480 .concat [ 1 4 0 0], L_0x7fcc40a63170, L_0x7fcc40d143a0;
L_0x7fcc40d146c0 .part v0x7fcc40d11f50_0, 0, 4;
L_0x7fcc40d147a0 .part L_0x7fcc40d14610, 4, 1;
L_0x7fcc40d148c0 .part v0x7fcc40d0f220_0, 4, 1;
L_0x7fcc40d14a50 .part L_0x7fcc40d14610, 3, 1;
L_0x7fcc40d14b40 .part v0x7fcc40d0f220_0, 3, 1;
L_0x7fcc40d14e30 .part L_0x7fcc40d14610, 0, 3;
L_0x7fcc40d14fb0 .part v0x7fcc40d0f220_0, 0, 3;
L_0x7fcc40d15050 .cmp/eq 3, L_0x7fcc40d14e30, L_0x7fcc40d14fb0;
    .scope S_0x7fcc40d0ec60;
T_0 ;
    %wait E_0x7fcc40d0efd0;
    %load/vec4 v0x7fcc40d0f2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d0f190_0, 0;
    %assign/vec4 v0x7fcc40d0f220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fcc40d0f190_0;
    %load/vec4 v0x7fcc40d0f030_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d0f190_0, 0;
    %assign/vec4 v0x7fcc40d0f220_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcc40d10660;
T_1 ;
    %wait E_0x7fcc40d0f770;
    %load/vec4 v0x7fcc40d10b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d10a40_0, 0;
    %assign/vec4 v0x7fcc40d10ad0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fcc40d10a40_0;
    %load/vec4 v0x7fcc40d10bf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d10a40_0, 0;
    %assign/vec4 v0x7fcc40d10ad0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcc40b04080;
T_2 ;
    %wait E_0x7fcc40b045d0;
    %load/vec4 v0x7fcc40d0e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x7fcc40d0eaf0_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fcc40d0ea40_0;
    %ix/getv 3, v0x7fcc40d0e810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc40d0e5f0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fcc40d0f3a0;
T_3 ;
    %wait E_0x7fcc40d0f770;
    %load/vec4 v0x7fcc40d10580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d10430_0, 0;
    %assign/vec4 v0x7fcc40d0fef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fcc40d0ff80_0;
    %load/vec4 v0x7fcc40d101e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d10430_0, 0;
    %assign/vec4 v0x7fcc40d0fef0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fcc40d0f3a0;
T_4 ;
    %wait E_0x7fcc40d0f770;
    %load/vec4 v0x7fcc40d10580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcc40d100a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fcc40d10140_0;
    %assign/vec4 v0x7fcc40d100a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fcc40d10cf0;
T_5 ;
    %wait E_0x7fcc40d0efd0;
    %load/vec4 v0x7fcc40d124d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d12370_0, 0;
    %assign/vec4 v0x7fcc40d11f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fcc40d11fe0_0;
    %load/vec4 v0x7fcc40d12220_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x7fcc40d12370_0, 0;
    %assign/vec4 v0x7fcc40d11f50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fcc40d10cf0;
T_6 ;
    %wait E_0x7fcc40d0efd0;
    %load/vec4 v0x7fcc40d124d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcc40d12100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fcc40d12190_0;
    %assign/vec4 v0x7fcc40d12100_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "AsyncFIFO.v";
    "./FIFOMem.v";
    "./r2wSync.v";
    "./rptrEmpty.v";
    "./w2rSync.v";
    "./wptrFull.v";
