
*** Running vivado
    with args -log pfm_dynamic_transpose0_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_transpose0_2_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_transpose0_2_0.tcl -notrace
INFO: Dispatch client connection id - 33699
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_transpose0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top pfm_dynamic_transpose0_2_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 68562
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.828 ; gain = 175.688 ; free physical = 56063 ; free virtual = 324335
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_transpose0_2_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_2_0/synth/pfm_dynamic_transpose0_2_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'transpose0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 239'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 239'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 239'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 239'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 239'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 239'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 239'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 239'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 239'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 239'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 239'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 239'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 239'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 239'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 239'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 239'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 239'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 239'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 239'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 239'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 239'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 239'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 239'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 239'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 239'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 239'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 239'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 239'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 239'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 239'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 239'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 239'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 239'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 239'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 239'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 239'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 239'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 239'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 239'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 239'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 239'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 239'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 239'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 239'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 239'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 239'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 239'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 239'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 239'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 239'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 239'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 239'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 239'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state244 bound to: 239'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state245 bound to: 239'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state246 bound to: 239'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state247 bound to: 239'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state248 bound to: 239'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state249 bound to: 239'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state250 bound to: 239'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 239'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state322 bound to: 239'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_control_s_axi' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_A_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_A_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_A_CTRL bound to: 7'b0011000 
	Parameter ADDR_B_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_B_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_A_OUT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_A_OUT_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_A_OUT_CTRL bound to: 7'b0110000 
	Parameter ADDR_OFFSET_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_OFFSET_CTRL bound to: 7'b0111000 
	Parameter ADDR_NUMBER_OF_BLOCKS_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_NUMBER_OF_BLOCKS_CTRL bound to: 7'b1000000 
	Parameter ADDR_WIDTH_IN_BLOCKS_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_WIDTH_IN_BLOCKS_CTRL bound to: 7'b1001000 
	Parameter ADDR_HEIGHT_IN_BLOCKS_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_HEIGHT_IN_BLOCKS_CTRL bound to: 7'b1010000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_control_s_axi.v:246]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_control_s_axi' (1#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_write' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo' (2#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_reg_slice' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_reg_slice' (3#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized0' (3#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_buffer' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_buffer' (4#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized1' (4#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized2' (4#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_write' (5#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_read' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_buffer__parameterized0' (5#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized0' (5#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_read' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_throttle' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_reg_slice__parameterized1' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized3' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_fifo__parameterized4' (6#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi_throttle' (7#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_gmem_m_axi' (8#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'transpose0_a_block_0_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_a_block_0_0.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_a_block_0_0_ram' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_a_block_0_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_a_block_0_0_ram' (9#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_a_block_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_a_block_0_0' (10#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_a_block_0_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_ap_fadd_5_full_dsp_32' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/ip/transpose0_ap_fadd_5_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (11#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_ap_fadd_5_full_dsp_32' (30#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/ip/transpose0_ap_fadd_5_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1' (31#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:82]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div_u' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div_u' (32#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1_div' (33#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_urem_32ns_32ns_32_36_seq_1' (34#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_urem_32ns_32ns_32_36_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:82]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_u' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_u' (35#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1_div' (36#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_udiv_32ns_32ns_32_36_seq_1' (37#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_32ns_32ns_46_2_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_32ns_32ns_46_2_1_Multiplier_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_32ns_32ns_46_2_1_Multiplier_0' (38#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_32ns_32ns_46_2_1' (39#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'transpose0_mux_1632_32_1_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mux_1632_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mux_1632_32_1_1' (40#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mux_1632_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'transpose0_mux_1664_32_1_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mux_1664_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mux_1664_32_1_1' (41#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mux_1664_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0' (42#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'transpose0_mul_mul_8ns_24s_24_4_1' (43#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'transpose0' (44#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_transpose0_2_0' (45#1) [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_2_0/synth/pfm_dynamic_transpose0_2_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3543.133 ; gain = 389.992 ; free physical = 51970 ; free virtual = 320317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3552.039 ; gain = 398.898 ; free physical = 50976 ; free virtual = 319325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3552.039 ; gain = 398.898 ; free physical = 50976 ; free virtual = 319325
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3560.039 ; gain = 0.000 ; free physical = 48805 ; free virtual = 317171
INFO: [Netlist 29-17] Analyzing 1328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_2_0/constraints/transpose0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_transpose0_2_0/constraints/transpose0_ooc.xdc] for cell 'inst'
Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3936.258 ; gain = 0.000 ; free physical = 43563 ; free virtual = 312030
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  FDE => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3953.164 ; gain = 16.906 ; free physical = 43913 ; free virtual = 312330
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3953.164 ; gain = 800.023 ; free physical = 44433 ; free virtual = 312821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3953.164 ; gain = 800.023 ; free physical = 44435 ; free virtual = 312823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3953.164 ; gain = 800.023 ; free physical = 44455 ; free virtual = 312844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'transpose0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'transpose0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transpose0_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transpose0_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transpose0_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'transpose0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'transpose0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transpose0_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transpose0_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transpose0_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 3953.164 ; gain = 800.023 ; free physical = 90108 ; free virtual = 358648
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'transpose0_fadd_32ns_32ns_32_7_full_dsp_1:/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("inst/a_block_15_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_15_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_14_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_13_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_12_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_11_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_10_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_9_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_8_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_7_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_6_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_5_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_4_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_3_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_2_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_1_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_block_0_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_15_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_15_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_15_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_15_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_15_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_7_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_7_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_7_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_7_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_7_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_6_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_6_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_6_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_6_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_6_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_8_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_8_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_14_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_14_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_14_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_14_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_14_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_5_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_5_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_5_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_5_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_5_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_8_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_8_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_13_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_13_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_13_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_13_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_13_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_4_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_4_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_4_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_4_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_4_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_8_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_3_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_12_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_12_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_12_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_12_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_12_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_3_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_3_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_3_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_3_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_2_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_2_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_2_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_11_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_11_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_11_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_11_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_11_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_2_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_2_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_1_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_1_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_1_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_1_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_1_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_10_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_10_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_10_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_10_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_10_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_0_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_0_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_0_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_0_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_0_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_9_11_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_9_12_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_9_15_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_9_14_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/a_plus_b_block_9_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
RAM ("transpose0__GB0/a_block_0_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_0_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_1_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_1_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_2_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_2_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_3_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_3_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_4_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_4_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_5_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_5_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_6_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_6_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_7_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_7_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_8_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_8_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_9_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_9_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_10_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_10_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_11_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_11_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_12_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_12_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_13_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_13_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_14_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_14_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_15_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_block_15_13_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_0_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_0_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_0_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_0_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_1_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_1_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_1_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_1_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_2_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_2_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_2_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_2_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_3_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_3_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_3_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_3_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_4_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_4_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_4_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_4_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_5_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_5_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_5_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_5_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_6_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_6_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_6_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_6_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_7_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_7_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_7_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_7_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_15_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_15_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_15_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_15_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_8_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_8_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_8_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_8_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_14_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_14_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_14_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_14_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_9_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_9_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_9_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_9_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_13_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_13_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_10_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_10_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_10_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_10_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_13_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_13_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_11_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_11_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_11_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_11_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_12_10_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_12_9_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_12_8_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB0/a_plus_b_block_12_7_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U9/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U9/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U8/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U8/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U11/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U11/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U10/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U10/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U9/ce_r_reg' (FD) to 'fadd_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg' (FD) to 'fadd_32ns_32ns_32_7_full_dsp_1_U10/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U11/ce_r_reg' (FD) to 'fadd_32ns_32ns_32_7_full_dsp_1_U10/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module transpose0_fadd_32ns_32ns_32_7_full_dsp_1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("transpose0__GB4/a_plus_b_block_0_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_0_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_0_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_0_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_0_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_10_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_10_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_10_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_10_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_10_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_1_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_1_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_1_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_1_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_1_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_9_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_9_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_11_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_11_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_11_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_2_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_2_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_2_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_2_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_2_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_11_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_11_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_9_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_9_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_12_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_3_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_3_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_3_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_3_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_3_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_12_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_12_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_12_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_12_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_9_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_4_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_4_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_4_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_4_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_4_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_13_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_13_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_13_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_13_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_13_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_5_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_5_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_5_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_5_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_5_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_14_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_14_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_14_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_14_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_14_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_6_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_6_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_6_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_6_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_6_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_15_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_15_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_15_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_15_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_15_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_7_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_7_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_7_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_7_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_7_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_8_2_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_8_3_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_8_4_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_8_5_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB4/a_plus_b_block_8_6_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln136_2_reg_17323_reg[412] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'zext_ln136_2_reg_17323_reg[6]' (FDE) to 'zext_ln136_6_reg_17343_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_2_reg_17323_reg[5]' (FDE) to 'zext_ln136_4_reg_17333_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_3_reg_17328_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_4_reg_17333_reg[7]' (FDE) to 'zext_ln136_12_reg_17373_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_4_reg_17333_reg[6]' (FDE) to 'zext_ln136_8_reg_17353_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_4_reg_17333_reg[5]' (FDE) to 'zext_ln136_6_reg_17343_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_5_reg_17338_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_6_reg_17343_reg[6]' (FDE) to 'zext_ln136_10_reg_17363_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_6_reg_17343_reg[5]' (FDE) to 'zext_ln136_8_reg_17353_reg[5]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U3/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U3/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U4/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U4/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U5/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U5/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U6/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U6/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U7/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U7/transpose0_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln127_reg_17388_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_14_reg_17383_reg[6]' (FDE) to 'zext_ln136_10_reg_17363_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_14_reg_17383_reg[5]' (FDE) to 'zext_ln136_8_reg_17353_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_13_reg_17378_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_12_reg_17373_reg[6]' (FDE) to 'zext_ln136_8_reg_17353_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_12_reg_17373_reg[5]' (FDE) to 'zext_ln136_8_reg_17353_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_11_reg_17368_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_10_reg_17363_reg[5]' (FDE) to 'zext_ln136_8_reg_17353_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_9_reg_17358_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_7_reg_17348_reg[5]' (FDE) to 'zext_ln136_1_reg_17318_reg[5]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__9.
INFO: [Synth 8-3886] merging instance 'zext_ln136_2_reg_17323_reg[7]' (FDE) to 'zext_ln136_10_reg_17363_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_3_reg_17328_reg[7]' (FDE) to 'zext_ln136_11_reg_17368_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_3_reg_17328_reg[6]' (FDE) to 'zext_ln136_7_reg_17348_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_5_reg_17338_reg[7]' (FDE) to 'zext_ln136_13_reg_17378_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_5_reg_17338_reg[6]' (FDE) to 'zext_ln136_1_reg_17318_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_6_reg_17343_reg[7]' (FDE) to 'zext_ln136_14_reg_17383_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln127_reg_17388_reg[7]' (FDE) to 'zext_ln136_7_reg_17348_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln127_reg_17388_reg[6]' (FDE) to 'zext_ln136_7_reg_17348_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_13_reg_17378_reg[6]' (FDE) to 'zext_ln136_1_reg_17318_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_11_reg_17368_reg[6]' (FDE) to 'zext_ln136_7_reg_17348_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_9_reg_17358_reg[7]' (FDE) to 'zext_ln136_1_reg_17318_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln136_9_reg_17358_reg[6]' (FDE) to 'zext_ln136_1_reg_17318_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_U/transpose0_udiv_32ns_32ns_32_36_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'transpose0_udiv_32ns_32ns_32_36_seq_1_div_U/transpose0_udiv_32ns_32ns_32_36_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_udiv_32ns_32ns_32_36_seq_1.v:39]
INFO: [Synth 8-4471] merging register 'mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg[23:0]' into 'mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg[23:0]' [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_mul_8ns_24s_24_4_1.v:22]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/237c/hdl/verilog/transpose0_mul_32ns_32ns_46_2_1.v:17]
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register empty_26_reg_16871_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U57/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U22/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_46_2_1_U19/transpose0_mul_32ns_32ns_46_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register empty_reg_16866_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U55/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register empty_26_reg_16871_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U56/transpose0_mul_mul_8ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
RAM ("transpose0__GB6/a_plus_b_block_10_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_10_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_11_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_11_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_12_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_12_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_13_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_9_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_9_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_13_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_14_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_14_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_15_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_15_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_8_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_8_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_7_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_7_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_6_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_6_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_5_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_5_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_4_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_4_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_3_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_3_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_2_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_2_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_1_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_1_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_0_1_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("transpose0__GB6/a_plus_b_block_0_0_U/transpose0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:59 . Memory (MB): peak = 3981.098 ; gain = 827.957 ; free physical = 68170 ; free virtual = 337332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:03:27 . Memory (MB): peak = 4006.176 ; gain = 853.035 ; free physical = 94923 ; free virtual = 364043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:03:41 . Memory (MB): peak = 4087.207 ; gain = 934.066 ; free physical = 128954 ; free virtual = 390895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_6_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_6_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_5_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_5_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_4_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_4_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_3_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_3_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_2_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_2_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_0_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_15_0_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_6_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_6_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_5_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_5_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_4_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_4_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_3_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_3_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_2_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_2_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_0_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_14_0_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_6_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_6_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_5_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_5_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_4_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_4_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_3_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_3_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_2_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_2_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_0_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_13_0_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_15_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_14_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_12_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_11_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_10_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_9_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_8_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/a_block_12_7_U/transpose0_a_block_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:04:27 . Memory (MB): peak = 4124.156 ; gain = 971.016 ; free physical = 142444 ; free virtual = 404832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:04:39 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 150149 ; free virtual = 412669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:04:39 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 150127 ; free virtual = 412647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:04:49 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 151832 ; free virtual = 414344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:04:49 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 151911 ; free virtual = 414424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:04:51 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 152336 ; free virtual = 414857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:04:52 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 152321 ; free virtual = 414842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   161|
|2     |DSP48E1         |    32|
|3     |DSP_ALU         |    11|
|5     |DSP_A_B_DATA    |    11|
|7     |DSP_C_DATA      |    11|
|8     |DSP_MULTIPLIER  |    11|
|9     |DSP_M_DATA      |    11|
|11    |DSP_OUTPUT      |    11|
|13    |DSP_PREADD      |    11|
|14    |DSP_PREADD_DATA |    11|
|15    |LUT1            |    61|
|16    |LUT2            |  1087|
|17    |LUT3            |  3685|
|18    |LUT4            |  2131|
|19    |LUT5            |  1194|
|20    |LUT6            |  9366|
|21    |MUXCY           |   928|
|22    |MUXF7           |  4221|
|23    |MUXF8           |  2049|
|24    |RAMB18E2        |   513|
|26    |RAMB36E2        |    15|
|27    |SRL16E          |   653|
|28    |SRLC32E         |   372|
|29    |XORCY           |   272|
|30    |FDE             |    48|
|31    |FDRE            | 17384|
|32    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:20 ; elapsed = 00:04:52 . Memory (MB): peak = 4135.195 ; gain = 982.055 ; free physical = 152319 ; free virtual = 414840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:01 ; elapsed = 00:04:29 . Memory (MB): peak = 4139.105 ; gain = 584.840 ; free physical = 154747 ; free virtual = 417276
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:04:55 . Memory (MB): peak = 4139.105 ; gain = 985.965 ; free physical = 154764 ; free virtual = 417285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4139.105 ; gain = 0.000 ; free physical = 156226 ; free virtual = 418789
INFO: [Netlist 29-17] Analyzing 7722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_13_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_14_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_15_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_1_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_2_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_3_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_4_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_5_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_6_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_7_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_8_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_0_9_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_13_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_14_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_15_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_1_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_2_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_3_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_4_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_5_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_6_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_7_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_8_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_10_9_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_13_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_14_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_15_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_1_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_2_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_3_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_4_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_5_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_6_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_7_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_8_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_11_9_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_13_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_14_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_15_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_1_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_2_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_3_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_4_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_5_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_6_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_7_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_8_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_12_9_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_13_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_14_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_15_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_1_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_2_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_3_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_4_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_5_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_6_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_7_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_8_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_13_9_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_13_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_14_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_15_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_1_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_2_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_3_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_4_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_5_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_6_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_7_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_8_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_14_9_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_15_0_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_15_10_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_15_11_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/a_block_15_12_U/transpose0_a_block_0_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4306.109 ; gain = 0.000 ; free physical = 155870 ; free virtual = 418451
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  (CARRY4) => CARRY8: 160 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  FDE => FDRE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
564 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:05:30 . Memory (MB): peak = 4306.109 ; gain = 1885.328 ; free physical = 157875 ; free virtual = 420458
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4306.109 ; gain = 0.000 ; free physical = 157268 ; free virtual = 419954
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_transpose0_2_0, cache-ID = deb9dbbaf63af887
INFO: [Coretcl 2-1174] Renamed 2461 cell refs.
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4306.109 ; gain = 0.000 ; free physical = 156303 ; free virtual = 419002
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_transpose0_2_0_utilization_synth.rpt -pb pfm_dynamic_transpose0_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 10:25:15 2021...
