var 25_a_225_a___v7_2_device_2_d_s_p2833x___spi_8h =
[
    [ "SPIFFTX_BITS", "struct_s_p_i_f_f_t_x___b_i_t_s.html", "struct_s_p_i_f_f_t_x___b_i_t_s" ],
    [ "SPIFFTX_REG", "union_s_p_i_f_f_t_x___r_e_g.html", "union_s_p_i_f_f_t_x___r_e_g" ],
    [ "SPIFFRX_BITS", "struct_s_p_i_f_f_r_x___b_i_t_s.html", "struct_s_p_i_f_f_r_x___b_i_t_s" ],
    [ "SPIFFRX_REG", "union_s_p_i_f_f_r_x___r_e_g.html", "union_s_p_i_f_f_r_x___r_e_g" ],
    [ "SPIFFCT_BITS", "struct_s_p_i_f_f_c_t___b_i_t_s.html", "struct_s_p_i_f_f_c_t___b_i_t_s" ],
    [ "SPIFFCT_REG", "union_s_p_i_f_f_c_t___r_e_g.html", "union_s_p_i_f_f_c_t___r_e_g" ],
    [ "SPICCR_BITS", "struct_s_p_i_c_c_r___b_i_t_s.html", "struct_s_p_i_c_c_r___b_i_t_s" ],
    [ "SPICCR_REG", "union_s_p_i_c_c_r___r_e_g.html", "union_s_p_i_c_c_r___r_e_g" ],
    [ "SPICTL_BITS", "struct_s_p_i_c_t_l___b_i_t_s.html", "struct_s_p_i_c_t_l___b_i_t_s" ],
    [ "SPICTL_REG", "union_s_p_i_c_t_l___r_e_g.html", "union_s_p_i_c_t_l___r_e_g" ],
    [ "SPISTS_BITS", "struct_s_p_i_s_t_s___b_i_t_s.html", "struct_s_p_i_s_t_s___b_i_t_s" ],
    [ "SPISTS_REG", "union_s_p_i_s_t_s___r_e_g.html", "union_s_p_i_s_t_s___r_e_g" ],
    [ "SPIPRI_BITS", "struct_s_p_i_p_r_i___b_i_t_s.html", "struct_s_p_i_p_r_i___b_i_t_s" ],
    [ "SPIPRI_REG", "union_s_p_i_p_r_i___r_e_g.html", "union_s_p_i_p_r_i___r_e_g" ],
    [ "SPI_REGS", "struct_s_p_i___r_e_g_s.html", "struct_s_p_i___r_e_g_s" ],
    [ "SpiaRegs", "25_a_225_a___v7_2_device_2_d_s_p2833x___spi_8h.html#a64b2ac3aa341112a497f7ac2bf21a3a9", null ]
];