;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @68, -0
	MOV @4, @2
	JMN 0, <332
	SPL <127, 106
	SPL <600, #2
	SUB @127, 106
	SUB 0, -100
	ADD 270, 10
	SUB @0, <-0
	ADD 270, 10
	SUB 270, 60
	ADD 270, 60
	SPL 100, @203
	SPL 720, 20
	JMZ -7, @-20
	SUB 0, -100
	SPL -700, 600
	DJN 7, -29
	MOV -7, <-20
	SUB @0, @2
	SPL 9, <392
	SUB 274, @60
	MOV 0, 10
	SLT -0, 90
	SLT -0, 90
	SLT 130, 9
	SLT 10, 20
	SUB @0, @2
	MOV 7, -29
	MOV 7, -29
	SPL <127, 106
	SUB 70, 60
	SUB @0, <-0
	SUB 700, 600
	CMP 70, 60
	SUB @127, 106
	SLT -0, 90
	JMN -11, @-0
	SPL <127, 106
	SLT 130, 9
	SLT 130, 9
	ADD 270, 10
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <-2
	DJN -1, @-20
	CMP -207, <-120
	ADD 270, 60
