    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; RX_LED
RX_LED__0__DM__MASK EQU 0x38
RX_LED__0__DM__SHIFT EQU 3
RX_LED__0__DR EQU CYREG_PRT1_DR
RX_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RX_LED__0__HSIOM_MASK EQU 0x000000F0
RX_LED__0__HSIOM_SHIFT EQU 4
RX_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
RX_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RX_LED__0__MASK EQU 0x02
RX_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RX_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RX_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RX_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RX_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RX_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RX_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RX_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RX_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RX_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RX_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RX_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RX_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RX_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RX_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RX_LED__0__PC EQU CYREG_PRT1_PC
RX_LED__0__PC2 EQU CYREG_PRT1_PC2
RX_LED__0__PORT EQU 1
RX_LED__0__PS EQU CYREG_PRT1_PS
RX_LED__0__SHIFT EQU 1
RX_LED__DR EQU CYREG_PRT1_DR
RX_LED__INTCFG EQU CYREG_PRT1_INTCFG
RX_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
RX_LED__MASK EQU 0x02
RX_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RX_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RX_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RX_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RX_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RX_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RX_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RX_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RX_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RX_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RX_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RX_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RX_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RX_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RX_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RX_LED__PC EQU CYREG_PRT1_PC
RX_LED__PC2 EQU CYREG_PRT1_PC2
RX_LED__PORT EQU 1
RX_LED__PS EQU CYREG_PRT1_PS
RX_LED__SHIFT EQU 1

; TX_LED
TX_LED__0__DM__MASK EQU 0x38000
TX_LED__0__DM__SHIFT EQU 15
TX_LED__0__DR EQU CYREG_PRT1_DR
TX_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TX_LED__0__HSIOM_MASK EQU 0x00F00000
TX_LED__0__HSIOM_SHIFT EQU 20
TX_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
TX_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
TX_LED__0__MASK EQU 0x20
TX_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TX_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TX_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TX_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TX_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TX_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TX_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TX_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TX_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TX_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TX_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TX_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TX_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TX_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TX_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TX_LED__0__PC EQU CYREG_PRT1_PC
TX_LED__0__PC2 EQU CYREG_PRT1_PC2
TX_LED__0__PORT EQU 1
TX_LED__0__PS EQU CYREG_PRT1_PS
TX_LED__0__SHIFT EQU 5
TX_LED__DR EQU CYREG_PRT1_DR
TX_LED__INTCFG EQU CYREG_PRT1_INTCFG
TX_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
TX_LED__MASK EQU 0x20
TX_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TX_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TX_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TX_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TX_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TX_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TX_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TX_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TX_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TX_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TX_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TX_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TX_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TX_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TX_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TX_LED__PC EQU CYREG_PRT1_PC
TX_LED__PC2 EQU CYREG_PRT1_PC2
TX_LED__PORT EQU 1
TX_LED__PS EQU CYREG_PRT1_PS
TX_LED__SHIFT EQU 5

; P0_2_LED
P0_2_LED__0__DM__MASK EQU 0x1C0
P0_2_LED__0__DM__SHIFT EQU 6
P0_2_LED__0__DR EQU CYREG_PRT0_DR
P0_2_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_2_LED__0__HSIOM_MASK EQU 0x00000F00
P0_2_LED__0__HSIOM_SHIFT EQU 8
P0_2_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_LED__0__MASK EQU 0x04
P0_2_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_LED__0__PC EQU CYREG_PRT0_PC
P0_2_LED__0__PC2 EQU CYREG_PRT0_PC2
P0_2_LED__0__PORT EQU 0
P0_2_LED__0__PS EQU CYREG_PRT0_PS
P0_2_LED__0__SHIFT EQU 2
P0_2_LED__DR EQU CYREG_PRT0_DR
P0_2_LED__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_LED__MASK EQU 0x04
P0_2_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_LED__PC EQU CYREG_PRT0_PC
P0_2_LED__PC2 EQU CYREG_PRT0_PC2
P0_2_LED__PORT EQU 0
P0_2_LED__PS EQU CYREG_PRT0_PS
P0_2_LED__SHIFT EQU 2

; TimerPin
TimerPin__0__DM__MASK EQU 0x07
TimerPin__0__DM__SHIFT EQU 0
TimerPin__0__DR EQU CYREG_PRT0_DR
TimerPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TimerPin__0__HSIOM_MASK EQU 0x0000000F
TimerPin__0__HSIOM_SHIFT EQU 0
TimerPin__0__INTCFG EQU CYREG_PRT0_INTCFG
TimerPin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TimerPin__0__MASK EQU 0x01
TimerPin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TimerPin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TimerPin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TimerPin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TimerPin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TimerPin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TimerPin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TimerPin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TimerPin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TimerPin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TimerPin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TimerPin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TimerPin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TimerPin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TimerPin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TimerPin__0__PC EQU CYREG_PRT0_PC
TimerPin__0__PC2 EQU CYREG_PRT0_PC2
TimerPin__0__PORT EQU 0
TimerPin__0__PS EQU CYREG_PRT0_PS
TimerPin__0__SHIFT EQU 0
TimerPin__DR EQU CYREG_PRT0_DR
TimerPin__INTCFG EQU CYREG_PRT0_INTCFG
TimerPin__INTSTAT EQU CYREG_PRT0_INTSTAT
TimerPin__MASK EQU 0x01
TimerPin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TimerPin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TimerPin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TimerPin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TimerPin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TimerPin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TimerPin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TimerPin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TimerPin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TimerPin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TimerPin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TimerPin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TimerPin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TimerPin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TimerPin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TimerPin__PC EQU CYREG_PRT0_PC
TimerPin__PC2 EQU CYREG_PRT0_PC2
TimerPin__PORT EQU 0
TimerPin__PS EQU CYREG_PRT0_PS
TimerPin__SHIFT EQU 0

; I2C_MASTER_SCB
I2C_MASTER_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_MASTER_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_MASTER_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_MASTER_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_MASTER_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_MASTER_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_MASTER_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_MASTER_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_MASTER_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_MASTER_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_MASTER_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_MASTER_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_MASTER_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_MASTER_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_MASTER_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_MASTER_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_MASTER_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_MASTER_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_MASTER_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_MASTER_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_MASTER_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_MASTER_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_MASTER_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_MASTER_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_MASTER_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_MASTER_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_MASTER_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_MASTER_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_MASTER_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_MASTER_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_MASTER_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_MASTER_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_MASTER_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_MASTER_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_MASTER_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_MASTER_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_MASTER_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_MASTER_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_MASTER_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_MASTER_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_MASTER_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_MASTER_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_MASTER_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_MASTER_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_MASTER_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_MASTER_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_MASTER_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_MASTER_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_MASTER_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_MASTER_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_MASTER_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_MASTER_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_MASTER_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_MASTER_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_MASTER_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_MASTER_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_MASTER_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_MASTER_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_MASTER_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_MASTER_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_MASTER_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_MASTER_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_MASTER_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_MASTER_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_MASTER_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_MASTER_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_MASTER_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_MASTER_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_MASTER_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_MASTER_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_MASTER_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_MASTER_SCB__SS0_POSISTION EQU 0
I2C_MASTER_SCB__SS1_POSISTION EQU 1
I2C_MASTER_SCB__SS2_POSISTION EQU 2
I2C_MASTER_SCB__SS3_POSISTION EQU 3
I2C_MASTER_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_MASTER_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_MASTER_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_MASTER_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_MASTER_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_MASTER_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_MASTER_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_MASTER_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_MASTER_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_MASTER_SCB_IRQ
I2C_MASTER_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_MASTER_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_MASTER_SCB_IRQ__INTC_MASK EQU 0x400
I2C_MASTER_SCB_IRQ__INTC_NUMBER EQU 10
I2C_MASTER_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_MASTER_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_MASTER_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_MASTER_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_MASTER_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_MASTER_SCBCLK
I2C_MASTER_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_MASTER_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_MASTER_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_MASTER_SCBCLK__MASK EQU 0x80000000
I2C_MASTER_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; I2C_MASTER_scl
I2C_MASTER_scl__0__DM__MASK EQU 0x07
I2C_MASTER_scl__0__DM__SHIFT EQU 0
I2C_MASTER_scl__0__DR EQU CYREG_PRT4_DR
I2C_MASTER_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_MASTER_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_MASTER_scl__0__HSIOM_SHIFT EQU 0
I2C_MASTER_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MASTER_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MASTER_scl__0__MASK EQU 0x01
I2C_MASTER_scl__0__PC EQU CYREG_PRT4_PC
I2C_MASTER_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_MASTER_scl__0__PORT EQU 4
I2C_MASTER_scl__0__PS EQU CYREG_PRT4_PS
I2C_MASTER_scl__0__SHIFT EQU 0
I2C_MASTER_scl__DR EQU CYREG_PRT4_DR
I2C_MASTER_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MASTER_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MASTER_scl__MASK EQU 0x01
I2C_MASTER_scl__PC EQU CYREG_PRT4_PC
I2C_MASTER_scl__PC2 EQU CYREG_PRT4_PC2
I2C_MASTER_scl__PORT EQU 4
I2C_MASTER_scl__PS EQU CYREG_PRT4_PS
I2C_MASTER_scl__SHIFT EQU 0

; I2C_MASTER_sda
I2C_MASTER_sda__0__DM__MASK EQU 0x38
I2C_MASTER_sda__0__DM__SHIFT EQU 3
I2C_MASTER_sda__0__DR EQU CYREG_PRT4_DR
I2C_MASTER_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_MASTER_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_MASTER_sda__0__HSIOM_SHIFT EQU 4
I2C_MASTER_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MASTER_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MASTER_sda__0__MASK EQU 0x02
I2C_MASTER_sda__0__PC EQU CYREG_PRT4_PC
I2C_MASTER_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_MASTER_sda__0__PORT EQU 4
I2C_MASTER_sda__0__PS EQU CYREG_PRT4_PS
I2C_MASTER_sda__0__SHIFT EQU 1
I2C_MASTER_sda__DR EQU CYREG_PRT4_DR
I2C_MASTER_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MASTER_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MASTER_sda__MASK EQU 0x02
I2C_MASTER_sda__PC EQU CYREG_PRT4_PC
I2C_MASTER_sda__PC2 EQU CYREG_PRT4_PC2
I2C_MASTER_sda__PORT EQU 4
I2C_MASTER_sda__PS EQU CYREG_PRT4_PS
I2C_MASTER_sda__SHIFT EQU 1

; ModbusUART_rx
ModbusUART_rx__0__DM__MASK EQU 0x7000
ModbusUART_rx__0__DM__SHIFT EQU 12
ModbusUART_rx__0__DR EQU CYREG_PRT0_DR
ModbusUART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ModbusUART_rx__0__HSIOM_MASK EQU 0x000F0000
ModbusUART_rx__0__HSIOM_SHIFT EQU 16
ModbusUART_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
ModbusUART_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ModbusUART_rx__0__MASK EQU 0x10
ModbusUART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ModbusUART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ModbusUART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ModbusUART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ModbusUART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ModbusUART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ModbusUART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ModbusUART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ModbusUART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ModbusUART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ModbusUART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ModbusUART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ModbusUART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ModbusUART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ModbusUART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ModbusUART_rx__0__PC EQU CYREG_PRT0_PC
ModbusUART_rx__0__PC2 EQU CYREG_PRT0_PC2
ModbusUART_rx__0__PORT EQU 0
ModbusUART_rx__0__PS EQU CYREG_PRT0_PS
ModbusUART_rx__0__SHIFT EQU 4
ModbusUART_rx__DR EQU CYREG_PRT0_DR
ModbusUART_rx__INTCFG EQU CYREG_PRT0_INTCFG
ModbusUART_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
ModbusUART_rx__MASK EQU 0x10
ModbusUART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ModbusUART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ModbusUART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ModbusUART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ModbusUART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ModbusUART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ModbusUART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ModbusUART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ModbusUART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ModbusUART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ModbusUART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ModbusUART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ModbusUART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ModbusUART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ModbusUART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ModbusUART_rx__PC EQU CYREG_PRT0_PC
ModbusUART_rx__PC2 EQU CYREG_PRT0_PC2
ModbusUART_rx__PORT EQU 0
ModbusUART_rx__PS EQU CYREG_PRT0_PS
ModbusUART_rx__SHIFT EQU 4

; ModbusUART_SCB
ModbusUART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
ModbusUART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
ModbusUART_SCB__CTRL EQU CYREG_SCB1_CTRL
ModbusUART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
ModbusUART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
ModbusUART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
ModbusUART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
ModbusUART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
ModbusUART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
ModbusUART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
ModbusUART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
ModbusUART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
ModbusUART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
ModbusUART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
ModbusUART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
ModbusUART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
ModbusUART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
ModbusUART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
ModbusUART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
ModbusUART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
ModbusUART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
ModbusUART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
ModbusUART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
ModbusUART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
ModbusUART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
ModbusUART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
ModbusUART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
ModbusUART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
ModbusUART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
ModbusUART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
ModbusUART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
ModbusUART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
ModbusUART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
ModbusUART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
ModbusUART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
ModbusUART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
ModbusUART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
ModbusUART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
ModbusUART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
ModbusUART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
ModbusUART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
ModbusUART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
ModbusUART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
ModbusUART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
ModbusUART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
ModbusUART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
ModbusUART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
ModbusUART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
ModbusUART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
ModbusUART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
ModbusUART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
ModbusUART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
ModbusUART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
ModbusUART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
ModbusUART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
ModbusUART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
ModbusUART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
ModbusUART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
ModbusUART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
ModbusUART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
ModbusUART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
ModbusUART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
ModbusUART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
ModbusUART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
ModbusUART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
ModbusUART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
ModbusUART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
ModbusUART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
ModbusUART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
ModbusUART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
ModbusUART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
ModbusUART_SCB__SS0_POSISTION EQU 0
ModbusUART_SCB__SS1_POSISTION EQU 1
ModbusUART_SCB__SS2_POSISTION EQU 2
ModbusUART_SCB__SS3_POSISTION EQU 3
ModbusUART_SCB__STATUS EQU CYREG_SCB1_STATUS
ModbusUART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
ModbusUART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
ModbusUART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
ModbusUART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
ModbusUART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
ModbusUART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
ModbusUART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
ModbusUART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; ModbusUART_SCBCLK
ModbusUART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
ModbusUART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
ModbusUART_SCBCLK__ENABLE_MASK EQU 0x80000000
ModbusUART_SCBCLK__MASK EQU 0x80000000
ModbusUART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ModbusUART_tx
ModbusUART_tx__0__DM__MASK EQU 0x38000
ModbusUART_tx__0__DM__SHIFT EQU 15
ModbusUART_tx__0__DR EQU CYREG_PRT0_DR
ModbusUART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ModbusUART_tx__0__HSIOM_MASK EQU 0x00F00000
ModbusUART_tx__0__HSIOM_SHIFT EQU 20
ModbusUART_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
ModbusUART_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ModbusUART_tx__0__MASK EQU 0x20
ModbusUART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
ModbusUART_tx__0__OUT_SEL_SHIFT EQU 10
ModbusUART_tx__0__OUT_SEL_VAL EQU -1
ModbusUART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ModbusUART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ModbusUART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ModbusUART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ModbusUART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ModbusUART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ModbusUART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ModbusUART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ModbusUART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ModbusUART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ModbusUART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ModbusUART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ModbusUART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ModbusUART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ModbusUART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ModbusUART_tx__0__PC EQU CYREG_PRT0_PC
ModbusUART_tx__0__PC2 EQU CYREG_PRT0_PC2
ModbusUART_tx__0__PORT EQU 0
ModbusUART_tx__0__PS EQU CYREG_PRT0_PS
ModbusUART_tx__0__SHIFT EQU 5
ModbusUART_tx__DR EQU CYREG_PRT0_DR
ModbusUART_tx__INTCFG EQU CYREG_PRT0_INTCFG
ModbusUART_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
ModbusUART_tx__MASK EQU 0x20
ModbusUART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ModbusUART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ModbusUART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ModbusUART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ModbusUART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ModbusUART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ModbusUART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ModbusUART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ModbusUART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ModbusUART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ModbusUART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ModbusUART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ModbusUART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ModbusUART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ModbusUART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ModbusUART_tx__PC EQU CYREG_PRT0_PC
ModbusUART_tx__PC2 EQU CYREG_PRT0_PC2
ModbusUART_tx__PORT EQU 0
ModbusUART_tx__PS EQU CYREG_PRT0_PS
ModbusUART_tx__SHIFT EQU 5

; SpeedTimer_TimerUDB
SpeedTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SpeedTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SpeedTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SpeedTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SpeedTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SpeedTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SpeedTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SpeedTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SpeedTimer_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SpeedTimer_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SpeedTimer_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SpeedTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
SpeedTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
SpeedTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SpeedTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SpeedTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; timer_clock
timer_clock__DIVIDER_MASK EQU 0x0000FFFF
timer_clock__ENABLE EQU CYREG_CLK_DIVIDER_A01
timer_clock__ENABLE_MASK EQU 0x80000000
timer_clock__MASK EQU 0x80000000
timer_clock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; writeEnable
writeEnable__0__DM__MASK EQU 0x07
writeEnable__0__DM__SHIFT EQU 0
writeEnable__0__DR EQU CYREG_PRT2_DR
writeEnable__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
writeEnable__0__HSIOM_MASK EQU 0x0000000F
writeEnable__0__HSIOM_SHIFT EQU 0
writeEnable__0__INTCFG EQU CYREG_PRT2_INTCFG
writeEnable__0__INTSTAT EQU CYREG_PRT2_INTSTAT
writeEnable__0__MASK EQU 0x01
writeEnable__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
writeEnable__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
writeEnable__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
writeEnable__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
writeEnable__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
writeEnable__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
writeEnable__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
writeEnable__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
writeEnable__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
writeEnable__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
writeEnable__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
writeEnable__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
writeEnable__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
writeEnable__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
writeEnable__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
writeEnable__0__PC EQU CYREG_PRT2_PC
writeEnable__0__PC2 EQU CYREG_PRT2_PC2
writeEnable__0__PORT EQU 2
writeEnable__0__PS EQU CYREG_PRT2_PS
writeEnable__0__SHIFT EQU 0
writeEnable__DR EQU CYREG_PRT2_DR
writeEnable__INTCFG EQU CYREG_PRT2_INTCFG
writeEnable__INTSTAT EQU CYREG_PRT2_INTSTAT
writeEnable__MASK EQU 0x01
writeEnable__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
writeEnable__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
writeEnable__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
writeEnable__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
writeEnable__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
writeEnable__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
writeEnable__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
writeEnable__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
writeEnable__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
writeEnable__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
writeEnable__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
writeEnable__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
writeEnable__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
writeEnable__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
writeEnable__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
writeEnable__PC EQU CYREG_PRT2_PC
writeEnable__PC2 EQU CYREG_PRT2_PC2
writeEnable__PORT EQU 2
writeEnable__PS EQU CYREG_PRT2_PS
writeEnable__SHIFT EQU 0

; EndOfMessage
EndOfMessage__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EndOfMessage__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EndOfMessage__INTC_MASK EQU 0x10000
EndOfMessage__INTC_NUMBER EQU 16
EndOfMessage__INTC_PRIOR_MASK EQU 0xC0
EndOfMessage__INTC_PRIOR_NUM EQU 0
EndOfMessage__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
EndOfMessage__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EndOfMessage__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; MessageTimer_cy_m0s8_tcpwm_1
MessageTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
MessageTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
MessageTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
MessageTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
MessageTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
MessageTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
MessageTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
MessageTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
MessageTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
MessageTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
MessageTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; SpeedInterrupt
SpeedInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SpeedInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SpeedInterrupt__INTC_MASK EQU 0x01
SpeedInterrupt__INTC_NUMBER EQU 0
SpeedInterrupt__INTC_PRIOR_MASK EQU 0xC0
SpeedInterrupt__INTC_PRIOR_NUM EQU 3
SpeedInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SpeedInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SpeedInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; MessageReceived
MessageReceived__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
MessageReceived__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
MessageReceived__INTC_MASK EQU 0x800
MessageReceived__INTC_NUMBER EQU 11
MessageReceived__INTC_PRIOR_MASK EQU 0xC0000000
MessageReceived__INTC_PRIOR_NUM EQU 0
MessageReceived__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
MessageReceived__INTC_SET_EN_REG EQU CYREG_CM0_ISER
MessageReceived__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; MessageTimerClock
MessageTimerClock__DIVIDER_MASK EQU 0x0000FFFF
MessageTimerClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
MessageTimerClock__ENABLE_MASK EQU 0x80000000
MessageTimerClock__MASK EQU 0x80000000
MessageTimerClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
