#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 26 21:32:26 2022
# Process ID: 9108
# Current directory: C:/SSTU Dosyalar/project_experiment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9948 C:\SSTU Dosyalar\project_experiment_2\project_experiment_2.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_2/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sources_1/new/SSI_Library.v}}
update_compile_order -fileset sources_1
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new
file mkdir {C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new}
close [ open {C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new/TOP_Module_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new/TOP_Module_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
launch_simulation
source TOP_Module_tb.tcl
remove_forces { {/TOP_Module_tb/cat} }
remove_forces { {/TOP_Module_tb/sw[7]} {/TOP_Module_tb/sw[6]} {/TOP_Module_tb/sw[5]} {/TOP_Module_tb/sw[4]} }
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2
set_max_delay -rise 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_3
set_max_delay -fall 10.0
set_max_delay -rise 10.0
set_max_delay -rise 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_4
set_max_delay -rise -from [get_ports {sw[3]}] -through [get_nets {cat_OBUF[4]}] 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
set_max_delay -rise -from [get_ports [list sw[0] sw[1] sw[2] sw[3] ]] -through [get_nets [list cat_OBUF[4] cat[1] cat[2] cat[3] cat[0] cat[4] cat[5] cat[6] led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] dp ]] 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
set_max_delay -datapath_only -from [get_ports [list sw[0] sw[1] sw[2] sw[3] ]] -to [get_ports [list cat[0] cat[1] cat[2] cat[3] cat[4] cat[5] cat[6] dp led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] ]] 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
set_max_delay -from [get_ports [list sw[0] sw[1] sw[2] sw[3] ]] -to [get_ports [list cat[0] cat[1] cat[2] cat[3] cat[4] cat[5] cat[6] dp led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] ]] 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
set_max_delay -from [get_ports [list sw[0] sw[3] ]] -to [get_ports [list cat[0] cat[1] cat[4] ]] 10.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_5
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
launch_simulation
source TOP_Module_tb.tcl
current_design rtl_1
refresh_design
close_sim
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source TOP_Module_tb.tcl
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
refresh_design
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_6
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design synth_1
refresh_design
current_design impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source TOP_Module_tb.tcl
current_design rtl_1
refresh_design
refresh_design
refresh_design
close_sim
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
source TOP_Module_tb.tcl
close_sim
launch_simulation
source TOP_Module_tb.tcl
refresh_design
close_sim
launch_simulation
source TOP_Module_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design synth_1
refresh_design
close_sim
