

================================================================
== Vivado HLS Report for 'Self_attention'
================================================================
* Date:           Tue Aug  1 06:40:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.684 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  300376935|  300376935| 3.004 sec | 3.004 sec |  300376935|  300376935|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h          |  2801280|  2801280|    233440|          -|          -|    12|    no    |
        | + l_mh_separate_i7  |     1560|     1560|       130|          -|          -|    12|    no    |
        |  ++ l_j7            |      128|      128|         2|          -|          -|    64|    no    |
        | + l_mh_merge_i8     |     1560|     1560|       130|          -|          -|    12|    no    |
        |  ++ l_j8            |      128|      128|         2|          -|          -|    64|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 8 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 7 
17 --> 18 16 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v73 = alloca [9216 x float], align 4"   --->   Operation 19 'alloca' 'v73' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v74 = alloca [9216 x float], align 4"   --->   Operation 20 'alloca' 'v74' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v75 = alloca [9216 x float], align 4"   --->   Operation 21 'alloca' 'v75' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Q_h = alloca [768 x float], align 4" [kernel.cpp:150]   --->   Operation 22 'alloca' 'Q_h' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%K_h = alloca [768 x float], align 4" [kernel.cpp:151]   --->   Operation 23 'alloca' 'K_h' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%V_h = alloca [768 x float], align 4" [kernel.cpp:152]   --->   Operation 24 'alloca' 'V_h' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v85 = alloca [144 x float], align 4" [kernel.cpp:163]   --->   Operation 25 'alloca' 'v85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v86 = alloca [144 x float], align 4" [kernel.cpp:165]   --->   Operation 26 'alloca' 'v86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v87 = alloca [768 x float], align 4"   --->   Operation 27 'alloca' 'v87' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 28 [2/2] (1.81ns)   --->   "call fastcc void @Linear_layer_qkvc5([9216 x float]* %v65, [589824 x float]* %v66, [768 x float]* %v67, [9216 x float]* %v73)" [kernel.cpp:144]   --->   Operation 28 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_qkvc5([9216 x float]* %v65, [589824 x float]* %v66, [768 x float]* %v67, [9216 x float]* %v73)" [kernel.cpp:144]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 30 [2/2] (1.81ns)   --->   "call fastcc void @Linear_layer_qkvc5([9216 x float]* %v65, [589824 x float]* %v68, [768 x float]* %v69, [9216 x float]* %v74)" [kernel.cpp:146]   --->   Operation 30 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_qkvc5([9216 x float]* %v65, [589824 x float]* %v68, [768 x float]* %v69, [9216 x float]* %v74)" [kernel.cpp:146]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 32 [2/2] (1.81ns)   --->   "call fastcc void @Linear_layer_qkvc5([9216 x float]* %v65, [589824 x float]* %v70, [768 x float]* %v71, [9216 x float]* %v75)" [kernel.cpp:148]   --->   Operation 32 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_qkvc5([9216 x float]* %v65, [589824 x float]* %v70, [768 x float]* %v71, [9216 x float]* %v75)" [kernel.cpp:148]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:149]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %l_S_h_0_h_end ]"   --->   Operation 35 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp eq i4 %h_0, -4" [kernel.cpp:149]   --->   Operation 36 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [kernel.cpp:149]   --->   Operation 38 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %9, label %l_S_h_0_h_begin" [kernel.cpp:149]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [kernel.cpp:149]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str17)" [kernel.cpp:149]   --->   Operation 41 'specregionbegin' 'tmp' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h_0, i6 0)" [kernel.cpp:155]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:153]   --->   Operation 43 'br' <Predicate = (!icmp_ln149)> <Delay = 1.76>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:176]   --->   Operation 44 'ret' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.81>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%i7_0 = phi i4 [ 0, %l_S_h_0_h_begin ], [ %i7, %l_mh_separate_i7_end ]"   --->   Operation 45 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln153 = icmp eq i4 %i7_0, -4" [kernel.cpp:153]   --->   Operation 46 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 47 'speclooptripcount' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.73ns)   --->   "%i7 = add i4 %i7_0, 1" [kernel.cpp:153]   --->   Operation 48 'add' 'i7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %5, label %l_mh_separate_i7_begin" [kernel.cpp:153]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str18) nounwind" [kernel.cpp:153]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str18)" [kernel.cpp:153]   --->   Operation 51 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i7_0, i10 0)" [kernel.cpp:155]   --->   Operation 52 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i14 %tmp_19 to i15" [kernel.cpp:155]   --->   Operation 53 'zext' 'zext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i7_0, i8 0)" [kernel.cpp:155]   --->   Operation 54 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i12 %tmp_20 to i15" [kernel.cpp:155]   --->   Operation 55 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.81ns)   --->   "%sub_ln155 = sub i15 %zext_ln155, %zext_ln155_1" [kernel.cpp:155]   --->   Operation 56 'sub' 'sub_ln155' <Predicate = (!icmp_ln153)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i7_0, i6 0)" [kernel.cpp:156]   --->   Operation 57 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i10 %tmp_21 to i11" [kernel.cpp:154]   --->   Operation 58 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:154]   --->   Operation 59 'br' <Predicate = (!icmp_ln153)> <Delay = 1.76>
ST_8 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v85)" [kernel.cpp:164]   --->   Operation 60 'call' <Predicate = (icmp_ln153)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.92>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%j7_0 = phi i7 [ 0, %l_mh_separate_i7_begin ], [ %j7, %4 ]"   --->   Operation 61 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i7 %j7_0 to i10" [kernel.cpp:154]   --->   Operation 62 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (1.48ns)   --->   "%icmp_ln154 = icmp eq i7 %j7_0, -64" [kernel.cpp:154]   --->   Operation 63 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 64 'speclooptripcount' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (1.87ns)   --->   "%j7 = add i7 %j7_0, 1" [kernel.cpp:154]   --->   Operation 65 'add' 'j7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln154, label %l_mh_separate_i7_end, label %4" [kernel.cpp:154]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln155 = add i10 %zext_ln154, %shl_ln" [kernel.cpp:155]   --->   Operation 67 'add' 'add_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i10 %add_ln155 to i15" [kernel.cpp:155]   --->   Operation 68 'zext' 'zext_ln155_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.94ns)   --->   "%add_ln155_1 = add i15 %sub_ln155, %zext_ln155_2" [kernel.cpp:155]   --->   Operation 69 'add' 'add_ln155_1' <Predicate = (!icmp_ln154)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i15 %add_ln155_1 to i64" [kernel.cpp:155]   --->   Operation 70 'sext' 'sext_ln155' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%v73_addr = getelementptr [9216 x float]* %v73, i64 0, i64 %sext_ln155" [kernel.cpp:155]   --->   Operation 71 'getelementptr' 'v73_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%v74_addr = getelementptr [9216 x float]* %v74, i64 0, i64 %sext_ln155" [kernel.cpp:157]   --->   Operation 72 'getelementptr' 'v74_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%v75_addr = getelementptr [9216 x float]* %v75, i64 0, i64 %sext_ln155" [kernel.cpp:159]   --->   Operation 73 'getelementptr' 'v75_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (3.25ns)   --->   "%v82 = load float* %v73_addr, align 4" [kernel.cpp:155]   --->   Operation 74 'load' 'v82' <Predicate = (!icmp_ln154)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i7 %j7_0 to i11" [kernel.cpp:156]   --->   Operation 75 'zext' 'zext_ln156' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln156 = add i11 %zext_ln154_1, %zext_ln156" [kernel.cpp:156]   --->   Operation 76 'add' 'add_ln156' <Predicate = (!icmp_ln154)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [2/2] (3.25ns)   --->   "%v83 = load float* %v74_addr, align 4" [kernel.cpp:157]   --->   Operation 77 'load' 'v83' <Predicate = (!icmp_ln154)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 78 [2/2] (3.25ns)   --->   "%v84 = load float* %v75_addr, align 4" [kernel.cpp:159]   --->   Operation 78 'load' 'v84' <Predicate = (!icmp_ln154)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str18, i32 %tmp_s)" [kernel.cpp:162]   --->   Operation 79 'specregionend' 'empty_340' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:153]   --->   Operation 80 'br' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind" [kernel.cpp:154]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/2] (3.25ns)   --->   "%v82 = load float* %v73_addr, align 4" [kernel.cpp:155]   --->   Operation 82 'load' 'v82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i11 %add_ln156 to i64" [kernel.cpp:156]   --->   Operation 83 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr [768 x float]* %Q_h, i64 0, i64 %zext_ln156_1" [kernel.cpp:156]   --->   Operation 84 'getelementptr' 'Q_h_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr [768 x float]* %K_h, i64 0, i64 %zext_ln156_1" [kernel.cpp:158]   --->   Operation 85 'getelementptr' 'K_h_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr [768 x float]* %V_h, i64 0, i64 %zext_ln156_1" [kernel.cpp:160]   --->   Operation 86 'getelementptr' 'V_h_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (3.25ns)   --->   "store float %v82, float* %Q_h_addr, align 4" [kernel.cpp:156]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 88 [1/2] (3.25ns)   --->   "%v83 = load float* %v74_addr, align 4" [kernel.cpp:157]   --->   Operation 88 'load' 'v83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 89 [1/1] (3.25ns)   --->   "store float %v83, float* %K_h_addr, align 4" [kernel.cpp:158]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 90 [1/2] (3.25ns)   --->   "%v84 = load float* %v75_addr, align 4" [kernel.cpp:159]   --->   Operation 90 'load' 'v84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 91 [1/1] (3.25ns)   --->   "store float %v84, float* %V_h_addr, align 4" [kernel.cpp:160]   --->   Operation 91 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:154]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v85)" [kernel.cpp:164]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v85, [144 x float]* %v86)" [kernel.cpp:166]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v85, [144 x float]* %v86)" [kernel.cpp:166]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x float]* %v86, [768 x float]* %V_h, [768 x float]* %v87)" [kernel.cpp:168]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 1.76>
ST_15 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x float]* %v86, [768 x float]* %V_h, [768 x float]* %v87)" [kernel.cpp:168]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 98 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:169]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 13> <Delay = 1.81>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%i8_0 = phi i4 [ 0, %5 ], [ %i8, %l_mh_merge_i8_end ]"   --->   Operation 99 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (1.30ns)   --->   "%icmp_ln169 = icmp eq i4 %i8_0, -4" [kernel.cpp:169]   --->   Operation 100 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%empty_341 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 101 'speclooptripcount' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (1.73ns)   --->   "%i8 = add i4 %i8_0, 1" [kernel.cpp:169]   --->   Operation 102 'add' 'i8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %l_S_h_0_h_end, label %l_mh_merge_i8_begin" [kernel.cpp:169]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind" [kernel.cpp:169]   --->   Operation 104 'specloopname' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)" [kernel.cpp:169]   --->   Operation 105 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i8_0, i10 0)" [kernel.cpp:172]   --->   Operation 106 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i14 %tmp_22 to i15" [kernel.cpp:172]   --->   Operation 107 'zext' 'zext_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i8_0, i8 0)" [kernel.cpp:172]   --->   Operation 108 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i12 %tmp_23 to i15" [kernel.cpp:172]   --->   Operation 109 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (1.81ns)   --->   "%sub_ln172 = sub i15 %zext_ln172, %zext_ln172_1" [kernel.cpp:172]   --->   Operation 110 'sub' 'sub_ln172' <Predicate = (!icmp_ln169)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i8_0, i6 0)" [kernel.cpp:171]   --->   Operation 111 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i10 %tmp_24 to i11" [kernel.cpp:170]   --->   Operation 112 'zext' 'zext_ln170_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (1.76ns)   --->   "br label %7" [kernel.cpp:170]   --->   Operation 113 'br' <Predicate = (!icmp_ln169)> <Delay = 1.76>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str17, i32 %tmp)" [kernel.cpp:175]   --->   Operation 114 'specregionend' 'empty_344' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:149]   --->   Operation 115 'br' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 4.98>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%j8_0 = phi i7 [ 0, %l_mh_merge_i8_begin ], [ %j8, %8 ]"   --->   Operation 116 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i7 %j8_0 to i10" [kernel.cpp:170]   --->   Operation 117 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (1.48ns)   --->   "%icmp_ln170 = icmp eq i7 %j8_0, -64" [kernel.cpp:170]   --->   Operation 118 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 119 'speclooptripcount' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (1.87ns)   --->   "%j8 = add i7 %j8_0, 1" [kernel.cpp:170]   --->   Operation 120 'add' 'j8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %l_mh_merge_i8_end, label %8" [kernel.cpp:170]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i7 %j8_0 to i11" [kernel.cpp:171]   --->   Operation 122 'zext' 'zext_ln171' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (1.73ns)   --->   "%add_ln171 = add i11 %zext_ln170_1, %zext_ln171" [kernel.cpp:171]   --->   Operation 123 'add' 'add_ln171' <Predicate = (!icmp_ln170)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i11 %add_ln171 to i64" [kernel.cpp:171]   --->   Operation 124 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%v87_addr = getelementptr [768 x float]* %v87, i64 0, i64 %zext_ln171_1" [kernel.cpp:171]   --->   Operation 125 'getelementptr' 'v87_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 126 [2/2] (3.25ns)   --->   "%v90 = load float* %v87_addr, align 4" [kernel.cpp:171]   --->   Operation 126 'load' 'v90' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 127 [1/1] (1.73ns)   --->   "%add_ln172 = add i10 %zext_ln170, %shl_ln" [kernel.cpp:172]   --->   Operation 127 'add' 'add_ln172' <Predicate = (!icmp_ln170)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i10 %add_ln172 to i15" [kernel.cpp:172]   --->   Operation 128 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (1.94ns)   --->   "%add_ln172_1 = add i15 %sub_ln172, %zext_ln172_2" [kernel.cpp:172]   --->   Operation 129 'add' 'add_ln172_1' <Predicate = (!icmp_ln170)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_5)" [kernel.cpp:174]   --->   Operation 130 'specregionend' 'empty_343' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:169]   --->   Operation 131 'br' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 6.50>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str21) nounwind" [kernel.cpp:170]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/2] (3.25ns)   --->   "%v90 = load float* %v87_addr, align 4" [kernel.cpp:171]   --->   Operation 133 'load' 'v90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i15 %add_ln172_1 to i64" [kernel.cpp:172]   --->   Operation 134 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%v72_addr = getelementptr [9216 x float]* %v72, i64 0, i64 %sext_ln172" [kernel.cpp:172]   --->   Operation 135 'getelementptr' 'v72_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (3.25ns)   --->   "store float %v90, float* %v72_addr, align 4" [kernel.cpp:172]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:170]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('v73') [9]  (0 ns)
	'call' operation ('call_ln144', kernel.cpp:144) to 'Linear_layer_qkvc5' [18]  (1.81 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln146', kernel.cpp:146) to 'Linear_layer_qkvc5' [19]  (1.81 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln148', kernel.cpp:148) to 'Linear_layer_qkvc5' [20]  (1.81 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', kernel.cpp:149) [23]  (1.77 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i7') with incoming values : ('i7', kernel.cpp:153) [34]  (1.77 ns)

 <State 8>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i7') with incoming values : ('i7', kernel.cpp:153) [34]  (0 ns)
	'sub' operation ('sub_ln155', kernel.cpp:155) [46]  (1.81 ns)

 <State 9>: 6.93ns
The critical path consists of the following:
	'phi' operation ('j7') with incoming values : ('j7', kernel.cpp:154) [51]  (0 ns)
	'add' operation ('add_ln155', kernel.cpp:155) [59]  (1.73 ns)
	'add' operation ('add_ln155_1', kernel.cpp:155) [61]  (1.94 ns)
	'getelementptr' operation ('v73_addr', kernel.cpp:155) [63]  (0 ns)
	'load' operation ('v82', kernel.cpp:155) on array 'v73' [66]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('v82', kernel.cpp:155) on array 'v73' [66]  (3.25 ns)
	'store' operation ('store_ln156', kernel.cpp:156) of variable 'v82', kernel.cpp:155 on array 'Q_h', kernel.cpp:150 [73]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i8') with incoming values : ('i8', kernel.cpp:169) [88]  (1.77 ns)

 <State 16>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i8') with incoming values : ('i8', kernel.cpp:169) [88]  (0 ns)
	'sub' operation ('sub_ln172', kernel.cpp:172) [100]  (1.81 ns)

 <State 17>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j8') with incoming values : ('j8', kernel.cpp:170) [105]  (0 ns)
	'add' operation ('add_ln171', kernel.cpp:171) [114]  (1.73 ns)
	'getelementptr' operation ('v87_addr', kernel.cpp:171) [116]  (0 ns)
	'load' operation ('v90', kernel.cpp:171) on array 'v87' [117]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('v90', kernel.cpp:171) on array 'v87' [117]  (3.25 ns)
	'store' operation ('store_ln172', kernel.cpp:172) of variable 'v90', kernel.cpp:171 on array 'v72' [123]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
