============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 12 2024  12:47:01 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

    Instance                   Module                 Cell Count  Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------------------------
single_port_ram                                              472  37510.211     4.302    37514.513 70000 (S)  
  ram_1         ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16         456  16783.170     0.000    16783.170 35000 (S)  
  (S) = wireload was automatically selected
