

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Fri Dec 21 00:11:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub_1x1+3x3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  222001|  222001|  222001|  222001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  222000|  222000|      9250|          -|          -|    24|    no    |
        | + Loop 1.1              |    9248|    9248|       578|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |     576|     576|        36|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |       9|       9|         3|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     628|    292|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     167|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     795|    410|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U168  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_4_fu_274_p2       |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_357_p2        |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_390_p2        |     +    |      0|  11|   8|           1|           2|
    |n_4_fu_472_p2        |     +    |      0|  11|   8|           2|           1|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp_3_fu_488_p2      |     +    |      0|  23|  11|           6|           6|
    |tmp_86_fu_244_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_88_fu_262_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_89_fu_284_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_8_fu_406_p2      |     +    |      0|  23|  11|           6|           6|
    |tmp_90_fu_309_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_91_fu_333_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_92_fu_367_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_94_fu_415_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_95_fu_440_p2     |     +    |      0|  53|  21|          16|          16|
    |tmp_96_fu_456_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_97_fu_497_p2     |     +    |      0|  53|  21|          16|          16|
    |w_4_fu_446_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_83_fu_206_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_93_fu_378_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond4_fu_268_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_315_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_343_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_384_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_466_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_396_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_478_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 628| 292|         198|         188|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  55|         10|    1|         10|
    |co_reg_104      |   9|          2|    5|         10|
    |h_reg_115       |   9|          2|    5|         10|
    |m_reg_151       |   9|          2|    2|          4|
    |n_reg_174       |   9|          2|    2|          4|
    |p_09_1_reg_162  |   9|          2|    8|         16|
    |p_s_reg_139     |   9|          2|    8|         16|
    |w_reg_127       |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           | 118|         24|   36|         80|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |bias_V_addr_reg_543           |   5|   0|    5|          0|
    |co_4_reg_538                  |   5|   0|    5|          0|
    |co_reg_104                    |   5|   0|    5|          0|
    |conv1_output_p_V_loa_reg_625  |   8|   0|    8|          0|
    |h_reg_115                     |   5|   0|    5|          0|
    |m_4_reg_587                   |   2|   0|    2|          0|
    |m_reg_151                     |   2|   0|    2|          0|
    |n_4_reg_610                   |   2|   0|    2|          0|
    |n_reg_174                     |   2|   0|    2|          0|
    |output_V_addr_reg_561         |  13|   0|   13|          0|
    |p_09_1_reg_162                |   8|   0|    8|          0|
    |p_s_reg_139                   |   8|   0|    8|          0|
    |tmp_100_cast_reg_520          |   9|   0|    9|          0|
    |tmp_86_reg_525                |   9|   0|   10|          1|
    |tmp_88_reg_530                |  10|   0|   11|          1|
    |tmp_90_reg_548                |  13|   0|   14|          1|
    |tmp_93_reg_579                |   9|   0|    9|          0|
    |tmp_95_reg_592                |  15|   0|   16|          1|
    |tmp_reg_556                   |   5|   0|    6|          1|
    |tmp_s_reg_569                 |   5|   0|    6|          1|
    |w_4_reg_597                   |   5|   0|    5|          0|
    |w_reg_127                     |   5|   0|    5|          0|
    |weight_V_load_reg_620         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 167|   0|  173|          6|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done                    | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|weight_V_address0          | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0               | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0                |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0            | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0                 | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0                  |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0          | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0               | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0               | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0                | out |    8|  ap_memory |       output_V       |     array    |
|conv1_output_p_V_address0  | out |   15|  ap_memory |   conv1_output_p_V   |     array    |
|conv1_output_p_V_ce0       | out |    1|  ap_memory |   conv1_output_p_V   |     array    |
|conv1_output_p_V_q0        |  in |    8|  ap_memory |   conv1_output_p_V   |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

