TimeQuest Timing Analyzer report for DE2_115_D8M_RTL
Wed Nov 30 15:51:39 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 35. Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 38. Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 53. Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 57. Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_D8M_RTL                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D8M_RTL.SDC ; OK     ; Wed Nov 30 15:51:19 2016 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+
; CLOCK2_50                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                       ; { CLOCK2_50 }                                           ;
; CLOCK3_50                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                       ; { CLOCK3_50 }                                           ;
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                       ; { CLOCK_50 }                                            ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz  ; 0.000  ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; pll_ref|altpll_component|auto_generated|pll1|inclk[0] ; { pll_ref|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.705 ; 25.19 MHz ; 0.000  ; 19.852 ; 50.00      ; 135       ; 68          ;       ;        ;           ;            ; false    ; CLOCK2_50 ; pll_ref|altpll_component|auto_generated|pll1|inclk[0] ; { pll_ref|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]      ; { u6|altpll_component|auto_generated|pll1|clk[0] }      ;
; u6|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]      ; { u6|altpll_component|auto_generated|pll1|clk[1] }      ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 30.84 MHz  ; 30.84 MHz       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 124.89 MHz ; 124.89 MHz      ; CLOCK2_50                                           ;      ;
; 132.56 MHz ; 132.56 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 167.34 MHz ; 167.34 MHz      ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -6.213 ; -243.580      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 2.007  ; 0.000         ;
; CLOCK2_50                                           ; 11.993 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 44.024 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.385 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.393 ; 0.000         ;
; CLOCK2_50                                           ; 0.402 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -4.563 ; -1160.569     ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.975  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1.716 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.268 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.697  ; 0.000         ;
; CLOCK2_50                                           ; 9.645  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; CLOCK_50                                            ; 16.000 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 19.539 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 24.702 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                 ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.213 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.179      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.204 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.170      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.169 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.135      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.086 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 5.052      ;
; -6.016 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.981      ;
; -6.016 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.981      ;
; -6.016 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.981      ;
; -6.016 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.981      ;
; -6.016 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.981      ;
; -6.007 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.972      ;
; -6.007 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.972      ;
; -6.007 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.972      ;
; -6.007 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.972      ;
; -6.007 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.972      ;
; -5.972 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.937      ;
; -5.972 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.937      ;
; -5.972 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.937      ;
; -5.972 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.937      ;
; -5.972 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.937      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.923 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.889      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.907 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.873      ;
; -5.889 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.854      ;
; -5.889 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.854      ;
; -5.889 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.854      ;
; -5.889 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.854      ;
; -5.889 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.854      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.866 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.218     ; 4.831      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.820 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.217     ; 4.786      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
; -5.818 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.228     ; 4.773      ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.007 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.445      ;
; 2.007 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.445      ;
; 2.007 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.445      ;
; 2.007 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.445      ;
; 2.007 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.445      ;
; 2.010 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.443      ;
; 2.010 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.443      ;
; 2.010 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.443      ;
; 2.010 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.443      ;
; 2.010 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.443      ;
; 2.130 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.486     ; 5.332      ;
; 2.130 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.486     ; 5.332      ;
; 2.196 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.256      ;
; 2.196 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.256      ;
; 2.196 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.256      ;
; 2.196 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.256      ;
; 2.196 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.256      ;
; 2.199 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.254      ;
; 2.199 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.254      ;
; 2.199 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.254      ;
; 2.199 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.254      ;
; 2.199 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 5.254      ;
; 2.239 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.213      ;
; 2.239 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.213      ;
; 2.308 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 5.155      ;
; 2.308 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 5.155      ;
; 2.317 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.486     ; 5.145      ;
; 2.317 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.486     ; 5.145      ;
; 2.428 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.024      ;
; 2.428 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.496     ; 5.024      ;
; 2.456 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.428      ;
; 2.456 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.428      ;
; 2.497 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.966      ;
; 2.497 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.966      ;
; 2.527 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.936      ;
; 2.527 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.936      ;
; 2.527 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.936      ;
; 2.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.347      ;
; 2.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.215      ;
; 2.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.215      ;
; 2.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.215      ;
; 2.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.215      ;
; 2.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.215      ;
; 2.682 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.202      ;
; 2.682 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.202      ;
; 2.682 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.202      ;
; 2.682 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.202      ;
; 2.710 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.174      ;
; 2.710 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.174      ;
; 2.715 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.166      ;
; 2.715 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.166      ;
; 2.716 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.747      ;
; 2.716 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.747      ;
; 2.716 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.747      ;
; 2.733 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.148      ;
; 2.733 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.148      ;
; 2.741 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.140      ;
; 2.741 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.140      ;
; 2.771 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.123      ;
; 2.771 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.123      ;
; 2.805 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.079      ;
; 2.810 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.071      ;
; 2.816 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.065      ;
; 2.816 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.065      ;
; 2.828 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.053      ;
; 2.831 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.064      ;
; 2.836 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.045      ;
; 2.848 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.033      ;
; 2.848 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.033      ;
; 2.874 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.007      ;
; 2.874 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 7.007      ;
; 2.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.001      ;
; 2.902 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.979      ;
; 2.902 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.979      ;
; 2.911 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.970      ;
; 2.913 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 6.971      ;
; 2.935 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.958      ;
; 2.935 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.958      ;
; 2.943 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.938      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.935      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.935      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.935      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.935      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.935      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.931      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.931      ;
; 2.955 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.485     ; 4.508      ;
; 2.962 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 6.922      ;
; 2.962 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 6.922      ;
; 2.962 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 6.922      ;
; 2.969 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.912      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.911      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.911      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.911      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.911      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.911      ;
; 2.983 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.898      ;
; 2.983 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.898      ;
; 2.983 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.898      ;
; 2.983 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.898      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                               ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 11.993 ; RESET_DELAY:u2|Cont[19]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 7.877      ;
; 12.067 ; RESET_DELAY:u2|Cont[18]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 7.803      ;
; 12.147 ; RESET_DELAY:u2|Cont[17]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 7.723      ;
; 12.189 ; RESET_DELAY:u2|Cont[12]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.682      ;
; 12.326 ; RESET_DELAY:u2|Cont[14]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.545      ;
; 12.396 ; RESET_DELAY:u2|Cont[20]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 7.474      ;
; 12.428 ; RESET_DELAY:u2|Cont[13]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.443      ;
; 12.444 ; RESET_DELAY:u2|Cont[11]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.427      ;
; 12.462 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.473      ;
; 12.462 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.473      ;
; 12.462 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.473      ;
; 12.462 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.473      ;
; 12.518 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.417      ;
; 12.518 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.417      ;
; 12.518 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.417      ;
; 12.518 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.417      ;
; 12.533 ; RESET_DELAY:u2|Cont[16]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 7.337      ;
; 12.575 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.360      ;
; 12.575 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.360      ;
; 12.575 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.360      ;
; 12.575 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.360      ;
; 12.609 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.326      ;
; 12.609 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.326      ;
; 12.609 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.326      ;
; 12.609 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.326      ;
; 12.623 ; RESET_DELAY:u2|Cont[0]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 7.247      ;
; 12.626 ; RESET_DELAY:u2|Cont[15]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.245      ;
; 12.629 ; RESET_DELAY:u2|Cont[9]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.242      ;
; 12.645 ; RESET_DELAY:u2|Cont[4]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.226      ;
; 12.659 ; RESET_DELAY:u2|Cont[5]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.212      ;
; 12.718 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.217      ;
; 12.718 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.217      ;
; 12.718 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.217      ;
; 12.718 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.217      ;
; 12.733 ; RESET_DELAY:u2|Cont[8]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.138      ;
; 12.760 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.175      ;
; 12.760 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.175      ;
; 12.760 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.175      ;
; 12.760 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.175      ;
; 12.786 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.149      ;
; 12.786 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.149      ;
; 12.786 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.149      ;
; 12.786 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.149      ;
; 12.795 ; RESET_DELAY:u2|Cont[1]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.076      ;
; 12.796 ; RESET_DELAY:u2|Cont[3]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 7.075      ;
; 12.872 ; RESET_DELAY:u2|Cont[10]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.999      ;
; 12.909 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.026      ;
; 12.909 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.026      ;
; 12.909 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.026      ;
; 12.909 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 7.026      ;
; 12.942 ; RESET_DELAY:u2|Cont[6]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.929      ;
; 12.948 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.987      ;
; 12.948 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.987      ;
; 12.948 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.987      ;
; 12.948 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.987      ;
; 12.956 ; RESET_DELAY:u2|Cont[2]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 6.915      ;
; 12.960 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.975      ;
; 12.960 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.975      ;
; 12.960 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.975      ;
; 12.960 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.975      ;
; 12.995 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.948      ;
; 12.995 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.948      ;
; 12.995 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.948      ;
; 12.995 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.948      ;
; 13.010 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.925      ;
; 13.010 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.925      ;
; 13.010 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.925      ;
; 13.010 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.925      ;
; 13.026 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.909      ;
; 13.026 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.909      ;
; 13.026 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.909      ;
; 13.026 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.909      ;
; 13.042 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.893      ;
; 13.042 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.893      ;
; 13.042 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.893      ;
; 13.042 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.893      ;
; 13.064 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.871      ;
; 13.064 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.871      ;
; 13.064 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.871      ;
; 13.064 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.871      ;
; 13.116 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.819      ;
; 13.116 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.819      ;
; 13.116 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.819      ;
; 13.116 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.819      ;
; 13.124 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.811      ;
; 13.124 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.811      ;
; 13.124 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.811      ;
; 13.124 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.811      ;
; 13.176 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.767      ;
; 13.176 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.767      ;
; 13.176 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.767      ;
; 13.176 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.767      ;
; 13.188 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.755      ;
; 13.188 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.755      ;
; 13.188 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.755      ;
; 13.188 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 6.755      ;
; 13.190 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.745      ;
; 13.190 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.745      ;
; 13.190 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.745      ;
; 13.190 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 6.745      ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.024 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.893      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.059 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.858      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.173 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.743      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.208 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 5.708      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.218 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.699      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.258 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.659      ;
; 44.305 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.612      ;
; 44.305 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.612      ;
; 44.305 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.612      ;
; 44.305 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 5.612      ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.385 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; mode                                                                                                                                                       ; mode                                                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; frame_cnt:u9|sig                                                                                                                                           ; frame_cnt:u9|sig                                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.694      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.696      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.697      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.697      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.697      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.698      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.698      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.697      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.699      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.698      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.699      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.697      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.698      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.698      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.393 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 0.979      ;
; 0.401 ; Sdram_Control:u7|Read                                                                                                                                        ; Sdram_Control:u7|Read                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|mWR                                                                                                                                         ; Sdram_Control:u7|mWR                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|mRD                                                                                                                                         ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.695      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_0                                                      ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RESET_DELAY:u2|oRST_1                                                      ; RESET_DELAY:u2|oRST_1                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|rfps_l[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|rfps_l[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; RESET_DELAY:u2|Cont[0]                                                     ; RESET_DELAY:u2|Cont[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.674      ;
; 0.437 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|fps_h[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.703      ;
; 0.444 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|fps_h[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; FpsMonitor:uFps|rfps_l[3]                                                  ; FpsMonitor:uFps|fps_l[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.709      ;
; 0.449 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|fps_l[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.713      ;
; 0.453 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|fps_h[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.718      ;
; 0.462 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|fps_l[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.726      ;
; 0.602 ; FpsMonitor:uFps|rfps_h[3]                                                  ; FpsMonitor:uFps|fps_h[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.868      ;
; 0.623 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|fps_l[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.887      ;
; 0.634 ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.651 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.916      ;
; 0.652 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.917      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.919      ;
; 0.654 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; RESET_DELAY:u2|Cont[6]                                                     ; RESET_DELAY:u2|Cont[6]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; RESET_DELAY:u2|Cont[22]                                                    ; RESET_DELAY:u2|Cont[22]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FpsMonitor:uFps|sec_cnt[26]                                                ; FpsMonitor:uFps|sec_cnt[26]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.920      ;
; 0.656 ; FpsMonitor:uFps|sec_cnt[25]                                                ; FpsMonitor:uFps|sec_cnt[25]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.920      ;
; 0.656 ; RESET_DELAY:u2|Cont[5]                                                     ; RESET_DELAY:u2|Cont[5]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[13]                                                    ; RESET_DELAY:u2|Cont[13]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[14]                                                    ; RESET_DELAY:u2|Cont[14]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[15]                                                    ; RESET_DELAY:u2|Cont[15]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; RESET_DELAY:u2|Cont[16]                                                    ; RESET_DELAY:u2|Cont[16]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[4]                                                     ; RESET_DELAY:u2|Cont[4]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[20]                                                    ; RESET_DELAY:u2|Cont[20]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[8]                                                     ; RESET_DELAY:u2|Cont[8]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[10]                                                    ; RESET_DELAY:u2|Cont[10]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[11]                                                    ; RESET_DELAY:u2|Cont[11]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[12]                                                    ; RESET_DELAY:u2|Cont[12]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[18]                                                    ; RESET_DELAY:u2|Cont[18]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[19]                                                    ; RESET_DELAY:u2|Cont[19]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|Cont[21]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; RESET_DELAY:u2|Cont[29]                                                    ; RESET_DELAY:u2|Cont[29]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[30]                                                 ; AUTO_FOCUS_ON:vd|PULSE[30]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FpsMonitor:uFps|sec_cnt[10]                                                ; FpsMonitor:uFps|sec_cnt[10]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; FpsMonitor:uFps|sec_cnt[11]                                                ; FpsMonitor:uFps|sec_cnt[11]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; FpsMonitor:uFps|sec_cnt[12]                                                ; FpsMonitor:uFps|sec_cnt[12]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; RESET_DELAY:u2|Cont[27]                                                    ; RESET_DELAY:u2|Cont[27]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[26]                                                    ; RESET_DELAY:u2|Cont[26]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[28]                                                    ; RESET_DELAY:u2|Cont[28]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; RESET_DELAY:u2|Cont[30]                                                    ; RESET_DELAY:u2|Cont[30]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; FpsMonitor:uFps|sec_cnt[13]                                                ; FpsMonitor:uFps|sec_cnt[13]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; RESET_DELAY:u2|Cont[17]                                                    ; RESET_DELAY:u2|Cont[17]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; RESET_DELAY:u2|Cont[31]                                                    ; RESET_DELAY:u2|Cont[31]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.681 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.977 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.244      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.991 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.258      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.099 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.365      ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.563 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.956     ; 3.830      ;
; -4.563 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.958     ; 3.828      ;
; -4.560 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.924     ; 3.859      ;
; -4.560 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.922     ; 3.861      ;
; -4.560 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.933     ; 3.850      ;
; -4.559 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.945     ; 3.837      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.239     ; 3.359      ;
; -4.415 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.240     ; 3.358      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.414 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.230     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.212     ; 3.384      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 3.377      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 3.377      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 3.377      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 3.377      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.219     ; 3.377      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.223     ; 3.373      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.413 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.229     ; 3.367      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.220     ; 3.375      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.222     ; 3.373      ;
; -4.412 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.221     ; 3.374      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.975 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 3.809      ;
; 3.976 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.209     ; 3.803      ;
; 3.976 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.200     ; 3.812      ;
; 3.977 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.206     ; 3.805      ;
; 3.977 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.197     ; 3.814      ;
; 3.979 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 3.806      ;
; 3.979 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.815      ;
; 3.980 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.200     ; 3.808      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.073 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.388      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.383      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 3.372      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.386      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.386      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.386      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.383      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.492     ; 3.382      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.386      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.487     ; 3.387      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.364      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.364      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.364      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 3.369      ;
; 4.074 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.506     ; 3.368      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.385      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.490     ; 3.383      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.491     ; 3.382      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.385      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.488     ; 3.385      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
; 4.075 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.494     ; 3.379      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.716 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.662     ; 1.280      ;
; 1.747 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.230     ; 1.743      ;
; 1.777 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.227     ; 1.776      ;
; 1.777 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.227     ; 1.776      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 1.959 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.663     ; 1.522      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK1                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC1                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC1                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.178 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.661     ; 1.743      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 2.210 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.660     ; 1.776      ;
; 3.152 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.199     ; 3.179      ;
; 3.152 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.199     ; 3.179      ;
; 3.152 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.199     ; 3.179      ;
; 3.152 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.199     ; 3.179      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.203     ; 3.176      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.209     ; 3.170      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.209     ; 3.170      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.209     ; 3.170      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.209     ; 3.170      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.209     ; 3.170      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.219     ; 3.160      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.220     ; 3.159      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.210     ; 3.169      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.210     ; 3.169      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.210     ; 3.169      ;
; 3.153 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.210     ; 3.169      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.268 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.392     ; 3.162      ;
; 4.268 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.392     ; 3.162      ;
; 4.268 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.391     ; 3.163      ;
; 4.268 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.391     ; 3.163      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 3.148      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.147      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.284 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 3.146      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 3.148      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 3.139      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 3.139      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.285 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.433     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 3.137      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.434     ; 3.138      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 3.143      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 3.143      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 3.145      ;
; 4.286 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.430     ; 3.142      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 85
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.224
Worst Case Available Settling Time: 9.124 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 33.77 MHz  ; 33.77 MHz       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 137.08 MHz ; 137.08 MHz      ; CLOCK2_50                                           ;      ;
; 146.58 MHz ; 146.58 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 183.49 MHz ; 183.49 MHz      ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -5.631 ; -220.342      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 2.675  ; 0.000         ;
; CLOCK2_50                                           ; 12.705 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 44.550 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.337 ; 0.000         ;
; CLOCK2_50                                           ; 0.353 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.353 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -4.046 ; -1024.360     ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.630  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1.532 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 3.769 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.687  ; 0.000         ;
; CLOCK2_50                                           ; 9.631  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; CLOCK_50                                            ; 16.000 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 19.531 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 24.704 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                 ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.631 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.744      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.624 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.737      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.597 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.710      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.481 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.594      ;
; -5.440 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.553      ;
; -5.440 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.553      ;
; -5.440 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.553      ;
; -5.440 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.553      ;
; -5.440 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.553      ;
; -5.433 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.546      ;
; -5.433 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.546      ;
; -5.433 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.546      ;
; -5.433 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.546      ;
; -5.433 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.546      ;
; -5.406 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.519      ;
; -5.406 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.519      ;
; -5.406 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.519      ;
; -5.406 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.519      ;
; -5.406 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.519      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.361 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.474      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.333 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.446      ;
; -5.290 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.403      ;
; -5.290 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.403      ;
; -5.290 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.403      ;
; -5.290 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.403      ;
; -5.290 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.071     ; 4.403      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.283 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.072     ; 4.395      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.277 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.380      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
; -5.270 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|STEP_UP[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.081     ; 4.373      ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.675 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 5.071      ;
; 2.675 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 5.071      ;
; 2.675 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 5.071      ;
; 2.675 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 5.071      ;
; 2.675 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 5.071      ;
; 2.680 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 5.065      ;
; 2.680 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 5.065      ;
; 2.680 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 5.065      ;
; 2.680 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 5.065      ;
; 2.680 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 5.065      ;
; 2.767 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 4.988      ;
; 2.767 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 4.988      ;
; 2.851 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 4.895      ;
; 2.851 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 4.895      ;
; 2.851 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 4.895      ;
; 2.851 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 4.895      ;
; 2.851 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 4.895      ;
; 2.856 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 4.889      ;
; 2.856 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 4.889      ;
; 2.856 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 4.889      ;
; 2.856 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 4.889      ;
; 2.856 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 4.889      ;
; 2.914 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.205     ; 4.830      ;
; 2.914 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.205     ; 4.830      ;
; 2.943 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 4.812      ;
; 2.943 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 4.812      ;
; 3.035 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 4.722      ;
; 3.035 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 4.722      ;
; 3.090 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.205     ; 4.654      ;
; 3.090 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.205     ; 4.654      ;
; 3.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.719      ;
; 3.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.719      ;
; 3.183 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.193     ; 4.573      ;
; 3.183 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.193     ; 4.573      ;
; 3.183 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.193     ; 4.573      ;
; 3.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.690      ;
; 3.211 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 4.546      ;
; 3.211 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 4.546      ;
; 3.318 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.581      ;
; 3.318 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.581      ;
; 3.318 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.581      ;
; 3.318 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.581      ;
; 3.318 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.581      ;
; 3.323 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.575      ;
; 3.323 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.575      ;
; 3.323 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.575      ;
; 3.323 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.575      ;
; 3.359 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.193     ; 4.397      ;
; 3.359 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.193     ; 4.397      ;
; 3.359 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.193     ; 4.397      ;
; 3.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.536      ;
; 3.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.536      ;
; 3.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.498      ;
; 3.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.498      ;
; 3.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.483      ;
; 3.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.483      ;
; 3.422 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.476      ;
; 3.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.470      ;
; 3.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.470      ;
; 3.433 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.460      ;
; 3.433 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.460      ;
; 3.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.433      ;
; 3.474 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.420      ;
; 3.494 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.399      ;
; 3.494 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.399      ;
; 3.513 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.380      ;
; 3.513 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.380      ;
; 3.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.364      ;
; 3.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.367      ;
; 3.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.367      ;
; 3.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.367      ;
; 3.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.367      ;
; 3.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.367      ;
; 3.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.361      ;
; 3.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.361      ;
; 3.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.361      ;
; 3.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 6.361      ;
; 3.545 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.349      ;
; 3.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.344      ;
; 3.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.344      ;
; 3.551 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.355      ;
; 3.551 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.355      ;
; 3.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.339      ;
; 3.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.339      ;
; 3.564 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.330      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.324      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.324      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.324      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.324      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.324      ;
; 3.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.318      ;
; 3.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.318      ;
; 3.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.318      ;
; 3.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.318      ;
; 3.581 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.326      ;
; 3.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.311      ;
; 3.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.311      ;
; 3.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.311      ;
; 3.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.311      ;
; 3.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.311      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 12.705 ; RESET_DELAY:u2|Cont[19]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 7.175      ;
; 12.770 ; RESET_DELAY:u2|Cont[18]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 7.110      ;
; 12.842 ; RESET_DELAY:u2|Cont[17]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 7.038      ;
; 12.886 ; RESET_DELAY:u2|Cont[12]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.995      ;
; 13.012 ; RESET_DELAY:u2|Cont[14]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.869      ;
; 13.078 ; RESET_DELAY:u2|Cont[20]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 6.802      ;
; 13.097 ; RESET_DELAY:u2|Cont[13]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.784      ;
; 13.105 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.845      ;
; 13.105 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.845      ;
; 13.105 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.845      ;
; 13.105 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.845      ;
; 13.114 ; RESET_DELAY:u2|Cont[11]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.767      ;
; 13.120 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.830      ;
; 13.120 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.830      ;
; 13.120 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.830      ;
; 13.120 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.830      ;
; 13.141 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.809      ;
; 13.141 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.809      ;
; 13.141 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.809      ;
; 13.141 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.809      ;
; 13.190 ; RESET_DELAY:u2|Cont[16]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 6.690      ;
; 13.206 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.744      ;
; 13.206 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.744      ;
; 13.206 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.744      ;
; 13.206 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.744      ;
; 13.242 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.708      ;
; 13.242 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.708      ;
; 13.242 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.708      ;
; 13.242 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.708      ;
; 13.246 ; RESET_DELAY:u2|Cont[0]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 6.634      ;
; 13.276 ; RESET_DELAY:u2|Cont[15]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.605      ;
; 13.278 ; RESET_DELAY:u2|Cont[9]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.603      ;
; 13.297 ; RESET_DELAY:u2|Cont[4]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.584      ;
; 13.313 ; RESET_DELAY:u2|Cont[5]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.568      ;
; 13.325 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.625      ;
; 13.325 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.625      ;
; 13.325 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.625      ;
; 13.325 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.625      ;
; 13.365 ; RESET_DELAY:u2|Cont[8]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.516      ;
; 13.391 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.559      ;
; 13.391 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.559      ;
; 13.391 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.559      ;
; 13.391 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.559      ;
; 13.400 ; RESET_DELAY:u2|Cont[3]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.481      ;
; 13.400 ; RESET_DELAY:u2|Cont[1]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.481      ;
; 13.406 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.544      ;
; 13.406 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.544      ;
; 13.406 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.544      ;
; 13.406 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.544      ;
; 13.493 ; RESET_DELAY:u2|Cont[10]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.388      ;
; 13.504 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.446      ;
; 13.504 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.446      ;
; 13.504 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.446      ;
; 13.504 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.446      ;
; 13.511 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.447      ;
; 13.511 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.447      ;
; 13.511 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.447      ;
; 13.511 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.447      ;
; 13.514 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.436      ;
; 13.514 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.436      ;
; 13.514 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.436      ;
; 13.514 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.436      ;
; 13.528 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.422      ;
; 13.528 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.422      ;
; 13.528 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.422      ;
; 13.528 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.422      ;
; 13.535 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.415      ;
; 13.535 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.415      ;
; 13.535 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.415      ;
; 13.535 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.415      ;
; 13.536 ; RESET_DELAY:u2|Cont[2]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.345      ;
; 13.566 ; RESET_DELAY:u2|Cont[6]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 6.315      ;
; 13.567 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.383      ;
; 13.567 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.383      ;
; 13.567 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.383      ;
; 13.567 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.383      ;
; 13.613 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.337      ;
; 13.613 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.337      ;
; 13.613 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.337      ;
; 13.613 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.337      ;
; 13.637 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.313      ;
; 13.637 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.313      ;
; 13.637 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.313      ;
; 13.637 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.313      ;
; 13.643 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.307      ;
; 13.643 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.307      ;
; 13.643 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.307      ;
; 13.643 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.307      ;
; 13.662 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.296      ;
; 13.662 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.296      ;
; 13.662 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.296      ;
; 13.662 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.296      ;
; 13.680 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.278      ;
; 13.680 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.278      ;
; 13.680 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.278      ;
; 13.680 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 6.278      ;
; 13.686 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.264      ;
; 13.686 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.264      ;
; 13.686 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.264      ;
; 13.686 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 6.264      ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.550 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.376      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.587 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.339      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.731 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.194      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.745 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.181      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.768 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.157      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.801 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.125      ;
; 44.839 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.087      ;
; 44.839 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.087      ;
; 44.839 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.087      ;
; 44.839 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 5.087      ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.339 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mode                                                                                                                                                       ; mode                                                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; frame_cnt:u9|sig                                                                                                                                           ; frame_cnt:u9|sig                                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.638      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.638      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.638      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.639      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.639      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.639      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.640      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.640      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.641      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.641      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.642      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.641      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.641      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.642      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.642      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.642      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.640      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.642      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.639      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RESET_DELAY:u2|oRST_0                                                      ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RESET_DELAY:u2|oRST_1                                                      ; RESET_DELAY:u2|oRST_1                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|rfps_l[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|rfps_l[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; RESET_DELAY:u2|Cont[0]                                                     ; RESET_DELAY:u2|Cont[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.608      ;
; 0.398 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.401 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|fps_h[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.646      ;
; 0.410 ; FpsMonitor:uFps|rfps_l[3]                                                  ; FpsMonitor:uFps|fps_l[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.651      ;
; 0.410 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.651      ;
; 0.412 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|fps_h[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.655      ;
; 0.416 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|fps_l[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.657      ;
; 0.417 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|fps_h[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.660      ;
; 0.425 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|fps_l[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.666      ;
; 0.550 ; FpsMonitor:uFps|rfps_h[3]                                                  ; FpsMonitor:uFps|fps_h[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.793      ;
; 0.569 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|fps_l[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.810      ;
; 0.581 ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.594 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.838      ;
; 0.597 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; RESET_DELAY:u2|Cont[6]                                                     ; RESET_DELAY:u2|Cont[6]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:u2|Cont[13]                                                    ; RESET_DELAY:u2|Cont[13]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:u2|Cont[15]                                                    ; RESET_DELAY:u2|Cont[15]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FpsMonitor:uFps|sec_cnt[26]                                                ; FpsMonitor:uFps|sec_cnt[26]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; FpsMonitor:uFps|sec_cnt[25]                                                ; FpsMonitor:uFps|sec_cnt[25]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; RESET_DELAY:u2|Cont[5]                                                     ; RESET_DELAY:u2|Cont[5]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[11]                                                    ; RESET_DELAY:u2|Cont[11]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[19]                                                    ; RESET_DELAY:u2|Cont[19]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|Cont[21]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[22]                                                    ; RESET_DELAY:u2|Cont[22]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; RESET_DELAY:u2|Cont[29]                                                    ; RESET_DELAY:u2|Cont[29]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; FpsMonitor:uFps|sec_cnt[10]                                                ; FpsMonitor:uFps|sec_cnt[10]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; FpsMonitor:uFps|sec_cnt[12]                                                ; FpsMonitor:uFps|sec_cnt[12]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; RESET_DELAY:u2|Cont[14]                                                    ; RESET_DELAY:u2|Cont[14]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[16]                                                    ; RESET_DELAY:u2|Cont[16]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[27]                                                    ; RESET_DELAY:u2|Cont[27]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; RESET_DELAY:u2|Cont[31]                                                    ; RESET_DELAY:u2|Cont[31]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[30]                                                 ; AUTO_FOCUS_ON:vd|PULSE[30]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; FpsMonitor:uFps|sec_cnt[8]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; RESET_DELAY:u2|Cont[4]                                                     ; RESET_DELAY:u2|Cont[4]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[20]                                                    ; RESET_DELAY:u2|Cont[20]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[8]                                                     ; RESET_DELAY:u2|Cont[8]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[10]                                                    ; RESET_DELAY:u2|Cont[10]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[12]                                                    ; RESET_DELAY:u2|Cont[12]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[18]                                                    ; RESET_DELAY:u2|Cont[18]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; RESET_DELAY:u2|Cont[30]                                                    ; RESET_DELAY:u2|Cont[30]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; FpsMonitor:uFps|sec_cnt[11]                                                ; FpsMonitor:uFps|sec_cnt[11]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; FpsMonitor:uFps|sec_cnt[16]                                                ; FpsMonitor:uFps|sec_cnt[16]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; RESET_DELAY:u2|Cont[17]                                                    ; RESET_DELAY:u2|Cont[17]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; RESET_DELAY:u2|Cont[26]                                                    ; RESET_DELAY:u2|Cont[26]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; RESET_DELAY:u2|Cont[28]                                                    ; RESET_DELAY:u2|Cont[28]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; FpsMonitor:uFps|sec_cnt[7]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; FpsMonitor:uFps|sec_cnt[9]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; FpsMonitor:uFps|sec_cnt[13]                                                ; FpsMonitor:uFps|sec_cnt[13]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.353 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.597 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.622 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.883 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.127      ;
; 0.883 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.894 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.898 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.901 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.901 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.982 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.226      ;
; 0.982 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.226      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.227      ;
; 0.984 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.228      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.230      ;
; 0.986 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.993 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.237      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.238      ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mWR                                                                                                                                         ; Sdram_Control:u7|mWR                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mRD                                                                                                                                         ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Read                                                                                                                                        ; Sdram_Control:u7|Read                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.638      ;
; 0.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.638      ;
; 0.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.046 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.848     ; 3.413      ;
; -4.045 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.849     ; 3.411      ;
; -4.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.816     ; 3.443      ;
; -4.044 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.837     ; 3.422      ;
; -4.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.813     ; 3.445      ;
; -4.043 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.824     ; 3.434      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.900 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.068     ; 3.016      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.077     ; 3.006      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.074     ; 3.009      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.074     ; 3.009      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.074     ; 3.009      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.074     ; 3.009      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.074     ; 3.009      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.079     ; 3.004      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.078     ; 3.005      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.095     ; 2.988      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.083     ; 3.000      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.084     ; 2.999      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.084     ; 2.999      ;
; -3.899 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -1.084     ; 2.999      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.630 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.947     ; 3.403      ;
; 4.631 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.952     ; 3.397      ;
; 4.631 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.944     ; 3.405      ;
; 4.632 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.941     ; 3.407      ;
; 4.633 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.938     ; 3.409      ;
; 4.633 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.949     ; 3.398      ;
; 4.634 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.946     ; 3.400      ;
; 4.634 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.944     ; 3.402      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.020      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 2.997      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 2.997      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.218     ; 2.997      ;
; 4.734 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.214     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.018      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.018      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.018      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.018      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.195     ; 3.019      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.197     ; 3.017      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.197     ; 3.017      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.197     ; 3.017      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.215     ; 2.999      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.735 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.213     ; 3.001      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.015      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.736 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.196     ; 3.017      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.209     ; 3.003      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.014      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.014      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.198     ; 3.014      ;
; 4.737 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.199     ; 3.013      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.532 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.579     ; 1.164      ;
; 1.558 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.183     ; 1.586      ;
; 1.564 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 1.596      ;
; 1.564 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.179     ; 1.596      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.766 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.580     ; 1.397      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK1                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC1                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC1                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.953 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.586      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 1.963 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.578     ; 1.596      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.155     ; 2.848      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.155     ; 2.848      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.155     ; 2.848      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.155     ; 2.848      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.792 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.158     ; 2.845      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.162     ; 2.842      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.162     ; 2.842      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.162     ; 2.842      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.162     ; 2.842      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.162     ; 2.842      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.173     ; 2.831      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.175     ; 2.829      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.163     ; 2.841      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.163     ; 2.841      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.163     ; 2.841      ;
; 2.793 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.163     ; 2.841      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.769 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 2.832      ;
; 3.769 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 2.832      ;
; 3.769 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.207     ; 2.833      ;
; 3.769 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.207     ; 2.833      ;
; 3.793 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 2.816      ;
; 3.793 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 2.815      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 2.816      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 2.825      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 2.822      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.794 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 2.823      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
; 3.795 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.825      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 85
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.224
Worst Case Available Settling Time: 9.213 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -2.935 ; -115.287      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 5.768  ; 0.000         ;
; CLOCK2_50                                           ; 15.938 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 47.063 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.169 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.172 ; 0.000         ;
; CLOCK2_50                                           ; 0.181 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -2.362 ; -607.865      ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 6.778  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.873 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 2.244 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]      ; 4.751  ; 0.000         ;
; CLOCK2_50                                           ; 9.271  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; CLOCK_50                                            ; 16.000 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 19.614 ; 0.000         ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 24.774 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                 ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.935 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.423      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.929 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.417      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.922 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.410      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.913 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.401      ;
; -2.843 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.331      ;
; -2.843 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.331      ;
; -2.843 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.331      ;
; -2.843 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.331      ;
; -2.843 ; AUTO_FOCUS_ON:vd|PULSE[11] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.331      ;
; -2.837 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.325      ;
; -2.837 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.325      ;
; -2.837 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.325      ;
; -2.837 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.325      ;
; -2.837 ; AUTO_FOCUS_ON:vd|PULSE[8]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.325      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.836 ; AUTO_FOCUS_ON:vd|PULSE[13] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.324      ;
; -2.830 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.318      ;
; -2.830 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.318      ;
; -2.830 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.318      ;
; -2.830 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.318      ;
; -2.830 ; AUTO_FOCUS_ON:vd|PULSE[14] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.318      ;
; -2.821 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.309      ;
; -2.821 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.309      ;
; -2.821 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.309      ;
; -2.821 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.309      ;
; -2.821 ; AUTO_FOCUS_ON:vd|PULSE[9]  ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[15] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.309      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.814 ; AUTO_FOCUS_ON:vd|PULSE[16] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.685     ; 2.301      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.799 ; AUTO_FOCUS_ON:vd|PULSE[17] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.287      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.781 ; AUTO_FOCUS_ON:vd|PULSE[10] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 2.269      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[17] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[18] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[19] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[21] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[27] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
; -2.772 ; AUTO_FOCUS_ON:vd|PULSE[21] ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[30] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.681     ; 2.263      ;
+--------+----------------------------+-----------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.768 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.824      ;
; 5.768 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.824      ;
; 5.768 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.824      ;
; 5.768 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.824      ;
; 5.768 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.824      ;
; 5.771 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.821      ;
; 5.771 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.821      ;
; 5.771 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.821      ;
; 5.771 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.821      ;
; 5.771 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.821      ;
; 5.837 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.339     ; 2.761      ;
; 5.837 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.339     ; 2.761      ;
; 5.887 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.705      ;
; 5.887 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.705      ;
; 5.887 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.705      ;
; 5.887 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.705      ;
; 5.887 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.705      ;
; 5.888 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.346     ; 2.703      ;
; 5.888 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.346     ; 2.703      ;
; 5.890 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.702      ;
; 5.890 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.702      ;
; 5.890 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.702      ;
; 5.890 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.702      ;
; 5.890 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.345     ; 2.702      ;
; 5.956 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.339     ; 2.642      ;
; 5.956 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.339     ; 2.642      ;
; 5.970 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.629      ;
; 5.970 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.629      ;
; 6.007 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.346     ; 2.584      ;
; 6.007 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.346     ; 2.584      ;
; 6.058 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.541      ;
; 6.058 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.541      ;
; 6.058 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.541      ;
; 6.089 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.510      ;
; 6.089 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.510      ;
; 6.144 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.783      ;
; 6.167 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.759      ;
; 6.167 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.759      ;
; 6.177 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.422      ;
; 6.177 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.422      ;
; 6.177 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.422      ;
; 6.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.739      ;
; 6.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.695      ;
; 6.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.695      ;
; 6.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.695      ;
; 6.235 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.692      ;
; 6.235 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.692      ;
; 6.235 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.692      ;
; 6.235 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.692      ;
; 6.235 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.692      ;
; 6.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.680      ;
; 6.258 ; RESET_DELAY:u2|oRST_1                                                                                                         ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.341      ;
; 6.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.651      ;
; 6.301 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.632      ;
; 6.301 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.632      ;
; 6.317 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.608      ;
; 6.325 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.600      ;
; 6.333 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.592      ;
; 6.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.584      ;
; 6.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.584      ;
; 6.348 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.576      ;
; 6.348 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.576      ;
; 6.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.580      ;
; 6.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.571      ;
; 6.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.568      ;
; 6.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.568      ;
; 6.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.552      ;
; 6.377 ; RESET_DELAY:u2|oRST_0                                                                                                         ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.338     ; 2.222      ;
; 6.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.547      ;
; 6.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.547      ;
; 6.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.533      ;
; 6.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.528      ;
; 6.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.528      ;
; 6.400 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.527      ;
; 6.405 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.520      ;
; 6.405 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.520      ;
; 6.405 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.520      ;
; 6.405 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.520      ;
; 6.405 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.520      ;
; 6.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.517      ;
; 6.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.517      ;
; 6.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.517      ;
; 6.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.517      ;
; 6.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.517      ;
; 6.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.512      ;
; 6.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.512      ;
; 6.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.512      ;
; 6.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.512      ;
; 6.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.509      ;
; 6.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; Sdram_Control:u7|RD_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.509      ;
; 6.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.509      ;
; 6.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.509      ;
; 6.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.509      ;
; 6.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.509      ;
; 6.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.509      ;
; 6.420 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.505      ;
; 6.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.504      ;
; 6.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.504      ;
; 6.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.504      ;
; 6.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.504      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 15.938 ; RESET_DELAY:u2|Cont[19]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 3.965      ;
; 15.982 ; RESET_DELAY:u2|Cont[18]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 3.921      ;
; 16.020 ; RESET_DELAY:u2|Cont[17]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 3.883      ;
; 16.052 ; RESET_DELAY:u2|Cont[12]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.852      ;
; 16.121 ; RESET_DELAY:u2|Cont[14]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.783      ;
; 16.125 ; RESET_DELAY:u2|Cont[20]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 3.778      ;
; 16.176 ; RESET_DELAY:u2|Cont[11]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.728      ;
; 16.178 ; RESET_DELAY:u2|Cont[13]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.726      ;
; 16.210 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.766      ;
; 16.210 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.766      ;
; 16.210 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.766      ;
; 16.210 ; FpsMonitor:uFps|sec_cnt[5]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.766      ;
; 16.220 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.756      ;
; 16.220 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.756      ;
; 16.220 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.756      ;
; 16.220 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.756      ;
; 16.224 ; RESET_DELAY:u2|Cont[16]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 3.679      ;
; 16.235 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.741      ;
; 16.235 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.741      ;
; 16.235 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.741      ;
; 16.235 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.741      ;
; 16.269 ; RESET_DELAY:u2|Cont[9]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.635      ;
; 16.273 ; RESET_DELAY:u2|Cont[15]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.631      ;
; 16.276 ; RESET_DELAY:u2|Cont[4]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.628      ;
; 16.279 ; RESET_DELAY:u2|Cont[0]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 3.624      ;
; 16.279 ; RESET_DELAY:u2|Cont[5]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.625      ;
; 16.297 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.679      ;
; 16.297 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.679      ;
; 16.297 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.679      ;
; 16.297 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.679      ;
; 16.330 ; RESET_DELAY:u2|Cont[8]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.574      ;
; 16.339 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.637      ;
; 16.339 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.637      ;
; 16.339 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.637      ;
; 16.339 ; FpsMonitor:uFps|sec_cnt[0]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.637      ;
; 16.353 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.623      ;
; 16.353 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.623      ;
; 16.353 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.623      ;
; 16.353 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.623      ;
; 16.385 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.591      ;
; 16.385 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.591      ;
; 16.385 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.591      ;
; 16.385 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.591      ;
; 16.385 ; RESET_DELAY:u2|Cont[3]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.519      ;
; 16.385 ; RESET_DELAY:u2|Cont[1]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.519      ;
; 16.391 ; RESET_DELAY:u2|Cont[10]     ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.513      ;
; 16.419 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.557      ;
; 16.419 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.557      ;
; 16.419 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.557      ;
; 16.419 ; FpsMonitor:uFps|sec_cnt[3]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.557      ;
; 16.420 ; RESET_DELAY:u2|Cont[6]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.484      ;
; 16.427 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.549      ;
; 16.427 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.549      ;
; 16.427 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.549      ;
; 16.427 ; FpsMonitor:uFps|sec_cnt[6]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.549      ;
; 16.442 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.534      ;
; 16.442 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.534      ;
; 16.442 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.534      ;
; 16.442 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.534      ;
; 16.467 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.509      ;
; 16.467 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.509      ;
; 16.467 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.509      ;
; 16.467 ; FpsMonitor:uFps|sec_cnt[4]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.509      ;
; 16.472 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.504      ;
; 16.472 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.504      ;
; 16.472 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.504      ;
; 16.472 ; FpsMonitor:uFps|sec_cnt[10] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.504      ;
; 16.478 ; RESET_DELAY:u2|Cont[2]      ; RESET_DELAY:u2|oRST_2     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 3.426      ;
; 16.494 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.490      ;
; 16.494 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.490      ;
; 16.494 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.490      ;
; 16.494 ; FpsMonitor:uFps|sec_cnt[24] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.490      ;
; 16.512 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.464      ;
; 16.512 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.464      ;
; 16.512 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.464      ;
; 16.512 ; FpsMonitor:uFps|sec_cnt[1]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.464      ;
; 16.554 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.422      ;
; 16.554 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.422      ;
; 16.554 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.422      ;
; 16.554 ; FpsMonitor:uFps|sec_cnt[9]  ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.422      ;
; 16.555 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.421      ;
; 16.555 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.421      ;
; 16.555 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.421      ;
; 16.555 ; FpsMonitor:uFps|sec_cnt[8]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.421      ;
; 16.562 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.414      ;
; 16.562 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.414      ;
; 16.562 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.414      ;
; 16.562 ; FpsMonitor:uFps|sec_cnt[2]  ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.414      ;
; 16.564 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.412      ;
; 16.564 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.412      ;
; 16.564 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.412      ;
; 16.564 ; FpsMonitor:uFps|sec_cnt[12] ; FpsMonitor:uFps|fps_h[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 3.412      ;
; 16.578 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.406      ;
; 16.578 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.406      ;
; 16.578 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.406      ;
; 16.578 ; FpsMonitor:uFps|sec_cnt[21] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.406      ;
; 16.587 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.397      ;
; 16.587 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.397      ;
; 16.587 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.397      ;
; 16.587 ; FpsMonitor:uFps|sec_cnt[23] ; FpsMonitor:uFps|rfps_h[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.003     ; 3.397      ;
+--------+-----------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.063 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.882      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.081 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.864      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.146 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.798      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.161 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.784      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.162 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.783      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.164 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 2.780      ;
; 47.199 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.746      ;
; 47.199 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.746      ;
; 47.199 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.746      ;
; 47.199 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 2.746      ;
+--------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.169 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.455      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.180 ; Sdram_Control:u7|Read                                                                                                                                        ; Sdram_Control:u7|Read                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; Sdram_Control:u7|OUT_VALID                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; Sdram_Control:u7|mRD_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|ST[0]                                                                                                                                       ; Sdram_Control:u7|ST[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Write                                                                                                                                       ; Sdram_Control:u7|Write                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; Sdram_Control:u7|mLENGTH[8]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR                                                                                                                                         ; Sdram_Control:u7|mWR                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mRD                                                                                                                                         ; Sdram_Control:u7|mRD                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; Sdram_Control:u7|mWR_DONE                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.316      ;
; 0.181 ; mode                                                                                                                                                       ; mode                                                                                                                                                       ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.316      ;
; 0.181 ; frame_cnt:u9|sig                                                                                                                                           ; frame_cnt:u9|sig                                                                                                                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.317      ;
; 0.182 ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; CLOCKMEM:ck1|CK_1HZ                                                                                                                                        ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.317      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.317      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]   ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.317      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; AUTO_FOCUS_ON:vd|PULSE[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_0                                                      ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RESET_DELAY:u2|oRST_1                                                      ; RESET_DELAY:u2|oRST_1                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|rfps_l[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|rfps_l[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; RESET_DELAY:u2|Cont[0]                                                     ; RESET_DELAY:u2|Cont[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[0]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; FpsMonitor:uFps|rfps_h[2]                                                  ; FpsMonitor:uFps|fps_h[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.318      ;
; 0.198 ; FpsMonitor:uFps|rfps_h[1]                                                  ; FpsMonitor:uFps|fps_h[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; FpsMonitor:uFps|rfps_l[3]                                                  ; FpsMonitor:uFps|fps_l[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.321      ;
; 0.200 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|fps_h[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[1]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; FpsMonitor:uFps|rfps_h[0]                                                  ; FpsMonitor:uFps|rfps_h[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; FpsMonitor:uFps|rfps_l[2]                                                  ; FpsMonitor:uFps|fps_l[2]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.326      ;
; 0.206 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|fps_l[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.329      ;
; 0.208 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; FpsMonitor:uFps|rfps_l[0]                                                  ; FpsMonitor:uFps|rfps_l[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.331      ;
; 0.263 ; FpsMonitor:uFps|rfps_h[3]                                                  ; FpsMonitor:uFps|fps_h[3]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.389      ;
; 0.276 ; FpsMonitor:uFps|rfps_l[1]                                                  ; FpsMonitor:uFps|fps_l[1]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.399      ;
; 0.284 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|oRST_0                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.411      ;
; 0.288 ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; AUTO_FOCUS_ON:vd|PULSE[2]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.297 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; AUTO_FOCUS_ON:vd|PULSE[6]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; RESET_DELAY:u2|Cont[6]                                                     ; RESET_DELAY:u2|Cont[6]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; RESET_DELAY:u2|Cont[15]                                                    ; RESET_DELAY:u2|Cont[15]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; RESET_DELAY:u2|Cont[16]                                                    ; RESET_DELAY:u2|Cont[16]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; RESET_DELAY:u2|Cont[22]                                                    ; RESET_DELAY:u2|Cont[22]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; RESET_DELAY:u2|Cont[31]                                                    ; RESET_DELAY:u2|Cont[31]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; AUTO_FOCUS_ON:vd|PULSE[21]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; AUTO_FOCUS_ON:vd|PULSE[31]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; AUTO_FOCUS_ON:vd|PULSE[4]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; AUTO_FOCUS_ON:vd|PULSE[13]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; AUTO_FOCUS_ON:vd|PULSE[14]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; FpsMonitor:uFps|sec_cnt[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; FpsMonitor:uFps|sec_cnt[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; RESET_DELAY:u2|Cont[5]                                                     ; RESET_DELAY:u2|Cont[5]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[20]                                                    ; RESET_DELAY:u2|Cont[20]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[8]                                                     ; RESET_DELAY:u2|Cont[8]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[13]                                                    ; RESET_DELAY:u2|Cont[13]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[14]                                                    ; RESET_DELAY:u2|Cont[14]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; RESET_DELAY:u2|Cont[17]                                                    ; RESET_DELAY:u2|Cont[17]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[18]                                                    ; RESET_DELAY:u2|Cont[18]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[19]                                                    ; RESET_DELAY:u2|Cont[19]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[21]                                                    ; RESET_DELAY:u2|Cont[21]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[27]                                                    ; RESET_DELAY:u2|Cont[27]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[29]                                                    ; RESET_DELAY:u2|Cont[29]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; RESET_DELAY:u2|Cont[30]                                                    ; RESET_DELAY:u2|Cont[30]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; AUTO_FOCUS_ON:vd|PULSE[27]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[30]                                                 ; AUTO_FOCUS_ON:vd|PULSE[30]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; AUTO_FOCUS_ON:vd|PULSE[29]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; AUTO_FOCUS_ON:vd|PULSE[7]                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; FpsMonitor:uFps|sec_cnt[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; FpsMonitor:uFps|sec_cnt[12]                                                ; FpsMonitor:uFps|sec_cnt[12]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; RESET_DELAY:u2|Cont[23]                                                    ; RESET_DELAY:u2|Cont[23]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; RESET_DELAY:u2|Cont[4]                                                     ; RESET_DELAY:u2|Cont[4]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[7]                                                     ; RESET_DELAY:u2|Cont[7]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[10]                                                    ; RESET_DELAY:u2|Cont[10]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[11]                                                    ; RESET_DELAY:u2|Cont[11]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[12]                                                    ; RESET_DELAY:u2|Cont[12]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; RESET_DELAY:u2|Cont[25]                                                    ; RESET_DELAY:u2|Cont[25]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; RESET_DELAY:u2|Cont[26]                                                    ; RESET_DELAY:u2|Cont[26]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; RESET_DELAY:u2|Cont[28]                                                    ; RESET_DELAY:u2|Cont[28]                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                        ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                       ; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; AUTO_FOCUS_ON:vd|PULSE[28]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; AUTO_FOCUS_ON:vd|PULSE[26]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FpsMonitor:uFps|sec_cnt[26]                                                ; FpsMonitor:uFps|sec_cnt[26]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; FpsMonitor:uFps|sec_cnt[25]                                                ; FpsMonitor:uFps|sec_cnt[25]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; FpsMonitor:uFps|sec_cnt[10]                                                ; FpsMonitor:uFps|sec_cnt[10]                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_ref|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.181 ; CLOCKMEM:ck2|CK_1HZ        ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.297 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; CLOCKMEM:ck2|CLK_DELAY[31] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.310 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[0]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.432 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.557      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[1]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[30] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[0]  ; CLOCKMEM:ck2|CLK_DELAY[2]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; CLOCKMEM:ck2|CLK_DELAY[6]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[2]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[16] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[8]  ; CLOCKMEM:ck2|CLK_DELAY[10] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; CLOCKMEM:ck2|CLK_DELAY[22] ; CLOCKMEM:ck2|CLK_DELAY[24] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[4]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[12] ; CLOCKMEM:ck2|CLK_DELAY[14] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[14] ; CLOCKMEM:ck2|CLK_DELAY[16] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[20] ; CLOCKMEM:ck2|CLK_DELAY[22] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[10] ; CLOCKMEM:ck2|CLK_DELAY[12] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[18] ; CLOCKMEM:ck2|CLK_DELAY[20] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; CLOCKMEM:ck2|CLK_DELAY[24] ; CLOCKMEM:ck2|CLK_DELAY[26] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; CLOCKMEM:ck2|CLK_DELAY[28] ; CLOCKMEM:ck2|CLK_DELAY[30] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; CLOCKMEM:ck2|CLK_DELAY[26] ; CLOCKMEM:ck2|CLK_DELAY[28] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.494 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CK_1HZ        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.619      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[7]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[13] ; CLOCKMEM:ck2|CLK_DELAY[15] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[17] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.635      ;
; 0.510 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[5]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[3]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[21] ; CLOCKMEM:ck2|CLK_DELAY[23] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[7]  ; CLOCKMEM:ck2|CLK_DELAY[9]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[11] ; CLOCKMEM:ck2|CLK_DELAY[13] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[29] ; CLOCKMEM:ck2|CLK_DELAY[31] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[17] ; CLOCKMEM:ck2|CLK_DELAY[19] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[19] ; CLOCKMEM:ck2|CLK_DELAY[21] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CLOCKMEM:ck2|CLK_DELAY[27] ; CLOCKMEM:ck2|CLK_DELAY[29] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[9]  ; CLOCKMEM:ck2|CLK_DELAY[11] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[23] ; CLOCKMEM:ck2|CLK_DELAY[25] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; CLOCKMEM:ck2|CLK_DELAY[25] ; CLOCKMEM:ck2|CLK_DELAY[27] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[5]  ; CLOCKMEM:ck2|CLK_DELAY[8]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[15] ; CLOCKMEM:ck2|CLK_DELAY[18] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; CLOCKMEM:ck2|CLK_DELAY[3]  ; CLOCKMEM:ck2|CLK_DELAY[6]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; CLOCKMEM:ck2|CLK_DELAY[1]  ; CLOCKMEM:ck2|CLK_DELAY[4]  ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.640      ;
+-------+----------------------------+----------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -2.362 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.543     ; 2.013      ;
; -2.362 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.549     ; 2.007      ;
; -2.361 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.569     ; 1.986      ;
; -2.361 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.541     ; 2.014      ;
; -2.360 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.570     ; 1.984      ;
; -2.360 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.562     ; 1.992      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.800      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.684     ; 1.806      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.688     ; 1.802      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.688     ; 1.802      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.688     ; 1.802      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.688     ; 1.802      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.688     ; 1.802      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[9]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.691     ; 1.799      ;
; -2.318 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.691     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.797      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.690     ; 1.799      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[10]                                                 ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.700     ; 1.789      ;
; -2.317 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.701     ; 1.788      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
; -2.316 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]   ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 0.235        ; -0.692     ; 1.796      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.778 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.204     ; 1.977      ;
; 6.778 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a9~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.198     ; 1.983      ;
; 6.778 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.207     ; 1.974      ;
; 6.779 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.210     ; 1.970      ;
; 6.779 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.204     ; 1.976      ;
; 6.779 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 1.978      ;
; 6.780 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.206     ; 1.973      ;
; 6.780 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.200     ; 1.979      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.787 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.810      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.808      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[10]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.808      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[10]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.808      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.808      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.340     ; 1.809      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.351     ; 1.798      ;
; 6.788 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.352     ; 1.797      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.342     ; 1.806      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[0]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[2]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[3]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[1]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[4]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[5]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.343     ; 1.805      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
; 6.789 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.341     ; 1.807      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_ref|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.873 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.608      ;
; 0.877 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.186     ; 0.815      ;
; 0.889 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.828      ;
; 0.889 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.185     ; 0.828      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 0.975 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.390     ; 0.709      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK1                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[1]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC1                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC1                                                                                                                            ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.080 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.815      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                              ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.093 ; RESET_DELAY:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                               ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.389     ; 0.828      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.181     ; 1.649      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.706 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.189     ; 1.641      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.180     ; 1.651      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.180     ; 1.651      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.180     ; 1.651      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.180     ; 1.651      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.183     ; 1.648      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.183     ; 1.648      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.183     ; 1.648      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.183     ; 1.648      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.183     ; 1.648      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2] ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.192     ; 1.639      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.184     ; 1.647      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.184     ; 1.647      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.184     ; 1.647      ;
; 1.707 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; -0.184     ; 1.647      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.244 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.630      ;
; 2.244 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.784     ; 1.644      ;
; 2.244 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.784     ; 1.644      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.804     ; 1.625      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.804     ; 1.625      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.630      ;
; 2.245 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.785     ; 1.644      ;
; 2.245 ; RESET_DELAY:u2|oRST_1 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.785     ; 1.644      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.800     ; 1.630      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.807     ; 1.623      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 1.625      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 1.624      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
; 2.246 ; RESET_DELAY:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.803     ; 1.627      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 85
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.224
Worst Case Available Settling Time: 9.569 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                                     ; -6.213   ; 0.169 ; -4.563    ; 0.873   ; 4.687               ;
;  CLOCK2_50                                           ; 11.993   ; 0.181 ; N/A       ; N/A     ; 9.271               ;
;  CLOCK3_50                                           ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                            ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 44.024   ; 0.181 ; N/A       ; N/A     ; 24.702              ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -6.213   ; 0.172 ; -4.563    ; 0.873   ; 19.531              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]      ; 2.007    ; 0.169 ; 3.975     ; 2.244   ; 4.687               ;
; Design-wide TNS                                      ; -243.58  ; 0.0   ; -1160.569 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                           ; 0.000    ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  CLOCK3_50                                           ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  pll_ref|altpll_component|auto_generated|pll1|clk[1] ; -243.580 ; 0.000 ; -1160.569 ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0]      ; 0.000    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
+------------------------------------------------------+----------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CAMERA_I2C_SCL          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CAMERA_I2C_SDA          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_I2C_SCL            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_I2C_SDA            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_CLK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_VS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_HS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIPI_PIXEL_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; LEDG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; LEDG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_BLANK_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CAMERA_PWDN_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_CS_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_MCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_REFCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_RESET_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CAMERA_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CAMERA_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIPI_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; CLOCK2_50                                           ; CLOCK2_50                                           ; 6714         ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 1585         ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1776         ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 22           ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 48           ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 22           ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 13611        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; CLOCK2_50                                           ; CLOCK2_50                                           ; 6714         ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; 1585         ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 1776         ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 22           ; 0        ; 0        ; 0        ;
; CLOCK2_50                                           ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 48           ; 0        ; 0        ; 0        ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 22           ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0]      ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 13611        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 297      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 618      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; 297      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0]      ; 618      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths Summary                     ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 8     ; 8     ;
; Unconstrained Input Ports       ; 43    ; 43    ;
; Unconstrained Input Port Paths  ; 20128 ; 20128 ;
; Unconstrained Output Ports      ; 107   ; 107   ;
; Unconstrained Output Port Paths ; 265   ; 265   ;
+---------------------------------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                         ;
+----------------------------------------------------------------------------+-----------------------------------------------------+-----------+---------------+
; Target                                                                     ; Clock                                               ; Type      ; Status        ;
+----------------------------------------------------------------------------+-----------------------------------------------------+-----------+---------------+
; CLOCK2_50                                                                  ; CLOCK2_50                                           ; Base      ; Constrained   ;
; CLOCK3_50                                                                  ; CLOCK3_50                                           ; Base      ; Constrained   ;
; CLOCK_50                                                                   ; CLOCK_50                                            ; Base      ; Constrained   ;
; FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS                        ;                                                     ; Base      ; Unconstrained ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C                                    ;                                                     ; Base      ; Unconstrained ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ                              ;                                                     ; Base      ; Unconstrained ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ  ;                                                     ; Base      ; Unconstrained ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ ;                                                     ; Base      ; Unconstrained ;
; MIPI_PIXEL_CLK                                                             ;                                                     ; Base      ; Unconstrained ;
; MIPI_PIXEL_HS                                                              ;                                                     ; Base      ; Unconstrained ;
; VGA_Controller:u1|oVGA_V_SYNC                                              ;                                                     ; Base      ; Unconstrained ;
; pll_ref|altpll_component|auto_generated|pll1|clk[0]                        ; pll_ref|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; pll_ref|altpll_component|auto_generated|pll1|clk[1]                        ; pll_ref|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; u6|altpll_component|auto_generated|pll1|clk[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained   ;
; u6|altpll_component|auto_generated|pll1|clk[1]                             ; u6|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained   ;
+----------------------------------------------------------------------------+-----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; CAMERA_I2C_SDA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_HS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_VS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; CAMERA_I2C_SCL ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CAMERA_I2C_SDA ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_REFCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_RESET_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; CAMERA_I2C_SDA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_D[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_HS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_PIXEL_VS   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; CAMERA_I2C_SCL ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CAMERA_I2C_SDA ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_REFCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MIPI_RESET_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Nov 30 15:51:12 2016
Info: Command: quartus_sta DE2_115_D8M_RTL -c DE2_115_D8M_RTL
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_jej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'DE2_115_D8M_RTL.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_ref|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {pll_ref|altpll_component|auto_generated|pll1|clk[0]} {pll_ref|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_ref|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 135 -multiply_by 68 -duty_cycle 50.00 -name {pll_ref|altpll_component|auto_generated|pll1|clk[1]} {pll_ref|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[0] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCKMEM:ck3|CLK_DELAY[24] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0] is being clocked by MIPI_PIXEL_HS
Warning (332060): Node: VGA_Controller:u1|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|DELAY[1] is being clocked by VGA_Controller:u1|oVGA_V_SYNC
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[1] is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~13 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.213            -243.580 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.007               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.993               0.000 CLOCK2_50 
    Info (332119):    44.024               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.393               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.563           -1160.569 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.975               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.716               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.268               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.697               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.645               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.539               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.702               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 85 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 85
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.224
    Info (332114): Worst Case Available Settling Time: 9.124 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[0] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCKMEM:ck3|CLK_DELAY[24] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0] is being clocked by MIPI_PIXEL_HS
Warning (332060): Node: VGA_Controller:u1|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|DELAY[1] is being clocked by VGA_Controller:u1|oVGA_V_SYNC
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[1] is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~13 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.631            -220.342 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.675               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.705               0.000 CLOCK2_50 
    Info (332119):    44.550               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.046           -1024.360 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.630               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.532               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.769               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.631               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.531               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.704               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 85 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 85
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.224
    Info (332114): Worst Case Available Settling Time: 9.213 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[0] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[3] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCKMEM:ck3|CLK_DELAY[24] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0] is being clocked by MIPI_PIXEL_HS
Warning (332060): Node: VGA_Controller:u1|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|I2C_DELAY:i2c|DELAY[1] is being clocked by VGA_Controller:u1|oVGA_V_SYNC
Warning (332060): Node: FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[1] is being clocked by FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ
Warning (332060): Node: FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|VCM_END is being clocked by FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS
Warning (332060): Node: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~13 is being clocked by FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.935            -115.287 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.768               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.938               0.000 CLOCK2_50 
    Info (332119):    47.063               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.172               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.181               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.362            -607.865 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.778               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.873               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.244               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.751               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.271               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.614               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    24.774               0.000 pll_ref|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 85 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 85
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.224
    Info (332114): Worst Case Available Settling Time: 9.569 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Wed Nov 30 15:51:38 2016
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:26


