{
    "1": {
        "name": "norm1_Pipeline_L8_L9_L10",
        "file": "AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "89",
        "instructions": "268",
        "total_instructions": "2104",
        "calls": "7 7 7 7 7 7",
        "basicblocks": "4",
        "loads": {
            "L": "101"
        },
        "stores": {
            "L": "10"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "norm1_Pipeline_L15_L16",
        "file": "AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "120",
        "instructions": "56",
        "total_instructions": "1280",
        "calls": "7 7 7 7",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "3": {
        "name": "norm1_Pipeline_L12_L13",
        "file": "AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "107",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "7 7 7 7 7",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "4": {
        "name": "norm1_Pipeline_L5_L6",
        "file": "AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "74",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "7 7 7 7 7",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "5": {
        "name": "norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2",
        "file": "AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "49",
        "instructions": "344",
        "total_instructions": "344",
        "calls": "",
        "basicblocks": "101",
        "loads": {
            "L": "5"
        },
        "stores": {
            "L": "106"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "norm1",
        "file": "norm1.cpp",
        "fileloc": "31",
        "instructions": "146",
        "total_instructions": "8334",
        "calls": "5 6 4 1 3 2",
        "basicblocks": "1"
    },
    "6": {
        "name": "norm1_Pipeline_L2_L3",
        "file": "AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "59",
        "instructions": "56",
        "total_instructions": "1280",
        "calls": "7 7 7 7",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "7": {
        "name": "pow_generic<float>",
        "file": "hls_pow.h",
        "fileloc": "291",
        "instructions": "306",
        "total_instructions": "306",
        "calls": "",
        "basicblocks": "1",
        "loads": {
            "G": "7"
        }
    }
}
