// Seed: 934091527
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    input wand id_9
);
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4,
    input wire id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11
);
  logic id_13;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_3,
      id_2,
      id_8,
      id_7,
      id_6,
      id_10,
      id_8
  );
  assign modCall_1.id_6 = 0;
  wire id_14;
  wire id_15;
  ;
endmodule
