{
  "target ILA": "vlg-gen/pipe.v:simpePipe",
  "target Verilog": "verilog/simple_pipe.v:pipeline_v",

  "global invariants": [],

  "instructions": [
    {
      "instruction": "NOP",
      "ready signal": [],  
      "ready bound": 1,

      "flush constraint": [],
      "pre-flush end":[],
      "post-flush end":[]
    },
    {
      "instruction": "ADD",
      "ready signal": [],  
      "ready bound": 1,

      "flush constraint": []
    },
    {
      "instruction": "SUB",
      "ready signal": [],  
      "ready bound": 1,

      "flush constraint": []
    },
    {
      "instruction": "AND",
      "ready signal": [],
      "ready bound": 1,

      "flush constraint": []
    }
  ]
}

