/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
 * 
 * On Fri Feb 23 21:25:30 CET 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTB.h"


/* String declarations */
static std::string const __str_literal_2("Error: \"Tb.bsv\", line 42, column 16: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_action_f_init_l42c9] and\n  [RL_action_l43c16, RL_action_l44c13, RL_action_f_update_l42c9] ) fired in\n  the same clock cycle.\n",
					 219u);
static std::string const __str_literal_3("Error: \"Tb.bsv\", line 43, column 16: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_action_l43c16] and\n  [RL_action_l44c13, RL_action_f_update_l42c9] ) fired in the same clock\n  cycle.\n",
					 195u);
static std::string const __str_literal_4("Error: \"Tb.bsv\", line 44, column 13: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_action_l44c13] and\n  [RL_action_f_update_l42c9] ) fired in the same clock cycle.\n",
					 175u);
static std::string const __str_literal_1("Wert oben : %d", 14u);


/* Constructor */
MOD_mkTB::MOD_mkTB(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_abort(simHdl, "abort", this, 1u, (tUInt8)0u),
    INST_dut_index(simHdl, "dut_index", this, 32u, 0u, (tUInt8)0u),
    INST_dut_stack(simHdl, "dut_stack", this, 160u),
    INST_i(simHdl, "i", this, 32u, 0u, (tUInt8)0u),
    INST_running(simHdl, "running", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_start_reg(simHdl, "start_reg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_start_reg_1(simHdl, "start_reg_1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_start_reg_2(simHdl, "start_reg_2", this, 1u, (tUInt8)0u),
    INST_start_wire(simHdl, "start_wire", this, 1u, (tUInt8)0u),
    INST_state_can_overlap(simHdl, "state_can_overlap", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_state_fired(simHdl, "state_fired", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_state_fired_1(simHdl, "state_fired_1", this, 1u, (tUInt8)0u),
    INST_state_mkFSMstate(simHdl, "state_mkFSMstate", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_state_overlap_pw(simHdl, "state_overlap_pw", this, 0u),
    INST_state_set_pw(simHdl, "state_set_pw", this, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_dut_stack__h14687(160u),
    DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72(160u),
    DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65(96u)
{
  symbol_count = 38u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTB::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_5", SYM_RULE);
  init_symbol(&symbols[1u], "__me_check_6", SYM_RULE);
  init_symbol(&symbols[2u], "__me_check_7", SYM_RULE);
  init_symbol(&symbols[3u], "abort", SYM_MODULE, &INST_abort);
  init_symbol(&symbols[4u], "b__h5484", SYM_DEF, &DEF_b__h5484, 32u);
  init_symbol(&symbols[5u], "dut_index", SYM_MODULE, &INST_dut_index);
  init_symbol(&symbols[6u], "dut_stack", SYM_MODULE, &INST_dut_stack);
  init_symbol(&symbols[7u], "i", SYM_MODULE, &INST_i);
  init_symbol(&symbols[8u], "RL_action_f_init_l42c9", SYM_RULE);
  init_symbol(&symbols[9u], "RL_action_f_update_l42c9", SYM_RULE);
  init_symbol(&symbols[10u], "RL_action_l43c16", SYM_RULE);
  init_symbol(&symbols[11u], "RL_action_l44c13", SYM_RULE);
  init_symbol(&symbols[12u], "RL_auto_finish", SYM_RULE);
  init_symbol(&symbols[13u], "RL_auto_start", SYM_RULE);
  init_symbol(&symbols[14u], "RL_fsm_start", SYM_RULE);
  init_symbol(&symbols[15u], "RL_idle_l42c9", SYM_RULE);
  init_symbol(&symbols[16u], "RL_idle_l42c9_1", SYM_RULE);
  init_symbol(&symbols[17u], "RL_restart", SYM_RULE);
  init_symbol(&symbols[18u], "RL_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[19u], "RL_state_every", SYM_RULE);
  init_symbol(&symbols[20u], "RL_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[21u], "RL_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[22u], "running", SYM_MODULE, &INST_running);
  init_symbol(&symbols[23u], "start_reg", SYM_MODULE, &INST_start_reg);
  init_symbol(&symbols[24u], "start_reg_1", SYM_MODULE, &INST_start_reg_1);
  init_symbol(&symbols[25u], "start_reg_2", SYM_MODULE, &INST_start_reg_2);
  init_symbol(&symbols[26u], "start_wire", SYM_MODULE, &INST_start_wire);
  init_symbol(&symbols[27u], "state_can_overlap", SYM_MODULE, &INST_state_can_overlap);
  init_symbol(&symbols[28u], "state_fired", SYM_MODULE, &INST_state_fired);
  init_symbol(&symbols[29u], "state_fired_1", SYM_MODULE, &INST_state_fired_1);
  init_symbol(&symbols[30u], "state_mkFSMstate", SYM_MODULE, &INST_state_mkFSMstate);
  init_symbol(&symbols[31u], "state_overlap_pw", SYM_MODULE, &INST_state_overlap_pw);
  init_symbol(&symbols[32u], "state_set_pw", SYM_MODULE, &INST_state_set_pw);
  init_symbol(&symbols[33u],
	      "WILL_FIRE_RL_action_f_init_l42c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_f_init_l42c9,
	      1u);
  init_symbol(&symbols[34u],
	      "WILL_FIRE_RL_action_f_update_l42c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_f_update_l42c9,
	      1u);
  init_symbol(&symbols[35u],
	      "WILL_FIRE_RL_action_l43c16",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_l43c16,
	      1u);
  init_symbol(&symbols[36u],
	      "WILL_FIRE_RL_action_l44c13",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_l44c13,
	      1u);
  init_symbol(&symbols[37u], "x__h14401", SYM_DEF, &DEF_x__h14401, 32u);
}


/* Rule actions */

void MOD_mkTB::RL_start_reg__dreg_update()
{
  tUInt8 DEF_start_reg_2_whas_AND_start_reg_2_wget___d3;
  DEF_start_reg_2_whas_AND_start_reg_2_wget___d3 = INST_start_reg_2.METH_whas() && INST_start_reg_2.METH_wget();
  INST_start_reg_1.METH_write(DEF_start_reg_2_whas_AND_start_reg_2_wget___d3);
}

void MOD_mkTB::RL_state_handle_abort()
{
  INST_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkTB::RL_state_fired__dreg_update()
{
  tUInt8 DEF_state_fired_1_whas__3_AND_state_fired_1_wget__4___d15;
  DEF_state_fired_1_whas__3_AND_state_fired_1_wget__4___d15 = INST_state_fired_1.METH_whas() && INST_state_fired_1.METH_wget();
  INST_state_fired.METH_write(DEF_state_fired_1_whas__3_AND_state_fired_1_wget__4___d15);
}

void MOD_mkTB::RL_state_every()
{
  tUInt8 DEF_state_set_pw_whas__6_OR_NOT_state_overlap_pw_w_ETC___d21;
  tUInt8 DEF_state_can_overlap__h2145;
  DEF_state_can_overlap__h2145 = INST_state_can_overlap.METH_read();
  DEF_state_set_pw_whas__6_OR_NOT_state_overlap_pw_w_ETC___d21 = INST_state_set_pw.METH_whas() || (!INST_state_overlap_pw.METH_whas() && DEF_state_can_overlap__h2145);
  INST_state_can_overlap.METH_write(DEF_state_set_pw_whas__6_OR_NOT_state_overlap_pw_w_ETC___d21);
}

void MOD_mkTB::RL_restart()
{
  INST_start_wire.METH_wset((tUInt8)1u);
  INST_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkTB::RL_action_f_init_l42c9()
{
  INST_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  INST_i.METH_write(0u);
}

void MOD_mkTB::RL_action_l43c16()
{
  tUInt32 DEF_dut_index_9_PLUS_1___d73;
  DEF_x__h14401 = INST_dut_index.METH_read();
  DEF_dut_stack__h14687 = INST_dut_stack.METH_read();
  DEF_b__h5484 = INST_i.METH_read();
  DEF_v__h14332 = DEF_dut_stack__h14687.get_whole_word(4u);
  DEF_v__h14327 = DEF_dut_stack__h14687.get_whole_word(3u);
  DEF_v__h14322 = DEF_dut_stack__h14687.get_whole_word(2u);
  DEF_v__h14317 = DEF_dut_stack__h14687.get_whole_word(1u);
  DEF_v__h14312 = DEF_dut_stack__h14687.get_whole_word(0u);
  DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65.set_whole_word(DEF_x__h14401 == 4u ? DEF_b__h5484 : DEF_v__h14332,
									      2u).set_whole_word(DEF_x__h14401 == 3u ? DEF_b__h5484 : DEF_v__h14327,
												 1u).set_whole_word(DEF_x__h14401 == 2u ? DEF_b__h5484 : DEF_v__h14322,
														    0u);
  DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72.set_whole_word(DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65.get_whole_word(2u),
									      4u).set_whole_word(DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65.get_whole_word(1u),
												 3u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65.get_whole_word(0u),
																		  2u).set_whole_word(DEF_x__h14401 == 1u ? DEF_b__h5484 : DEF_v__h14317,
																				     1u).set_whole_word(DEF_x__h14401 == 0u ? DEF_b__h5484 : DEF_v__h14312,
																							0u),
														  0u,
														  96u);
  DEF_dut_index_9_PLUS_1___d73 = DEF_x__h14401 + 1u;
  INST_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  INST_dut_stack.METH_write(DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72);
  INST_dut_index.METH_write(DEF_dut_index_9_PLUS_1___d73);
}

void MOD_mkTB::RL_action_l44c13()
{
  tUInt32 DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81;
  tUInt32 DEF_signed_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_ETC___d82;
  tUInt32 DEF_x__h14957;
  DEF_x__h14401 = INST_dut_index.METH_read();
  DEF_x__h14957 = DEF_x__h14401 - 1u;
  DEF_dut_stack__h14687 = INST_dut_stack.METH_read();
  DEF_v__h14332 = DEF_dut_stack__h14687.get_whole_word(4u);
  DEF_v__h14327 = DEF_dut_stack__h14687.get_whole_word(3u);
  DEF_v__h14322 = DEF_dut_stack__h14687.get_whole_word(2u);
  DEF_v__h14317 = DEF_dut_stack__h14687.get_whole_word(1u);
  DEF_v__h14312 = DEF_dut_stack__h14687.get_whole_word(0u);
  switch (DEF_x__h14957) {
  case 0u:
    DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81 = DEF_v__h14312;
    break;
  case 1u:
    DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81 = DEF_v__h14317;
    break;
  case 2u:
    DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81 = DEF_v__h14322;
    break;
  case 3u:
    DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81 = DEF_v__h14327;
    break;
  case 4u:
    DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81 = DEF_v__h14332;
    break;
  default:
    DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81 = 2863311530u;
  }
  DEF_signed_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_ETC___d82 = DEF_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_stack_6_ETC___d81;
  INST_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,-32",
		   &__str_literal_1,
		   DEF_signed_SEL_ARR_dut_stack_6_BITS_31_TO_0_0_dut_ETC___d82);
}

void MOD_mkTB::RL_action_f_update_l42c9()
{
  tUInt32 DEF_i_6_PLUS_1___d85;
  DEF_b__h5484 = INST_i.METH_read();
  DEF_i_6_PLUS_1___d85 = DEF_b__h5484 + 1u;
  INST_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  INST_i.METH_write(DEF_i_6_PLUS_1___d85);
}

void MOD_mkTB::RL_idle_l42c9()
{
  INST_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
}

void MOD_mkTB::RL_idle_l42c9_1()
{
  INST_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
}

void MOD_mkTB::RL_fsm_start()
{
  INST_start_wire.METH_wset((tUInt8)1u);
  INST_start_reg_2.METH_wset((tUInt8)1u);
  INST_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkTB::RL_auto_start()
{
  INST_start_reg.METH_write((tUInt8)1u);
  INST_running.METH_write((tUInt8)1u);
}

void MOD_mkTB::RL_auto_finish()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_finish(sim_hdl, "32", 0u);
}

void MOD_mkTB::__me_check_5()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_action_f_init_l42c9 && ((DEF_WILL_FIRE_RL_action_l43c16 || DEF_WILL_FIRE_RL_action_l44c13) || DEF_WILL_FIRE_RL_action_f_update_l42c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mkTB::__me_check_6()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_action_l43c16 && (DEF_WILL_FIRE_RL_action_l44c13 || DEF_WILL_FIRE_RL_action_f_update_l42c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_3);
}

void MOD_mkTB::__me_check_7()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_action_l44c13 && DEF_WILL_FIRE_RL_action_f_update_l42c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_4);
}


/* Methods */


/* Reset routines */

void MOD_mkTB::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_state_fired.reset_RST(ARG_rst_in);
  INST_state_can_overlap.reset_RST(ARG_rst_in);
  INST_start_reg_1.reset_RST(ARG_rst_in);
  INST_start_reg.reset_RST(ARG_rst_in);
  INST_running.reset_RST(ARG_rst_in);
  INST_i.reset_RST(ARG_rst_in);
  INST_dut_index.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTB::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTB::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_abort.dump_state(indent + 2u);
  INST_dut_index.dump_state(indent + 2u);
  INST_dut_stack.dump_state(indent + 2u);
  INST_i.dump_state(indent + 2u);
  INST_running.dump_state(indent + 2u);
  INST_start_reg.dump_state(indent + 2u);
  INST_start_reg_1.dump_state(indent + 2u);
  INST_start_reg_2.dump_state(indent + 2u);
  INST_start_wire.dump_state(indent + 2u);
  INST_state_can_overlap.dump_state(indent + 2u);
  INST_state_fired.dump_state(indent + 2u);
  INST_state_fired_1.dump_state(indent + 2u);
  INST_state_mkFSMstate.dump_state(indent + 2u);
  INST_state_overlap_pw.dump_state(indent + 2u);
  INST_state_set_pw.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTB::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 30u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72", 160u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_f_init_l42c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_f_update_l42c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_l43c16", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_l44c13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h5484", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_stack__h14687", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14312", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14317", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14322", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14327", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14332", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14401", 32u);
  num = INST_abort.dump_VCD_defs(num);
  num = INST_dut_index.dump_VCD_defs(num);
  num = INST_dut_stack.dump_VCD_defs(num);
  num = INST_i.dump_VCD_defs(num);
  num = INST_running.dump_VCD_defs(num);
  num = INST_start_reg.dump_VCD_defs(num);
  num = INST_start_reg_1.dump_VCD_defs(num);
  num = INST_start_reg_2.dump_VCD_defs(num);
  num = INST_start_wire.dump_VCD_defs(num);
  num = INST_state_can_overlap.dump_VCD_defs(num);
  num = INST_state_fired.dump_VCD_defs(num);
  num = INST_state_fired_1.dump_VCD_defs(num);
  num = INST_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_state_overlap_pw.dump_VCD_defs(num);
  num = INST_state_set_pw.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTB::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTB &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTB::vcd_defs(tVCDDumpType dt, MOD_mkTB &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65) != DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65, 96u);
	backing.DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65 = DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65;
      }
      ++num;
      if ((backing.DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72) != DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72, 160u);
	backing.DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72 = DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_f_init_l42c9) != DEF_WILL_FIRE_RL_action_f_init_l42c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_f_init_l42c9, 1u);
	backing.DEF_WILL_FIRE_RL_action_f_init_l42c9 = DEF_WILL_FIRE_RL_action_f_init_l42c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_f_update_l42c9) != DEF_WILL_FIRE_RL_action_f_update_l42c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_f_update_l42c9, 1u);
	backing.DEF_WILL_FIRE_RL_action_f_update_l42c9 = DEF_WILL_FIRE_RL_action_f_update_l42c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_l43c16) != DEF_WILL_FIRE_RL_action_l43c16)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_l43c16, 1u);
	backing.DEF_WILL_FIRE_RL_action_l43c16 = DEF_WILL_FIRE_RL_action_l43c16;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_l44c13) != DEF_WILL_FIRE_RL_action_l44c13)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_l44c13, 1u);
	backing.DEF_WILL_FIRE_RL_action_l44c13 = DEF_WILL_FIRE_RL_action_l44c13;
      }
      ++num;
      if ((backing.DEF_b__h5484) != DEF_b__h5484)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h5484, 32u);
	backing.DEF_b__h5484 = DEF_b__h5484;
      }
      ++num;
      if ((backing.DEF_dut_stack__h14687) != DEF_dut_stack__h14687)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_stack__h14687, 160u);
	backing.DEF_dut_stack__h14687 = DEF_dut_stack__h14687;
      }
      ++num;
      if ((backing.DEF_v__h14312) != DEF_v__h14312)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14312, 32u);
	backing.DEF_v__h14312 = DEF_v__h14312;
      }
      ++num;
      if ((backing.DEF_v__h14317) != DEF_v__h14317)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14317, 32u);
	backing.DEF_v__h14317 = DEF_v__h14317;
      }
      ++num;
      if ((backing.DEF_v__h14322) != DEF_v__h14322)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14322, 32u);
	backing.DEF_v__h14322 = DEF_v__h14322;
      }
      ++num;
      if ((backing.DEF_v__h14327) != DEF_v__h14327)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14327, 32u);
	backing.DEF_v__h14327 = DEF_v__h14327;
      }
      ++num;
      if ((backing.DEF_v__h14332) != DEF_v__h14332)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14332, 32u);
	backing.DEF_v__h14332 = DEF_v__h14332;
      }
      ++num;
      if ((backing.DEF_x__h14401) != DEF_x__h14401)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14401, 32u);
	backing.DEF_x__h14401 = DEF_x__h14401;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65, 96u);
      backing.DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65 = DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d65;
      vcd_write_val(sim_hdl, num++, DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72, 160u);
      backing.DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72 = DEF_IF_dut_index_9_EQ_4_5_THEN_i_6_ELSE_dut_stack__ETC___d72;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_f_init_l42c9, 1u);
      backing.DEF_WILL_FIRE_RL_action_f_init_l42c9 = DEF_WILL_FIRE_RL_action_f_init_l42c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_f_update_l42c9, 1u);
      backing.DEF_WILL_FIRE_RL_action_f_update_l42c9 = DEF_WILL_FIRE_RL_action_f_update_l42c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_l43c16, 1u);
      backing.DEF_WILL_FIRE_RL_action_l43c16 = DEF_WILL_FIRE_RL_action_l43c16;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_l44c13, 1u);
      backing.DEF_WILL_FIRE_RL_action_l44c13 = DEF_WILL_FIRE_RL_action_l44c13;
      vcd_write_val(sim_hdl, num++, DEF_b__h5484, 32u);
      backing.DEF_b__h5484 = DEF_b__h5484;
      vcd_write_val(sim_hdl, num++, DEF_dut_stack__h14687, 160u);
      backing.DEF_dut_stack__h14687 = DEF_dut_stack__h14687;
      vcd_write_val(sim_hdl, num++, DEF_v__h14312, 32u);
      backing.DEF_v__h14312 = DEF_v__h14312;
      vcd_write_val(sim_hdl, num++, DEF_v__h14317, 32u);
      backing.DEF_v__h14317 = DEF_v__h14317;
      vcd_write_val(sim_hdl, num++, DEF_v__h14322, 32u);
      backing.DEF_v__h14322 = DEF_v__h14322;
      vcd_write_val(sim_hdl, num++, DEF_v__h14327, 32u);
      backing.DEF_v__h14327 = DEF_v__h14327;
      vcd_write_val(sim_hdl, num++, DEF_v__h14332, 32u);
      backing.DEF_v__h14332 = DEF_v__h14332;
      vcd_write_val(sim_hdl, num++, DEF_x__h14401, 32u);
      backing.DEF_x__h14401 = DEF_x__h14401;
    }
}

void MOD_mkTB::vcd_prims(tVCDDumpType dt, MOD_mkTB &backing)
{
  INST_abort.dump_VCD(dt, backing.INST_abort);
  INST_dut_index.dump_VCD(dt, backing.INST_dut_index);
  INST_dut_stack.dump_VCD(dt, backing.INST_dut_stack);
  INST_i.dump_VCD(dt, backing.INST_i);
  INST_running.dump_VCD(dt, backing.INST_running);
  INST_start_reg.dump_VCD(dt, backing.INST_start_reg);
  INST_start_reg_1.dump_VCD(dt, backing.INST_start_reg_1);
  INST_start_reg_2.dump_VCD(dt, backing.INST_start_reg_2);
  INST_start_wire.dump_VCD(dt, backing.INST_start_wire);
  INST_state_can_overlap.dump_VCD(dt, backing.INST_state_can_overlap);
  INST_state_fired.dump_VCD(dt, backing.INST_state_fired);
  INST_state_fired_1.dump_VCD(dt, backing.INST_state_fired_1);
  INST_state_mkFSMstate.dump_VCD(dt, backing.INST_state_mkFSMstate);
  INST_state_overlap_pw.dump_VCD(dt, backing.INST_state_overlap_pw);
  INST_state_set_pw.dump_VCD(dt, backing.INST_state_set_pw);
}
