$date
	Tue Oct 23 20:27:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main_test $end
$var wire 32 ! oins [31:0] $end
$var wire 1 " ohit $end
$var reg 1 # clk $end
$var reg 32 $ iaddr [31:0] $end
$var reg 128 % imem_in [127:0] $end
$var reg 1 & resetn $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 32 ( iaddr [31:0] $end
$var wire 128 ) imem_in [127:0] $end
$var wire 1 & rstn $end
$var reg 2 * counter [1:0] $end
$var reg 1 " ohit $end
$var reg 32 + oins [31:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
b0 '
1&
bx %
bx $
0#
x"
bx !
$end
#10000
b100 ,
b0 !
b0 +
0"
b0 *
0&
#20000
b111 $
b111 (
#25000
b1 *
b1 '
1#
#50000
b10 '
0#
#75000
b10 *
b11 '
1#
#100000
b100 '
0#
#110000
b11011110101011011011111011101111101010111010101110101011101010111100110111001101110011011100110111101111111011111110111111101111 %
b11011110101011011011111011101111101010111010101110101011101010111100110111001101110011011100110111101111111011111110111111101111 )
#125000
b11 *
b101 '
1#
#150000
b110 '
0#
#175000
1"
b11001101110011011100110111001101 !
b11001101110011011100110111001101 +
b0 *
b111 '
1#
#200000
b1000 '
0#
#225000
b1 *
0"
b1001 '
1#
#250000
b1010 '
0#
#275000
b10 *
b1011 '
1#
#300000
b1100 '
0#
b0 $
b0 (
#325000
b11 *
b1101 '
1#
#350000
b1110 '
0#
#375000
1"
b11101111111011111110111111101111 !
b11101111111011111110111111101111 +
b0 *
b1111 '
1#
#400000
b10000 '
0#
#425000
b1 *
0"
b10001 '
1#
#450000
b10010 '
0#
#475000
b10 *
b10011 '
1#
#500000
b10100 '
0#
