-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 9.1 (Build Build 350 03/24/2010)
-- Created on Sat Apr 28 15:46:18 2018

FUNCTION stat_nclus (clk, in_live, in_int_scaled, in_nclus[3..0], lv1b_req)
	RETURNS (clus0_cnt[15..0], clus1_cnt[15..0], clus2_cnt[15..0], clus3_cnt[15..0], clus4_cnt[15..0], clus5_cnt[15..0], clus6_cnt[15..0], clus7_cnt[15..0], clus8_cnt[15..0], clusN_cnt[15..0]);
