<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>aic6360reg.h source code [netbsd/sys/dev/ic/aic6360reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/aic6360reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='aic6360reg.h.html'>aic6360reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: aic6360reg.h,v 1.3 2005/12/11 12:21:25 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1994, 1995, 1996 Charles M. Hannum.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *	This product includes software developed by Charles M. Hannum.</i></td></tr>
<tr><th id="17">17</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="18">18</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * Copyright (c) 1994 Jarle Greipsland</i></td></tr>
<tr><th id="21">21</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="24">24</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="25">25</th><td><i> * are met:</i></td></tr>
<tr><th id="26">26</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="27">27</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="28">28</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="29">29</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="30">30</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="31">31</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="32">32</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="35">35</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</i></td></tr>
<tr><th id="36">36</th><td><i> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</i></td></tr>
<tr><th id="37">37</th><td><i> * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,</i></td></tr>
<tr><th id="38">38</th><td><i> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</i></td></tr>
<tr><th id="39">39</th><td><i> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</i></td></tr>
<tr><th id="40">40</th><td><i> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="41">41</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</i></td></tr>
<tr><th id="42">42</th><td><i> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</i></td></tr>
<tr><th id="43">43</th><td><i> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="44">44</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * Acknowledgements: Many of the algorithms used in this driver are</i></td></tr>
<tr><th id="49">49</th><td><i> * inspired by the work of Julian Elischer (julian@tfs.com) and</i></td></tr>
<tr><th id="50">50</th><td><i> * Charles Hannum (mycroft@duality.gnu.ai.mit.edu).  Thanks a million!</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* Definitions, most of them have turned out to be unnecessary, but here they</i></td></tr>
<tr><th id="54">54</th><td><i> * are anyway.</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* AIC6360 definitions */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SCSISEQ" data-ref="_M/SCSISEQ">SCSISEQ</dfn>		0x00	/* SCSI sequence control */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SXFRCTL0" data-ref="_M/SXFRCTL0">SXFRCTL0</dfn>	0x01	/* SCSI transfer control 0 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SXFRCTL1" data-ref="_M/SXFRCTL1">SXFRCTL1</dfn>	0x02	/* SCSI transfer control 1 */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SCSISIG" data-ref="_M/SCSISIG">SCSISIG</dfn>		0x03	/* SCSI signal in/out */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SCSIRATE" data-ref="_M/SCSIRATE">SCSIRATE</dfn>	0x04	/* SCSI rate control */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SCSIID" data-ref="_M/SCSIID">SCSIID</dfn>		0x05	/* SCSI ID */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SELID" data-ref="_M/SELID">SELID</dfn>		0x05	/* Selection/Reselection ID */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SCSIDAT" data-ref="_M/SCSIDAT">SCSIDAT</dfn>		0x06	/* SCSI Latched Data */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SCSIBUS" data-ref="_M/SCSIBUS">SCSIBUS</dfn>		0x07	/* SCSI Data Bus*/</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/STCNT0" data-ref="_M/STCNT0">STCNT0</dfn>		0x08	/* SCSI transfer count */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/STCNT1" data-ref="_M/STCNT1">STCNT1</dfn>		0x09</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/STCNT2" data-ref="_M/STCNT2">STCNT2</dfn>		0x0a</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/CLRSINT0" data-ref="_M/CLRSINT0">CLRSINT0</dfn>	0x0b	/* Clear SCSI interrupts 0 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/SSTAT0" data-ref="_M/SSTAT0">SSTAT0</dfn>		0x0b	/* SCSI interrupt status 0 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CLRSINT1" data-ref="_M/CLRSINT1">CLRSINT1</dfn>	0x0c	/* Clear SCSI interrupts 1 */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SSTAT1" data-ref="_M/SSTAT1">SSTAT1</dfn>		0x0c	/* SCSI status 1 */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SSTAT2" data-ref="_M/SSTAT2">SSTAT2</dfn>		0x0d	/* SCSI status 2 */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SCSITEST" data-ref="_M/SCSITEST">SCSITEST</dfn>	0x0e	/* SCSI test control */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SSTAT3" data-ref="_M/SSTAT3">SSTAT3</dfn>		0x0e	/* SCSI status 3 */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CLRSERR" data-ref="_M/CLRSERR">CLRSERR</dfn>		0x0f	/* Clear SCSI errors */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SSTAT4" data-ref="_M/SSTAT4">SSTAT4</dfn>		0x0f	/* SCSI status 4 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SIMODE0" data-ref="_M/SIMODE0">SIMODE0</dfn>		0x10	/* SCSI interrupt mode 0 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SIMODE1" data-ref="_M/SIMODE1">SIMODE1</dfn>		0x11	/* SCSI interrupt mode 1 */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/DMACNTRL0" data-ref="_M/DMACNTRL0">DMACNTRL0</dfn>	0x12	/* DMA control 0 */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/DMACNTRL1" data-ref="_M/DMACNTRL1">DMACNTRL1</dfn>	0x13	/* DMA control 1 */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/DMASTAT" data-ref="_M/DMASTAT">DMASTAT</dfn>		0x14	/* DMA status */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/FIFOSTAT" data-ref="_M/FIFOSTAT">FIFOSTAT</dfn>	0x15	/* FIFO status */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/DMADATA" data-ref="_M/DMADATA">DMADATA</dfn>		0x16	/* DMA data */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/DMADATAL" data-ref="_M/DMADATAL">DMADATAL</dfn>	0x16	/* DMA data low byte */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DMADATAH" data-ref="_M/DMADATAH">DMADATAH</dfn>	0x17	/* DMA data high byte */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/BRSTCNTRL" data-ref="_M/BRSTCNTRL">BRSTCNTRL</dfn>	0x18	/* Burst Control */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/DMADATALONG" data-ref="_M/DMADATALONG">DMADATALONG</dfn>	0x18</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PORTA" data-ref="_M/PORTA">PORTA</dfn>		0x1a	/* Port A */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PORTB" data-ref="_M/PORTB">PORTB</dfn>		0x1b	/* Port B */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/REV" data-ref="_M/REV">REV</dfn>		0x1c	/* Revision (001 for 6360) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/STACK" data-ref="_M/STACK">STACK</dfn>		0x1d	/* Stack */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/TEST" data-ref="_M/TEST">TEST</dfn>		0x1e	/* Test register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ID" data-ref="_M/ID">ID</dfn>		0x1f	/* ID register */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IDSTRING" data-ref="_M/IDSTRING">IDSTRING</dfn> "(C)1991ADAPTECAIC6360           "</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* What all the bits do */</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* SCSISEQ */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/TEMODEO" data-ref="_M/TEMODEO">TEMODEO</dfn>		0x80</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ENSELO" data-ref="_M/ENSELO">ENSELO</dfn>		0x40</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ENSELI" data-ref="_M/ENSELI">ENSELI</dfn>		0x20</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ENRESELI" data-ref="_M/ENRESELI">ENRESELI</dfn>	0x10</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ENAUTOATNO" data-ref="_M/ENAUTOATNO">ENAUTOATNO</dfn>	0x08</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/ENAUTOATNI" data-ref="_M/ENAUTOATNI">ENAUTOATNI</dfn>	0x04</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/ENAUTOATNP" data-ref="_M/ENAUTOATNP">ENAUTOATNP</dfn>	0x02</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SCSIRSTO" data-ref="_M/SCSIRSTO">SCSIRSTO</dfn>	0x01</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* SXFRCTL0 */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SCSIEN" data-ref="_M/SCSIEN">SCSIEN</dfn>		0x80</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/DMAEN" data-ref="_M/DMAEN">DMAEN</dfn>		0x40</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CHEN" data-ref="_M/CHEN">CHEN</dfn>		0x20</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CLRSTCNT" data-ref="_M/CLRSTCNT">CLRSTCNT</dfn>	0x10</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SPIOEN" data-ref="_M/SPIOEN">SPIOEN</dfn>		0x08</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/CLRCH" data-ref="_M/CLRCH">CLRCH</dfn>		0x02</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* SXFRCTL1 */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/BITBUCKET" data-ref="_M/BITBUCKET">BITBUCKET</dfn>	0x80</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/SWRAPEN" data-ref="_M/SWRAPEN">SWRAPEN</dfn>		0x40</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ENSPCHK" data-ref="_M/ENSPCHK">ENSPCHK</dfn>		0x20</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/STIMESEL1" data-ref="_M/STIMESEL1">STIMESEL1</dfn>	0x10</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/STIMESEL0" data-ref="_M/STIMESEL0">STIMESEL0</dfn>	0x08</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/STIMO_256ms" data-ref="_M/STIMO_256ms">STIMO_256ms</dfn>	0x00</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/STIMO_128ms" data-ref="_M/STIMO_128ms">STIMO_128ms</dfn>	0x08</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/STIMO_64ms" data-ref="_M/STIMO_64ms">STIMO_64ms</dfn>	0x10</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/STIMO_32ms" data-ref="_M/STIMO_32ms">STIMO_32ms</dfn>	0x18</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/ENSTIMER" data-ref="_M/ENSTIMER">ENSTIMER</dfn>	0x04</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/BYTEALIGN" data-ref="_M/BYTEALIGN">BYTEALIGN</dfn>	0x02</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* SCSISIG (in) */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CDI" data-ref="_M/CDI">CDI</dfn>		0x80</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IOI" data-ref="_M/IOI">IOI</dfn>		0x40</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MSGI" data-ref="_M/MSGI">MSGI</dfn>		0x20</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ATNI" data-ref="_M/ATNI">ATNI</dfn>		0x10</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/SELI" data-ref="_M/SELI">SELI</dfn>		0x08</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BSYI" data-ref="_M/BSYI">BSYI</dfn>		0x04</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/REQI" data-ref="_M/REQI">REQI</dfn>		0x02</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ACKI" data-ref="_M/ACKI">ACKI</dfn>		0x01</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/* Important! The 3 most significant bits of this register, in initiator mode,</i></td></tr>
<tr><th id="143">143</th><td><i> * represents the "expected" SCSI bus phase and can be used to trigger phase</i></td></tr>
<tr><th id="144">144</th><td><i> * mismatch and phase change interrupts.  But more important:  If there is a</i></td></tr>
<tr><th id="145">145</th><td><i> * phase mismatch the chip will not transfer any data!  This is actually a nice</i></td></tr>
<tr><th id="146">146</th><td><i> * feature as it gives us a bit more control over what is happening when we are</i></td></tr>
<tr><th id="147">147</th><td><i> * bursting data (in) through the FIFOs and the phase suddenly changes from</i></td></tr>
<tr><th id="148">148</th><td><i> * DATA IN to STATUS or MESSAGE IN.  The transfer will stop and wait for the</i></td></tr>
<tr><th id="149">149</th><td><i> * proper phase to be set in this register instead of dumping the bits into the</i></td></tr>
<tr><th id="150">150</th><td><i> * FIFOs.</i></td></tr>
<tr><th id="151">151</th><td><i> */</i></td></tr>
<tr><th id="152">152</th><td><i>/* SCSISIG (out) */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CDO" data-ref="_M/CDO">CDO</dfn>		0x80</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/IOO" data-ref="_M/IOO">IOO</dfn>		0x40</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MSGO" data-ref="_M/MSGO">MSGO</dfn>		0x20</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ATNO" data-ref="_M/ATNO">ATNO</dfn>		0x10</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SELO" data-ref="_M/SELO">SELO</dfn>		0x08</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BSYO" data-ref="_M/BSYO">BSYO</dfn>		0x04</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/REQO" data-ref="_M/REQO">REQO</dfn>		0x02</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ACKO" data-ref="_M/ACKO">ACKO</dfn>		0x01</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/* Information transfer phases */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/PH_DATAOUT" data-ref="_M/PH_DATAOUT">PH_DATAOUT</dfn>	(0)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/PH_DATAIN" data-ref="_M/PH_DATAIN">PH_DATAIN</dfn>	(IOI)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/PH_CMD" data-ref="_M/PH_CMD">PH_CMD</dfn>		(CDI)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/PH_STAT" data-ref="_M/PH_STAT">PH_STAT</dfn>		(CDI | IOI)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/PH_MSGOUT" data-ref="_M/PH_MSGOUT">PH_MSGOUT</dfn>	(MSGI | CDI)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/PH_MSGIN" data-ref="_M/PH_MSGIN">PH_MSGIN</dfn>	(MSGI | CDI | IOI)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/PH_MASK" data-ref="_M/PH_MASK">PH_MASK</dfn>		(MSGI | CDI | IOI)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/PH_INVALID" data-ref="_M/PH_INVALID">PH_INVALID</dfn>	0xff</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* SCSIRATE */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/SXFR2" data-ref="_M/SXFR2">SXFR2</dfn>		0x40</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SXFR1" data-ref="_M/SXFR1">SXFR1</dfn>		0x20</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SXFR0" data-ref="_M/SXFR0">SXFR0</dfn>		0x10</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SOFS3" data-ref="_M/SOFS3">SOFS3</dfn>		0x08</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SOFS2" data-ref="_M/SOFS2">SOFS2</dfn>		0x04</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SOFS1" data-ref="_M/SOFS1">SOFS1</dfn>		0x02</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SOFS0" data-ref="_M/SOFS0">SOFS0</dfn>		0x01</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* SCSI ID */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/OID2" data-ref="_M/OID2">OID2</dfn>		0x40</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/OID1" data-ref="_M/OID1">OID1</dfn>		0x20</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/OID0" data-ref="_M/OID0">OID0</dfn>		0x10</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/OID_S" data-ref="_M/OID_S">OID_S</dfn>		4	/* shift value */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/TID2" data-ref="_M/TID2">TID2</dfn>		0x04</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/TID1" data-ref="_M/TID1">TID1</dfn>		0x02</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/TID0" data-ref="_M/TID0">TID0</dfn>		0x01</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SCSI_ID_MASK" data-ref="_M/SCSI_ID_MASK">SCSI_ID_MASK</dfn>	0x7</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/* SCSI selection/reselection ID (both target *and* initiator) */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/SELID7" data-ref="_M/SELID7">SELID7</dfn>		0x80</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/SELID6" data-ref="_M/SELID6">SELID6</dfn>		0x40</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/SELID5" data-ref="_M/SELID5">SELID5</dfn>		0x20</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/SELID4" data-ref="_M/SELID4">SELID4</dfn>		0x10</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/SELID3" data-ref="_M/SELID3">SELID3</dfn>		0x08</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/SELID2" data-ref="_M/SELID2">SELID2</dfn>		0x04</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/SELID1" data-ref="_M/SELID1">SELID1</dfn>		0x02</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/SELID0" data-ref="_M/SELID0">SELID0</dfn>		0x01</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* CLRSINT0                      Clears what? (interrupt and/or status bit) */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SETSDONE" data-ref="_M/SETSDONE">SETSDONE</dfn>	0x80</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/CLRSELDO" data-ref="_M/CLRSELDO">CLRSELDO</dfn>	0x40	/* I */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/CLRSELDI" data-ref="_M/CLRSELDI">CLRSELDI</dfn>	0x20	/* I+ */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/CLRSELINGO" data-ref="_M/CLRSELINGO">CLRSELINGO</dfn>	0x10	/* I */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/CLRSWRAP" data-ref="_M/CLRSWRAP">CLRSWRAP</dfn>	0x08	/* I+S */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/CLRSDONE" data-ref="_M/CLRSDONE">CLRSDONE</dfn>	0x04	/* I+S */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/CLRSPIORDY" data-ref="_M/CLRSPIORDY">CLRSPIORDY</dfn>	0x02	/* I */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CLRDMADONE" data-ref="_M/CLRDMADONE">CLRDMADONE</dfn>	0x01	/* I */</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/* SSTAT0                          Howto clear */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/TARGET" data-ref="_M/TARGET">TARGET</dfn>		0x80</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SELDO" data-ref="_M/SELDO">SELDO</dfn>		0x40	/* Selfclearing */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/SELDI" data-ref="_M/SELDI">SELDI</dfn>		0x20	/* Selfclearing when CLRSELDI is set */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/SELINGO" data-ref="_M/SELINGO">SELINGO</dfn>		0x10	/* Selfclearing */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/SWRAP" data-ref="_M/SWRAP">SWRAP</dfn>		0x08	/* CLRSWAP */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/SDONE" data-ref="_M/SDONE">SDONE</dfn>		0x04	/* Not used in initiator mode */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SPIORDY" data-ref="_M/SPIORDY">SPIORDY</dfn>		0x02	/* Selfclearing (op on SCSIDAT) */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/DMADONE" data-ref="_M/DMADONE">DMADONE</dfn>		0x01	/* Selfclearing (all FIFOs empty &amp; T/C */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* CLRSINT1                      Clears what? */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/CLRSELTIMO" data-ref="_M/CLRSELTIMO">CLRSELTIMO</dfn>	0x80	/* I+S */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/CLRATNO" data-ref="_M/CLRATNO">CLRATNO</dfn>		0x40</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CLRSCSIRSTI" data-ref="_M/CLRSCSIRSTI">CLRSCSIRSTI</dfn>	0x20	/* I+S */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/CLRBUSFREE" data-ref="_M/CLRBUSFREE">CLRBUSFREE</dfn>	0x08	/* I+S */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/CLRSCSIPERR" data-ref="_M/CLRSCSIPERR">CLRSCSIPERR</dfn>	0x04	/* I+S */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CLRPHASECHG" data-ref="_M/CLRPHASECHG">CLRPHASECHG</dfn>	0x02	/* I+S */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CLRREQINIT" data-ref="_M/CLRREQINIT">CLRREQINIT</dfn>	0x01	/* I+S */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/* SSTAT1                       How to clear?  When set?*/</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/SELTO" data-ref="_M/SELTO">SELTO</dfn>		0x80	/* C		select out timeout */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ATNTARG" data-ref="_M/ATNTARG">ATNTARG</dfn>		0x40	/* Not used in initiator mode */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/SCSIRSTI" data-ref="_M/SCSIRSTI">SCSIRSTI</dfn>	0x20	/* C		RST asserted */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/PHASEMIS" data-ref="_M/PHASEMIS">PHASEMIS</dfn>	0x10	/* Selfclearing */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/BUSFREE" data-ref="_M/BUSFREE">BUSFREE</dfn>		0x08	/* C		bus free condition */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SCSIPERR" data-ref="_M/SCSIPERR">SCSIPERR</dfn>	0x04	/* C		parity error on inbound data */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/PHASECHG" data-ref="_M/PHASECHG">PHASECHG</dfn>	0x02	/* C	     phase in SCSISIG doesn't match */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/REQINIT" data-ref="_M/REQINIT">REQINIT</dfn>		0x01	/* C or ACK	asserting edge of REQ */</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* SSTAT2 */</i></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SOFFSET" data-ref="_M/SOFFSET">SOFFSET</dfn>		0x20</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/SEMPTY" data-ref="_M/SEMPTY">SEMPTY</dfn>		0x10</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/SFULL" data-ref="_M/SFULL">SFULL</dfn>		0x08</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SFCNT2" data-ref="_M/SFCNT2">SFCNT2</dfn>		0x04</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/SFCNT1" data-ref="_M/SFCNT1">SFCNT1</dfn>		0x02</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/SFCNT0" data-ref="_M/SFCNT0">SFCNT0</dfn>		0x01</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>/* SCSITEST */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/SCTESTU" data-ref="_M/SCTESTU">SCTESTU</dfn>		0x08</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SCTESTD" data-ref="_M/SCTESTD">SCTESTD</dfn>		0x04</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/STCTEST" data-ref="_M/STCTEST">STCTEST</dfn>		0x01</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i>/* SSTAT3 */</i></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/SCSICNT3" data-ref="_M/SCSICNT3">SCSICNT3</dfn>	0x80</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/SCSICNT2" data-ref="_M/SCSICNT2">SCSICNT2</dfn>	0x40</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/SCSICNT1" data-ref="_M/SCSICNT1">SCSICNT1</dfn>	0x20</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/SCSICNT0" data-ref="_M/SCSICNT0">SCSICNT0</dfn>	0x10</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/OFFCNT3" data-ref="_M/OFFCNT3">OFFCNT3</dfn>		0x08</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/OFFCNT2" data-ref="_M/OFFCNT2">OFFCNT2</dfn>		0x04</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/OFFCNT1" data-ref="_M/OFFCNT1">OFFCNT1</dfn>		0x02</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/OFFCNT0" data-ref="_M/OFFCNT0">OFFCNT0</dfn>		0x01</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* CLRSERR */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/CLRSYNCERR" data-ref="_M/CLRSYNCERR">CLRSYNCERR</dfn>	0x04</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/CLRFWERR" data-ref="_M/CLRFWERR">CLRFWERR</dfn>	0x02</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/CLRFRERR" data-ref="_M/CLRFRERR">CLRFRERR</dfn>	0x01</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* SSTAT4 */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/SYNCERR" data-ref="_M/SYNCERR">SYNCERR</dfn>		0x04</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/FWERR" data-ref="_M/FWERR">FWERR</dfn>		0x02</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/FRERR" data-ref="_M/FRERR">FRERR</dfn>		0x01</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i>/* SIMODE0 */</i></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/ENSELDO" data-ref="_M/ENSELDO">ENSELDO</dfn>		0x40</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/ENSELDI" data-ref="_M/ENSELDI">ENSELDI</dfn>		0x20</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/ENSELINGO" data-ref="_M/ENSELINGO">ENSELINGO</dfn>	0x10</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/ENSWRAP" data-ref="_M/ENSWRAP">ENSWRAP</dfn>		0x08</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/ENSDONE" data-ref="_M/ENSDONE">ENSDONE</dfn>		0x04</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/ENSPIORDY" data-ref="_M/ENSPIORDY">ENSPIORDY</dfn>	0x02</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ENDMADONE" data-ref="_M/ENDMADONE">ENDMADONE</dfn>	0x01</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i>/* SIMODE1 */</i></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/ENSELTIMO" data-ref="_M/ENSELTIMO">ENSELTIMO</dfn>	0x80</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/ENATNTARG" data-ref="_M/ENATNTARG">ENATNTARG</dfn>	0x40</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/ENSCSIRST" data-ref="_M/ENSCSIRST">ENSCSIRST</dfn>	0x20</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/ENPHASEMIS" data-ref="_M/ENPHASEMIS">ENPHASEMIS</dfn>	0x10</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/ENBUSFREE" data-ref="_M/ENBUSFREE">ENBUSFREE</dfn>	0x08</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/ENSCSIPERR" data-ref="_M/ENSCSIPERR">ENSCSIPERR</dfn>	0x04</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ENPHASECHG" data-ref="_M/ENPHASECHG">ENPHASECHG</dfn>	0x02</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/ENREQINIT" data-ref="_M/ENREQINIT">ENREQINIT</dfn>	0x01</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i>/* DMACNTRL0 */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/ENDMA" data-ref="_M/ENDMA">ENDMA</dfn>		0x80</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/B8MODE" data-ref="_M/B8MODE">B8MODE</dfn>		0x40</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/DMA" data-ref="_M/DMA">DMA</dfn>		0x20</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/DWORDPIO" data-ref="_M/DWORDPIO">DWORDPIO</dfn>	0x10</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/WRITE" data-ref="_M/WRITE">WRITE</dfn>		0x08</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/INTEN" data-ref="_M/INTEN">INTEN</dfn>		0x04</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/RSTFIFO" data-ref="_M/RSTFIFO">RSTFIFO</dfn>		0x02</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/SWINT" data-ref="_M/SWINT">SWINT</dfn>		0x01</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* DMACNTRL1 */</i></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/PWRDWN" data-ref="_M/PWRDWN">PWRDWN</dfn>		0x80</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/ENSTK32" data-ref="_M/ENSTK32">ENSTK32</dfn>		0x40</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/STK4" data-ref="_M/STK4">STK4</dfn>		0x10</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/STK3" data-ref="_M/STK3">STK3</dfn>		0x08</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/STK2" data-ref="_M/STK2">STK2</dfn>		0x04</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/STK1" data-ref="_M/STK1">STK1</dfn>		0x02</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/STK0" data-ref="_M/STK0">STK0</dfn>		0x01</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* DMASTAT */</i></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/ATDONE" data-ref="_M/ATDONE">ATDONE</dfn>		0x80</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/WORDRDY" data-ref="_M/WORDRDY">WORDRDY</dfn>		0x40</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/INTSTAT" data-ref="_M/INTSTAT">INTSTAT</dfn>		0x20</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/DFIFOFULL" data-ref="_M/DFIFOFULL">DFIFOFULL</dfn>	0x10</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/DFIFOEMP" data-ref="_M/DFIFOEMP">DFIFOEMP</dfn>	0x08</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/DFIFOHF" data-ref="_M/DFIFOHF">DFIFOHF</dfn>		0x04</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/DWORDRDY" data-ref="_M/DWORDRDY">DWORDRDY</dfn>	0x02</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* BRSTCNTRL */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/BON3" data-ref="_M/BON3">BON3</dfn>		0x80</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/BON2" data-ref="_M/BON2">BON2</dfn>		0x40</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/BON1" data-ref="_M/BON1">BON1</dfn>		0x20</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/BON0" data-ref="_M/BON0">BON0</dfn>		0x10</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/BOFF3" data-ref="_M/BOFF3">BOFF3</dfn>		0x08</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/BOFF2" data-ref="_M/BOFF2">BOFF2</dfn>		0x04</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/BOFF1" data-ref="_M/BOFF1">BOFF1</dfn>		0x02</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/BOFF0" data-ref="_M/BOFF0">BOFF0</dfn>		0x01</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/* TEST */</i></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/BOFFTMR" data-ref="_M/BOFFTMR">BOFFTMR</dfn>		0x40</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/BONTMR" data-ref="_M/BONTMR">BONTMR</dfn>		0x20</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/STCNTH" data-ref="_M/STCNTH">STCNTH</dfn>		0x10</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/STCNTM" data-ref="_M/STCNTM">STCNTM</dfn>		0x08</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/STCNTL" data-ref="_M/STCNTL">STCNTL</dfn>		0x04</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/SCSIBLK" data-ref="_M/SCSIBLK">SCSIBLK</dfn>		0x02</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/DMABLK" data-ref="_M/DMABLK">DMABLK</dfn>		0x01</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='aic6360.c.html'>netbsd/sys/dev/ic/aic6360.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
