{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 11:47:45 2009 " "Info: Processing started: Wed Aug 19 11:47:45 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file overlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVERLAP2-comportamento " "Info: Found design unit 1: OVERLAP2-comportamento" {  } { { "overlap.vhd" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OVERLAP2 " "Info: Found entity 1: OVERLAP2" {  } { { "overlap.vhd" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "overlap.v(54) " "Warning (10273): Verilog HDL warning at overlap.v(54): extended using \"x\" or \"z\"" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlap.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlap " "Info: Found entity 1: overlap" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "overlapController.v(44) " "Warning (10268): Verilog HDL information at overlapController.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlapController.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlapController.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlapController " "Info: Found entity 1: overlapController" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "overlapController " "Info: Elaborating entity \"overlapController\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 overlapController.v(75) " "Warning (10230): Verilog HDL assignment warning at overlapController.v(75): truncated value with size 32 to match size of target (10)" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 overlapController.v(76) " "Warning (10230): Verilog HDL assignment warning at overlapController.v(76): truncated value with size 32 to match size of target (2)" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 overlapController.v(88) " "Warning (10230): Verilog HDL assignment warning at overlapController.v(88): truncated value with size 32 to match size of target (10)" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 overlapController.v(89) " "Warning (10230): Verilog HDL assignment warning at overlapController.v(89): truncated value with size 32 to match size of target (2)" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "busAddress\[0\] GND " "Warning (13410): Pin \"busAddress\[0\]\" is stuck at GND" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busAddress\[1\] GND " "Warning (13410): Pin \"busAddress\[1\]\" is stuck at GND" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busAddress\[12\] GND " "Warning (13410): Pin \"busAddress\[12\]\" is stuck at GND" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busAddress\[13\] GND " "Warning (13410): Pin \"busAddress\[13\]\" is stuck at GND" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busAddress\[14\] GND " "Warning (13410): Pin \"busAddress\[14\]\" is stuck at GND" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busAddress\[15\] VCC " "Warning (13410): Pin \"busAddress\[15\]\" is stuck at VCC" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Info: Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Info: Implemented 195 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/Overlap.map.smsg " "Info: Generated suppressed messages file E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/Overlap.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 11:47:47 2009 " "Info: Processing ended: Wed Aug 19 11:47:47 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
