// ./dsent -cfg configs/link-mau.cfg -overwrite "WireLength=4.8e-4;Frequency=1e9;NumberBits=64;InjectionRate=1.0"
// ./dsent -cfg configs/router-mau.cfg -overwrite "Frequency=1.0e9;NumberBitsPerFlit=64;
//         NumberVirtualChannelsPerVirtualNetwork=[1];NumberBuffersPerVirtual
//         Channel=[4];InjectionRate=1.0;ElectricalTechModelFilename=tech/tech_models/Bulk22LVT.model"

// Hz
clock: 1.0e9

// width x height
size: 8x8

// zigzag or diagonal
node_mapping: diagonal

// xy or fa
routing: xy

use_multicast

// size (bytes), energy per bit (joule), leakage power (watt)
local_memory: 32768, 1.56E-13, 6.68E-04

// bandwidth (Bps), energy per bit (joule), leakage power (watt)
main_memory: 1.6e10, 1.49e-12, 1.43

// row, column
memory_interface:
0
7
56
63

// latency (cycles), energy per bit per port (joule), leakage power (watt)
router: 3, 1.39E-14, 4.17E-03

radio_hub:
rh1 0,0 3,3
rh2 4,0 7,3
rh3 0,4 3,7
rh4 4,4 7,7

// wireless: bandwidth (bps), wnwrgy per bit (joule), leakage power (watt)
wireless: 64.0E+09,1.0E-13,5.0E-03

use_winoc

// bits, energy per bit (joule), leakage power (watt)
link: 64, 1.15E-14, 1.54E-05

use_grslinks
// Each transceiver macro has four data lanes and a clock lane with
// configurable speed from 11 Gbps/pin to 25 Gbps/pin, consuming
// 0.82â€“1.75 pJ/bit, with a total peak chiplet bandwidth of 100 GB/s.
// link width = 8 bit
grslink: 8,0.82E-12,0.0

grslink_pos:
h 3,0..7
v 3,0..7

// MAC per cycle, Pool per cycle, energy per operation MAC (joule),
// energy per operation Pool (joule), leakage power (watt)
// 0.5 pJ/Op estimated simba @ 1 GHz
pe: 64, 64, 0.5e-12, 0.5e-12, 0
