<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><device die="M1IR10X10M3" family="Fusion" package="fg484"/><componentInstances/><component name="sys::work"/><component name="BRT_0::work"/><component name="rc_osc::work"/><component name="PLL_50Mh_6Mh::work"/><component name="RAM4Kx8::work"/><component name="Core8051s_ExtSRAM_BRT::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><SmartGen version="8.0"/></workspace>