
*** Running vivado
    with args -log ac_interface.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ac_interface.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ac_interface.tcl -notrace
Command: synth_design -top ac_interface -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.727 ; gain = 130.457 ; free physical = 647 ; free virtual = 7402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ac_interface' [/home/nolan/Documents/Vivado/ac_interface/ac_interface.srcs/sources_1/new/ac_interface.sv:23]
	Parameter LRCLKDIV bound to: 31 - type: integer 
	Parameter BCLKDIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ac_interface' (1#1) [/home/nolan/Documents/Vivado/ac_interface/ac_interface.srcs/sources_1/new/ac_interface.sv:23]
WARNING: [Synth 8-3331] design ac_interface has unconnected port sysclk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1066.016 ; gain = 166.746 ; free physical = 609 ; free virtual = 7365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1066.016 ; gain = 166.746 ; free physical = 609 ; free virtual = 7365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.016 ; gain = 174.746 ; free physical = 609 ; free virtual = 7365
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "AC_BCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AC_LRCLK" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.027 ; gain = 190.758 ; free physical = 594 ; free virtual = 7350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ac_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.348 ; gain = 271.078 ; free physical = 538 ; free virtual = 7276
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "AC_BCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AC_LRCLK" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ac_interface has unconnected port sysclk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.355 ; gain = 272.086 ; free physical = 532 ; free virtual = 7269
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.355 ; gain = 272.086 ; free physical = 532 ; free virtual = 7269

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7250
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7250

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7250
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[7] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[6] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[5] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[4] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[3] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[2] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\bclkDivCounter_reg[1] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\lrclkDivCounter_reg[7] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\lrclkDivCounter_reg[6] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\lrclkDivCounter_reg[5] ) is unused and will be removed from module ac_interface.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |LUT6 |     2|
|7     |FDRE |     8|
|8     |IBUF |     3|
|9     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 512 ; free virtual = 7249
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.395 ; gain = 184.664 ; free physical = 511 ; free virtual = 7249
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.395 ; gain = 293.125 ; free physical = 511 ; free virtual = 7249
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.414 ; gain = 304.684 ; free physical = 447 ; free virtual = 7184
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1344.434 ; gain = 0.000 ; free physical = 445 ; free virtual = 7183
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 15:57:16 2015...
